Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 25 18:59:29 2024
| Host         : 7R74KS3-A081 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (4)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: effect (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/led_level_controller_0/U0/slow_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.119     -180.745                     96                 2351        0.119        0.000                      0                 2311        3.000        0.000                       0                  1050  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_out2_design_1_clk_wiz_0_1  {0.000 22.128}     44.255          22.596          
  clkfbout_design_1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1       -2.119     -180.745                     96                 1432        0.119        0.000                      0                 1432        4.020        0.000                       0                   642  
  clk_out2_design_1_clk_wiz_0_1       38.709        0.000                      0                  857        0.119        0.000                      0                  857       21.148        0.000                       0                   404  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1       42.735        0.000                      0                   20                                                                        
clk_out1_design_1_clk_wiz_0_1  clk_out2_design_1_clk_wiz_0_1        8.520        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1        6.590        0.000                      0                   22        0.395        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :           96  Failing Endpoints,  Worst Slack       -2.119ns,  Total Violation     -180.745ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.583ns  (logic 7.362ns (63.558%)  route 4.221ns (36.442%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.740    -0.772    design_1_i/volume_controller_0/U0/aclk
    SLICE_X13Y105        FDRE                                         r  design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.353 f  design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/Q
                         net (fo=35, routed)          0.990     0.638    design_1_i/volume_controller_0/U0/amplitude_mag_reg_n_0_[5]
    SLICE_X12Y106        LUT6 (Prop_lut6_I1_O)        0.299     0.937 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0_i_1/O
                         net (fo=32, routed)          0.914     1.850    design_1_i/volume_controller_0/U0/sel0[16]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.701 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.703    design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     7.221 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0__0/P[8]
                         net (fo=4, routed)           0.949     8.170    design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0__0_n_97
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  design_1_i/volume_controller_0/U0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471     8.765    design_1_i/volume_controller_0/U0/i__carry_i_3__0_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.272 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.543 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.301     9.845    design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry__0_n_3
    SLICE_X17Y103        LUT3 (Prop_lut3_I2_O)        0.373    10.218 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r[23]_i_1/O
                         net (fo=24, routed)          0.594    10.812    design_1_i/volume_controller_0/U0/temp_tdata_mas_r[23]_i_1_n_0
    SLICE_X19Y102        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.615     8.620    design_1_i/volume_controller_0/U0/aclk
    SLICE_X19Y102        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[18]/C
                         clock pessimism              0.571     9.190    
                         clock uncertainty           -0.069     9.122    
    SLICE_X19Y102        FDSE (Setup_fdse_C_S)       -0.429     8.693    design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[18]
  -------------------------------------------------------------------
                         required time                          8.693    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.583ns  (logic 7.362ns (63.558%)  route 4.221ns (36.442%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.740    -0.772    design_1_i/volume_controller_0/U0/aclk
    SLICE_X13Y105        FDRE                                         r  design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.353 f  design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/Q
                         net (fo=35, routed)          0.990     0.638    design_1_i/volume_controller_0/U0/amplitude_mag_reg_n_0_[5]
    SLICE_X12Y106        LUT6 (Prop_lut6_I1_O)        0.299     0.937 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0_i_1/O
                         net (fo=32, routed)          0.914     1.850    design_1_i/volume_controller_0/U0/sel0[16]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.701 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.703    design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     7.221 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0__0/P[8]
                         net (fo=4, routed)           0.949     8.170    design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0__0_n_97
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  design_1_i/volume_controller_0/U0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471     8.765    design_1_i/volume_controller_0/U0/i__carry_i_3__0_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.272 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.543 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.301     9.845    design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry__0_n_3
    SLICE_X17Y103        LUT3 (Prop_lut3_I2_O)        0.373    10.218 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r[23]_i_1/O
                         net (fo=24, routed)          0.594    10.812    design_1_i/volume_controller_0/U0/temp_tdata_mas_r[23]_i_1_n_0
    SLICE_X19Y102        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.615     8.620    design_1_i/volume_controller_0/U0/aclk
    SLICE_X19Y102        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[4]/C
                         clock pessimism              0.571     9.190    
                         clock uncertainty           -0.069     9.122    
    SLICE_X19Y102        FDSE (Setup_fdse_C_S)       -0.429     8.693    design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[4]
  -------------------------------------------------------------------
                         required time                          8.693    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.583ns  (logic 7.362ns (63.558%)  route 4.221ns (36.442%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.740    -0.772    design_1_i/volume_controller_0/U0/aclk
    SLICE_X13Y105        FDRE                                         r  design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.353 f  design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/Q
                         net (fo=35, routed)          0.990     0.638    design_1_i/volume_controller_0/U0/amplitude_mag_reg_n_0_[5]
    SLICE_X12Y106        LUT6 (Prop_lut6_I1_O)        0.299     0.937 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0_i_1/O
                         net (fo=32, routed)          0.914     1.850    design_1_i/volume_controller_0/U0/sel0[16]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.701 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.703    design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     7.221 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0__0/P[8]
                         net (fo=4, routed)           0.949     8.170    design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0__0_n_97
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  design_1_i/volume_controller_0/U0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471     8.765    design_1_i/volume_controller_0/U0/i__carry_i_3__0_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.272 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.543 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.301     9.845    design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry__0_n_3
    SLICE_X17Y103        LUT3 (Prop_lut3_I2_O)        0.373    10.218 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r[23]_i_1/O
                         net (fo=24, routed)          0.594    10.812    design_1_i/volume_controller_0/U0/temp_tdata_mas_r[23]_i_1_n_0
    SLICE_X19Y102        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.615     8.620    design_1_i/volume_controller_0/U0/aclk
    SLICE_X19Y102        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[7]/C
                         clock pessimism              0.571     9.190    
                         clock uncertainty           -0.069     9.122    
    SLICE_X19Y102        FDSE (Setup_fdse_C_S)       -0.429     8.693    design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[7]
  -------------------------------------------------------------------
                         required time                          8.693    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.583ns  (logic 7.362ns (63.558%)  route 4.221ns (36.442%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.740    -0.772    design_1_i/volume_controller_0/U0/aclk
    SLICE_X13Y105        FDRE                                         r  design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.353 f  design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/Q
                         net (fo=35, routed)          0.990     0.638    design_1_i/volume_controller_0/U0/amplitude_mag_reg_n_0_[5]
    SLICE_X12Y106        LUT6 (Prop_lut6_I1_O)        0.299     0.937 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0_i_1/O
                         net (fo=32, routed)          0.914     1.850    design_1_i/volume_controller_0/U0/sel0[16]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     5.701 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.703    design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0_n_106
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     7.221 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0__0/P[8]
                         net (fo=4, routed)           0.949     8.170    design_1_i/volume_controller_0/U0/temp_tdata_slv_r_amp_int0__0_n_97
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  design_1_i/volume_controller_0/U0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.471     8.765    design_1_i/volume_controller_0/U0/i__carry_i_3__0_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.272 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.543 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.301     9.845    design_1_i/volume_controller_0/U0/temp_tdata_mas_r0_inferred__0/i__carry__0_n_3
    SLICE_X17Y103        LUT3 (Prop_lut3_I2_O)        0.373    10.218 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r[23]_i_1/O
                         net (fo=24, routed)          0.594    10.812    design_1_i/volume_controller_0/U0/temp_tdata_mas_r[23]_i_1_n_0
    SLICE_X19Y102        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.615     8.620    design_1_i/volume_controller_0/U0/aclk
    SLICE_X19Y102        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[9]/C
                         clock pessimism              0.571     9.190    
                         clock uncertainty           -0.069     9.122    
    SLICE_X19Y102        FDSE (Setup_fdse_C_S)       -0.429     8.693    design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[9]
  -------------------------------------------------------------------
                         required time                          8.693    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.575ns  (logic 5.414ns (46.773%)  route 6.161ns (53.227%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 8.618 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.556    -0.956    design_1_i/volume_controller_0/U0/aclk
    SLICE_X9Y92          FDRE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/Q
                         net (fo=3, routed)           0.311    -0.189    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg_n_0_[0]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.124    -0.065 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_i_1/O
                         net (fo=1, routed)           0.616     0.551    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_i_1_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.146 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.146    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.263 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.264    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__0_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.381 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.381    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.498 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.498    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__2_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.821 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__3/O[1]
                         net (fo=7, routed)           0.570     2.392    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int3[18]
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.306     2.698 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_36/O
                         net (fo=18, routed)          1.013     3.710    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_36_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124     3.834 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_26/O
                         net (fo=1, routed)           0.859     4.693    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_26_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I2_O)        0.124     4.817 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_5/O
                         net (fo=1, routed)           0.703     5.520    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_5_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.176 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.176    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.290 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.290    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.404 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.404    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__1_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.518 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.518    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__2_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.632 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.632    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__3_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.746 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.746    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__4_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.017 f  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_carry_i_9/CO[0]
                         net (fo=14, routed)          0.679     7.696    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_carry_i_9_n_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I4_O)        0.373     8.069 r  design_1_i/volume_controller_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.501     8.570    design_1_i/volume_controller_0/U0/i__carry_i_3_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.090 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.344 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.333     9.677    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry__0_n_3
    SLICE_X10Y110        LUT3 (Prop_lut3_I2_O)        0.367    10.044 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l[23]_i_1/O
                         net (fo=22, routed)          0.575    10.619    design_1_i/volume_controller_0/U0/temp_tdata_mas_l[23]_i_1_n_0
    SLICE_X10Y110        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.613     8.618    design_1_i/volume_controller_0/U0/aclk
    SLICE_X10Y110        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[1]/C
                         clock pessimism              0.491     9.108    
                         clock uncertainty           -0.069     9.040    
    SLICE_X10Y110        FDSE (Setup_fdse_C_S)       -0.524     8.516    design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[1]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.575ns  (logic 5.414ns (46.773%)  route 6.161ns (53.227%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 8.618 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.556    -0.956    design_1_i/volume_controller_0/U0/aclk
    SLICE_X9Y92          FDRE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/Q
                         net (fo=3, routed)           0.311    -0.189    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg_n_0_[0]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.124    -0.065 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_i_1/O
                         net (fo=1, routed)           0.616     0.551    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_i_1_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.146 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.146    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.263 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.264    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__0_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.381 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.381    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.498 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.498    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__2_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.821 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__3/O[1]
                         net (fo=7, routed)           0.570     2.392    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int3[18]
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.306     2.698 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_36/O
                         net (fo=18, routed)          1.013     3.710    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_36_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124     3.834 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_26/O
                         net (fo=1, routed)           0.859     4.693    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_26_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I2_O)        0.124     4.817 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_5/O
                         net (fo=1, routed)           0.703     5.520    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_5_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.176 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.176    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.290 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.290    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.404 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.404    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__1_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.518 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.518    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__2_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.632 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.632    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__3_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.746 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.746    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__4_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.017 f  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_carry_i_9/CO[0]
                         net (fo=14, routed)          0.679     7.696    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_carry_i_9_n_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I4_O)        0.373     8.069 r  design_1_i/volume_controller_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.501     8.570    design_1_i/volume_controller_0/U0/i__carry_i_3_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.090 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.344 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.333     9.677    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry__0_n_3
    SLICE_X10Y110        LUT3 (Prop_lut3_I2_O)        0.367    10.044 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l[23]_i_1/O
                         net (fo=22, routed)          0.575    10.619    design_1_i/volume_controller_0/U0/temp_tdata_mas_l[23]_i_1_n_0
    SLICE_X10Y110        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.613     8.618    design_1_i/volume_controller_0/U0/aclk
    SLICE_X10Y110        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[20]/C
                         clock pessimism              0.491     9.108    
                         clock uncertainty           -0.069     9.040    
    SLICE_X10Y110        FDSE (Setup_fdse_C_S)       -0.524     8.516    design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[20]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.575ns  (logic 5.414ns (46.773%)  route 6.161ns (53.227%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 8.618 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.556    -0.956    design_1_i/volume_controller_0/U0/aclk
    SLICE_X9Y92          FDRE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/Q
                         net (fo=3, routed)           0.311    -0.189    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg_n_0_[0]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.124    -0.065 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_i_1/O
                         net (fo=1, routed)           0.616     0.551    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_i_1_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.146 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.146    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.263 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.264    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__0_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.381 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.381    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.498 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.498    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__2_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.821 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__3/O[1]
                         net (fo=7, routed)           0.570     2.392    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int3[18]
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.306     2.698 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_36/O
                         net (fo=18, routed)          1.013     3.710    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_36_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124     3.834 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_26/O
                         net (fo=1, routed)           0.859     4.693    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_26_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I2_O)        0.124     4.817 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_5/O
                         net (fo=1, routed)           0.703     5.520    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_5_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.176 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.176    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.290 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.290    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.404 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.404    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__1_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.518 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.518    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__2_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.632 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.632    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__3_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.746 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.746    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__4_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.017 f  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_carry_i_9/CO[0]
                         net (fo=14, routed)          0.679     7.696    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_carry_i_9_n_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I4_O)        0.373     8.069 r  design_1_i/volume_controller_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.501     8.570    design_1_i/volume_controller_0/U0/i__carry_i_3_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.090 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.344 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.333     9.677    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry__0_n_3
    SLICE_X10Y110        LUT3 (Prop_lut3_I2_O)        0.367    10.044 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l[23]_i_1/O
                         net (fo=22, routed)          0.575    10.619    design_1_i/volume_controller_0/U0/temp_tdata_mas_l[23]_i_1_n_0
    SLICE_X10Y110        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.613     8.618    design_1_i/volume_controller_0/U0/aclk
    SLICE_X10Y110        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[8]/C
                         clock pessimism              0.491     9.108    
                         clock uncertainty           -0.069     9.040    
    SLICE_X10Y110        FDSE (Setup_fdse_C_S)       -0.524     8.516    design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[8]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.574ns  (logic 5.414ns (46.777%)  route 6.160ns (53.223%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.556    -0.956    design_1_i/volume_controller_0/U0/aclk
    SLICE_X9Y92          FDRE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/Q
                         net (fo=3, routed)           0.311    -0.189    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg_n_0_[0]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.124    -0.065 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_i_1/O
                         net (fo=1, routed)           0.616     0.551    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_i_1_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.146 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.146    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.263 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.264    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__0_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.381 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.381    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.498 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.498    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__2_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.821 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__3/O[1]
                         net (fo=7, routed)           0.570     2.392    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int3[18]
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.306     2.698 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_36/O
                         net (fo=18, routed)          1.013     3.710    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_36_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124     3.834 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_26/O
                         net (fo=1, routed)           0.859     4.693    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_26_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I2_O)        0.124     4.817 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_5/O
                         net (fo=1, routed)           0.703     5.520    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_5_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.176 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.176    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.290 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.290    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.404 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.404    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__1_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.518 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.518    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__2_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.632 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.632    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__3_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.746 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.746    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__4_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.017 f  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_carry_i_9/CO[0]
                         net (fo=14, routed)          0.679     7.696    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_carry_i_9_n_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I4_O)        0.373     8.069 r  design_1_i/volume_controller_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.501     8.570    design_1_i/volume_controller_0/U0/i__carry_i_3_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.090 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.344 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.333     9.677    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry__0_n_3
    SLICE_X10Y110        LUT3 (Prop_lut3_I2_O)        0.367    10.044 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l[23]_i_1/O
                         net (fo=22, routed)          0.574    10.618    design_1_i/volume_controller_0/U0/temp_tdata_mas_l[23]_i_1_n_0
    SLICE_X10Y111        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.612     8.617    design_1_i/volume_controller_0/U0/aclk
    SLICE_X10Y111        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[14]/C
                         clock pessimism              0.491     9.107    
                         clock uncertainty           -0.069     9.039    
    SLICE_X10Y111        FDSE (Setup_fdse_C_S)       -0.524     8.515    design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[14]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.574ns  (logic 5.414ns (46.777%)  route 6.160ns (53.223%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.556    -0.956    design_1_i/volume_controller_0/U0/aclk
    SLICE_X9Y92          FDRE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/Q
                         net (fo=3, routed)           0.311    -0.189    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg_n_0_[0]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.124    -0.065 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_i_1/O
                         net (fo=1, routed)           0.616     0.551    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_i_1_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.146 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.146    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.263 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.264    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__0_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.381 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.381    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.498 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.498    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__2_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.821 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__3/O[1]
                         net (fo=7, routed)           0.570     2.392    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int3[18]
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.306     2.698 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_36/O
                         net (fo=18, routed)          1.013     3.710    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_36_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124     3.834 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_26/O
                         net (fo=1, routed)           0.859     4.693    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_26_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I2_O)        0.124     4.817 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_5/O
                         net (fo=1, routed)           0.703     5.520    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_5_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.176 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.176    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.290 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.290    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.404 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.404    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__1_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.518 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.518    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__2_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.632 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.632    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__3_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.746 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.746    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__4_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.017 f  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_carry_i_9/CO[0]
                         net (fo=14, routed)          0.679     7.696    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_carry_i_9_n_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I4_O)        0.373     8.069 r  design_1_i/volume_controller_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.501     8.570    design_1_i/volume_controller_0/U0/i__carry_i_3_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.090 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.344 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.333     9.677    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry__0_n_3
    SLICE_X10Y110        LUT3 (Prop_lut3_I2_O)        0.367    10.044 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l[23]_i_1/O
                         net (fo=22, routed)          0.574    10.618    design_1_i/volume_controller_0/U0/temp_tdata_mas_l[23]_i_1_n_0
    SLICE_X10Y111        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.612     8.617    design_1_i/volume_controller_0/U0/aclk
    SLICE_X10Y111        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[15]/C
                         clock pessimism              0.491     9.107    
                         clock uncertainty           -0.069     9.039    
    SLICE_X10Y111        FDSE (Setup_fdse_C_S)       -0.524     8.515    design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[15]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.574ns  (logic 5.414ns (46.777%)  route 6.160ns (53.223%))
  Logic Levels:           20  (CARRY4=14 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.556    -0.956    design_1_i/volume_controller_0/U0/aclk
    SLICE_X9Y92          FDRE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/Q
                         net (fo=3, routed)           0.311    -0.189    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg_n_0_[0]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.124    -0.065 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_i_1/O
                         net (fo=1, routed)           0.616     0.551    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_i_1_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.146 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.146    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.263 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.264    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__0_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.381 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.381    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.498 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.498    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__2_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.821 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int20_carry__3/O[1]
                         net (fo=7, routed)           0.570     2.392    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int3[18]
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.306     2.698 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_36/O
                         net (fo=18, routed)          1.013     3.710    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_36_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124     3.834 f  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_26/O
                         net (fo=1, routed)           0.859     4.693    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_26_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I2_O)        0.124     4.817 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_5/O
                         net (fo=1, routed)           0.703     5.520    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_i_5_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.176 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry/CO[3]
                         net (fo=1, routed)           0.000     6.176    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.290 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.290    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.404 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.404    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__1_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.518 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.518    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__2_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.632 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.632    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__3_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.746 r  design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.746    design_1_i/volume_controller_0/U0/temp_tdata_slv_l_amp_int00_carry__4_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.017 f  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_carry_i_9/CO[0]
                         net (fo=14, routed)          0.679     7.696    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_carry_i_9_n_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I4_O)        0.373     8.069 r  design_1_i/volume_controller_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.501     8.570    design_1_i/volume_controller_0/U0/i__carry_i_3_n_0
    SLICE_X10Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.090 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry_n_0
    SLICE_X10Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.344 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.333     9.677    design_1_i/volume_controller_0/U0/temp_tdata_mas_l0_inferred__0/i__carry__0_n_3
    SLICE_X10Y110        LUT3 (Prop_lut3_I2_O)        0.367    10.044 r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l[23]_i_1/O
                         net (fo=22, routed)          0.574    10.618    design_1_i/volume_controller_0/U0/temp_tdata_mas_l[23]_i_1_n_0
    SLICE_X10Y111        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.612     8.617    design_1_i/volume_controller_0/U0/aclk
    SLICE_X10Y111        FDSE                                         r  design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[18]/C
                         clock pessimism              0.491     9.107    
                         clock uncertainty           -0.069     9.039    
    SLICE_X10Y111        FDSE (Setup_fdse_C_S)       -0.524     8.515    design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[18]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                 -2.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.560    -0.621    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y86         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.424    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X11Y86         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.828    -0.861    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y86         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.078    -0.543    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.587    -0.594    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y85          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.397    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X7Y85          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.856    -0.833    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y85          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.078    -0.516    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.674    -0.507    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y104         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.310    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X5Y104         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.948    -0.741    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y104         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.076    -0.431    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.587    -0.594    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y85          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.397    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X7Y85          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.856    -0.833    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y85          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.076    -0.518    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.560    -0.621    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y84          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.424    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X9Y84          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.827    -0.862    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y84          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.241    -0.621    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.076    -0.545    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.674    -0.507    design_1_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X3Y107         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.310    design_1_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X3Y107         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.949    -0.740    design_1_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X3Y107         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.233    -0.507    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.075    -0.432    design_1_i/axis_dual_i2s_0/inst/rx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.675    -0.506    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y103         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.309    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X1Y103         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.950    -0.739    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y103         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.233    -0.506    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.075    -0.431    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.674    -0.507    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y104         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.310    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X5Y104         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.948    -0.741    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y104         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.075    -0.432    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.675    -0.506    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y106         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.309    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X3Y106         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.950    -0.739    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y106         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.233    -0.506    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.075    -0.431    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.587    -0.594    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y85          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.397    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X7Y85          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.856    -0.833    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y85          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.075    -0.519    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21     design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y108     design_1_i/LFO_0/U0/state_cmd_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y100    design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/data_ready_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y100    design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y106     design_1_i/led_level_controller_0/U0/left_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y106     design_1_i/led_level_controller_0/U0/left_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y110     design_1_i/led_level_controller_0/U0/left_data_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y110    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y110    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y108     design_1_i/LFO_0/U0/state_cmd_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y106     design_1_i/led_level_controller_0/U0/left_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y106     design_1_i/led_level_controller_0/U0/left_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     design_1_i/led_level_controller_0/U0/left_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     design_1_i/led_level_controller_0/U0/left_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     design_1_i/led_level_controller_0/U0/left_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y110     design_1_i/led_level_controller_0/U0/left_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y107     design_1_i/led_level_controller_0/U0/left_data_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y110    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y110    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y100    design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/data_ready_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y100    design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y99     design_1_i/volume_controller_0/U0/amplitude_mag_reg[3]_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y100    design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y100    design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y100    design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y100    design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cs_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y100    design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.709ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (clk_out2_design_1_clk_wiz_0_1 rise@44.255ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.188ns (22.853%)  route 4.011ns (77.147%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 42.770 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.807    -0.705    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rd_clk
    SLICE_X4Y108         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456    -0.249 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.844     0.596    design_1_i/axis_dual_i2s_0/inst/rx_fifo/m_axis_tvalid
    SLICE_X3Y108         LUT2 (Prop_lut2_I0_O)        0.124     0.720 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          1.171     1.891    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X1Y103         LUT4 (Prop_lut4_I2_O)        0.152     2.043 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          1.269     3.312    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X0Y99          LUT6 (Prop_lut6_I3_O)        0.332     3.644 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.726     4.370    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.124     4.494 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     4.494    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X1Y99          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    W5                                                0.000    44.255 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.255    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.643 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.805    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.588 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.169    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.260 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.510    42.770    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X1Y99          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.491    43.260    
                         clock uncertainty           -0.088    43.172    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.031    43.203    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         43.203    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                 38.709    

Slack (MET) :             38.758ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (clk_out2_design_1_clk_wiz_0_1 rise@44.255ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 1.183ns (22.778%)  route 4.011ns (77.222%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 42.770 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.807    -0.705    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rd_clk
    SLICE_X4Y108         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456    -0.249 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.844     0.596    design_1_i/axis_dual_i2s_0/inst/rx_fifo/m_axis_tvalid
    SLICE_X3Y108         LUT2 (Prop_lut2_I0_O)        0.124     0.720 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          1.171     1.891    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X1Y103         LUT4 (Prop_lut4_I2_O)        0.152     2.043 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          1.269     3.312    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X0Y99          LUT6 (Prop_lut6_I3_O)        0.332     3.644 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.726     4.370    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I1_O)        0.119     4.489 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     4.489    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X1Y99          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    W5                                                0.000    44.255 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.255    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.643 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.805    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.588 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.169    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.260 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.510    42.770    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X1Y99          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.491    43.260    
                         clock uncertainty           -0.088    43.172    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.075    43.247    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         43.247    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 38.758    

Slack (MET) :             38.864ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (clk_out2_design_1_clk_wiz_0_1 rise@44.255ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.058ns (21.706%)  route 3.816ns (78.294%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 42.911 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.807    -0.705    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rd_clk
    SLICE_X4Y108         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456    -0.249 f  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.844     0.596    design_1_i/axis_dual_i2s_0/inst/rx_fifo/m_axis_tvalid
    SLICE_X3Y108         LUT2 (Prop_lut2_I0_O)        0.124     0.720 f  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          1.233     1.953    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rd_en
    SLICE_X0Y102         LUT4 (Prop_lut4_I3_O)        0.152     2.105 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_i_1/O
                         net (fo=2, routed)           1.007     3.112    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt_2
    SLICE_X3Y108         LUT4 (Prop_lut4_I0_O)        0.326     3.438 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.732     4.170    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_sig_1
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    W5                                                0.000    44.255 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.255    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.643 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.805    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.588 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.169    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.260 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.651    42.911    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.571    43.482    
                         clock uncertainty           -0.088    43.394    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    43.034    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         43.034    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                 38.864    

Slack (MET) :             38.923ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (clk_out2_design_1_clk_wiz_0_1 rise@44.255ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.188ns (23.834%)  route 3.796ns (76.166%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 42.770 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.807    -0.705    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rd_clk
    SLICE_X4Y108         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456    -0.249 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=4, routed)           0.844     0.596    design_1_i/axis_dual_i2s_0/inst/rx_fifo/m_axis_tvalid
    SLICE_X3Y108         LUT2 (Prop_lut2_I0_O)        0.124     0.720 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          1.171     1.891    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X1Y103         LUT4 (Prop_lut4_I2_O)        0.152     2.043 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          1.269     3.312    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X0Y99          LUT6 (Prop_lut6_I3_O)        0.332     3.644 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.512     4.156    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I2_O)        0.124     4.280 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     4.280    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1_n_0
    SLICE_X1Y99          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    W5                                                0.000    44.255 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.255    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.643 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.805    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.588 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.169    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.260 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.510    42.770    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X1Y99          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.491    43.260    
                         clock uncertainty           -0.088    43.172    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.031    43.203    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         43.203    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 38.923    

Slack (MET) :             39.080ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_last_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (clk_out2_design_1_clk_wiz_0_1 rise@44.255ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.966ns (20.050%)  route 3.852ns (79.950%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 42.762 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.807    -0.705    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.419    -0.286 f  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          0.788     0.502    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X0Y109         LUT6 (Prop_lut6_I3_O)        0.299     0.801 f  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.806     1.607    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3_n_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I3_O)        0.124     1.731 f  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          2.258     3.989    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l0
    SLICE_X5Y85          LUT5 (Prop_lut5_I4_O)        0.124     4.113 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_last_i_1/O
                         net (fo=1, routed)           0.000     4.113    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_last_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    W5                                                0.000    44.255 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.255    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.643 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.805    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.588 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.169    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.260 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.502    42.762    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X5Y85          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_last_reg/C
                         clock pessimism              0.491    43.252    
                         clock uncertainty           -0.088    43.164    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)        0.029    43.193    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_last_reg
  -------------------------------------------------------------------
                         required time                         43.193    
                         arrival time                          -4.113    
  -------------------------------------------------------------------
                         slack                                 39.080    

Slack (MET) :             39.098ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (clk_out2_design_1_clk_wiz_0_1 rise@44.255ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.994ns (20.512%)  route 3.852ns (79.488%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 42.762 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.807    -0.705    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.419    -0.286 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/Q
                         net (fo=15, routed)          0.788     0.502    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]
    SLICE_X0Y109         LUT6 (Prop_lut6_I3_O)        0.299     0.801 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3/O
                         net (fo=2, routed)           0.806     1.607    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_3_n_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I3_O)        0.124     1.731 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_2/O
                         net (fo=50, routed)          2.258     3.989    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l0
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.152     4.141 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_valid_i_1/O
                         net (fo=1, routed)           0.000     4.141    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_valid_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    W5                                                0.000    44.255 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.255    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.643 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.805    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.588 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.169    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.260 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.502    42.762    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X5Y85          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_valid_reg/C
                         clock pessimism              0.491    43.252    
                         clock uncertainty           -0.088    43.164    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)        0.075    43.239    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_valid_reg
  -------------------------------------------------------------------
                         required time                         43.239    
                         arrival time                          -4.141    
  -------------------------------------------------------------------
                         slack                                 39.098    

Slack (MET) :             39.150ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (clk_out2_design_1_clk_wiz_0_1 rise@44.255ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.704ns (15.591%)  route 3.811ns (84.409%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 42.764 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.807    -0.705    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.249 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]/Q
                         net (fo=10, routed)          1.063     0.814    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.124     0.938 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_sdout_INST_0_i_1/O
                         net (fo=6, routed)           0.834     1.772    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_sdout_INST_0_i_1_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I0_O)        0.124     1.896 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift[23]_i_1/O
                         net (fo=24, routed)          1.915     3.811    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_2
    SLICE_X3Y86          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    W5                                                0.000    44.255 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.255    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.643 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.805    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.588 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.169    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.260 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.504    42.764    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X3Y86          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_reg[2]/C
                         clock pessimism              0.491    43.254    
                         clock uncertainty           -0.088    43.166    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.205    42.961    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         42.961    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                 39.150    

Slack (MET) :             39.150ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (clk_out2_design_1_clk_wiz_0_1 rise@44.255ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.704ns (15.591%)  route 3.811ns (84.409%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 42.764 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.807    -0.705    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.249 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]/Q
                         net (fo=10, routed)          1.063     0.814    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.124     0.938 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_sdout_INST_0_i_1/O
                         net (fo=6, routed)           0.834     1.772    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_sdout_INST_0_i_1_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I0_O)        0.124     1.896 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift[23]_i_1/O
                         net (fo=24, routed)          1.915     3.811    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_2
    SLICE_X3Y86          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    W5                                                0.000    44.255 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.255    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.643 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.805    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.588 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.169    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.260 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.504    42.764    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X3Y86          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_reg[3]/C
                         clock pessimism              0.491    43.254    
                         clock uncertainty           -0.088    43.166    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.205    42.961    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         42.961    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                 39.150    

Slack (MET) :             39.150ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (clk_out2_design_1_clk_wiz_0_1 rise@44.255ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.704ns (15.591%)  route 3.811ns (84.409%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 42.764 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.807    -0.705    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.249 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]/Q
                         net (fo=10, routed)          1.063     0.814    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.124     0.938 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_sdout_INST_0_i_1/O
                         net (fo=6, routed)           0.834     1.772    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_sdout_INST_0_i_1_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I0_O)        0.124     1.896 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift[23]_i_1/O
                         net (fo=24, routed)          1.915     3.811    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_2
    SLICE_X3Y86          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    W5                                                0.000    44.255 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.255    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.643 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.805    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.588 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.169    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.260 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.504    42.764    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X3Y86          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_reg[4]/C
                         clock pessimism              0.491    43.254    
                         clock uncertainty           -0.088    43.166    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.205    42.961    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         42.961    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                 39.150    

Slack (MET) :             39.157ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (clk_out2_design_1_clk_wiz_0_1 rise@44.255ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.963ns (20.145%)  route 3.817ns (79.855%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 42.941 - 44.255 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.807    -0.705    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X0Y109         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.419    -0.286 f  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/Q
                         net (fo=9, routed)           0.905     0.619    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]
    SLICE_X1Y109         LUT6 (Prop_lut6_I3_O)        0.296     0.915 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4/O
                         net (fo=2, routed)           1.024     1.939    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_4_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124     2.063 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift[23]_i_3/O
                         net (fo=50, routed)          0.807     2.870    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/p_1_in_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I5_O)        0.124     2.994 r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift[23]_i_1/O
                         net (fo=23, routed)          1.082     4.076    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift[23]
    SLICE_X1Y110         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     44.255    44.255 r  
    W5                                                0.000    44.255 r  sys_clock (IN)
                         net (fo=0)                   0.000    44.255    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    45.643 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.805    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    39.588 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    41.169    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.260 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         1.681    42.941    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/i2s_clk
    SLICE_X1Y110         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[1]/C
                         clock pessimism              0.585    43.526    
                         clock uncertainty           -0.088    43.438    
    SLICE_X1Y110         FDRE (Setup_fdre_C_CE)      -0.205    43.233    design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         43.233    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                 39.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.560    -0.621    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y85         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.424    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X11Y85         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.828    -0.861    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y85         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.078    -0.543    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.562    -0.619    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y88         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.422    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X13Y88         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.831    -0.858    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y88         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X13Y88         FDRE (Hold_fdre_C_D)         0.078    -0.541    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.589    -0.592    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X3Y84          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.067    -0.384    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.045    -0.339 r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    design_1_i/proc_sys_reset_1/U0/SEQ/p_3_out[2]
    SLICE_X2Y84          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.857    -0.832    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X2Y84          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120    -0.459    design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.676    -0.505    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y101         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.308    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X3Y101         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.951    -0.738    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y101         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.233    -0.505    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.076    -0.429    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.560    -0.621    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y85         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.424    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X11Y85         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.828    -0.861    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y85         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.076    -0.545    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.562    -0.619    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y88         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.422    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X13Y88         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.831    -0.858    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y88         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X13Y88         FDRE (Hold_fdre_C_D)         0.076    -0.543    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.676    -0.505    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y101         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.308    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X3Y101         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.951    -0.738    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y101         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.233    -0.505    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.075    -0.430    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.560    -0.621    design_1_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X11Y85         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.424    design_1_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X11Y85         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.828    -0.861    design_1_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X11Y85         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.075    -0.546    design_1_i/axis_dual_i2s_0/inst/tx_fifo/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.562    -0.619    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y88         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.422    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X13Y88         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.831    -0.858    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y88         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X13Y88         FDRE (Hold_fdre_C_D)         0.075    -0.544    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.559    -0.622    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X9Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.425    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X9Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=404, routed)         0.826    -0.863    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X9Y83          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.622    
    SLICE_X9Y83          FDRE (Hold_fdre_C_D)         0.075    -0.547    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 22.128 }
Period(ns):         44.255
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         44.255      41.679     RAMB36_X0Y21     design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         44.255      41.679     RAMB36_X0Y17     design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         44.255      42.100     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         44.255      43.006     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         44.255      43.255     SLICE_X0Y109     design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.255      43.255     SLICE_X0Y109     design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.255      43.255     SLICE_X1Y109     design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.255      43.255     SLICE_X0Y109     design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.255      43.255     SLICE_X0Y109     design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.255      43.255     SLICE_X0Y109     design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       44.255      169.105    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         22.128      21.148     SLICE_X6Y83      design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         22.128      21.148     SLICE_X6Y83      design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X0Y110     design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X5Y85      design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_last_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X5Y85      design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_last_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X5Y85      design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_valid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X5Y85      design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_axis_m_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X5Y86      design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X5Y86      design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X2Y87      design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         22.128      21.148     SLICE_X6Y83      design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         22.128      21.148     SLICE_X6Y83      design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X0Y109     design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X0Y109     design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X1Y109     design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X0Y109     design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X0Y109     design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X0Y109     design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X1Y109     design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.128      21.628     SLICE_X1Y109     design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.735ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.735ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (MaxDelay Path 44.255ns)
  Data Path Delay:        1.306ns  (logic 0.478ns (36.604%)  route 0.828ns (63.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.255ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84                                       0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.828     1.306    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X6Y85          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.255    44.255    
    SLICE_X6Y85          FDRE (Setup_fdre_C_D)       -0.214    44.041    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         44.041    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 42.735    

Slack (MET) :             42.840ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (MaxDelay Path 44.255ns)
  Data Path Delay:        1.149ns  (logic 0.419ns (36.452%)  route 0.730ns (63.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.255ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.730     1.149    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X5Y104         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.255    44.255    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)       -0.266    43.989    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         43.989    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                 42.840    

Slack (MET) :             42.920ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (MaxDelay Path 44.255ns)
  Data Path Delay:        1.240ns  (logic 0.518ns (41.773%)  route 0.722ns (58.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.255ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.722     1.240    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X9Y84          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.255    44.255    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)       -0.095    44.160    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         44.160    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                 42.920    

Slack (MET) :             42.935ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (MaxDelay Path 44.255ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.814%)  route 0.633ns (60.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.255ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.633     1.052    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y103         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.255    44.255    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)       -0.268    43.987    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         43.987    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 42.935    

Slack (MET) :             43.018ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (MaxDelay Path 44.255ns)
  Data Path Delay:        1.181ns  (logic 0.518ns (43.855%)  route 0.663ns (56.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.255ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84                                       0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.663     1.181    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X6Y85          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.255    44.255    
    SLICE_X6Y85          FDRE (Setup_fdre_C_D)       -0.056    44.199    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         44.199    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                 43.018    

Slack (MET) :             43.042ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (MaxDelay Path 44.255ns)
  Data Path Delay:        0.949ns  (logic 0.478ns (50.379%)  route 0.471ns (49.621%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.255ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.471     0.949    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X9Y84          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.255    44.255    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)       -0.264    43.991    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         43.991    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                 43.042    

Slack (MET) :             43.056ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (MaxDelay Path 44.255ns)
  Data Path Delay:        0.934ns  (logic 0.419ns (44.863%)  route 0.515ns (55.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.255ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84                                       0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.515     0.934    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X9Y84          FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.255    44.255    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)       -0.265    43.990    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         43.990    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 43.056    

Slack (MET) :             43.074ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (MaxDelay Path 44.255ns)
  Data Path Delay:        0.916ns  (logic 0.419ns (45.741%)  route 0.497ns (54.259%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.255ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.497     0.916    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X4Y103         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.255    44.255    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)       -0.265    43.990    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         43.990    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 43.074    

Slack (MET) :             43.087ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (MaxDelay Path 44.255ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.501%)  route 0.617ns (57.499%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.255ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.617     1.073    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X4Y103         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.255    44.255    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)       -0.095    44.160    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         44.160    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                 43.087    

Slack (MET) :             43.097ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.255ns  (MaxDelay Path 44.255ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.088%)  route 0.471ns (52.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 44.255ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.471     0.890    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X3Y106         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   44.255    44.255    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)       -0.268    43.987    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         43.987    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 43.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.520ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.520ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.206ns  (logic 0.478ns (39.619%)  route 0.728ns (60.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.728     1.206    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X3Y101         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)       -0.274     9.726    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                  8.520    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.402ns  (logic 0.518ns (36.949%)  route 0.884ns (63.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.884     1.402    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X2Y101         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y101         FDRE (Setup_fdre_C_D)       -0.045     9.955    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  8.553    

Slack (MET) :             8.566ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.219ns  (logic 0.478ns (39.224%)  route 0.741ns (60.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.741     1.219    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X2Y101         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y101         FDRE (Setup_fdre_C_D)       -0.215     9.785    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  8.566    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.150ns  (logic 0.478ns (41.568%)  route 0.672ns (58.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.672     1.150    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X13Y88         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y88         FDRE (Setup_fdre_C_D)       -0.269     9.731    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.060ns  (logic 0.478ns (45.112%)  route 0.582ns (54.888%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.582     1.060    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X0Y101         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)       -0.272     9.728    design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                  8.668    

Slack (MET) :             8.669ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.067ns  (logic 0.478ns (44.813%)  route 0.589ns (55.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.589     1.067    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X13Y88         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y88         FDRE (Setup_fdre_C_D)       -0.264     9.736    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  8.669    

Slack (MET) :             8.722ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.233ns  (logic 0.456ns (36.993%)  route 0.777ns (63.007%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.777     1.233    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X12Y86         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)       -0.045     9.955    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  8.722    

Slack (MET) :             8.755ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.695%)  route 0.611ns (59.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.611     1.030    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X12Y86         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)       -0.215     9.785    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  8.755    

Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.127ns  (logic 0.518ns (45.947%)  route 0.609ns (54.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.609     1.127    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X13Y88         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y88         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                  8.778    

Slack (MET) :             8.782ns  (required time - arrival time)
  Source:                 design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@22.128ns period=44.255ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.125ns  (logic 0.518ns (46.061%)  route 0.607ns (53.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88                                      0.000     0.000 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.607     1.125    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X13Y88         FDRE                                         r  design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y88         FDRE (Setup_fdre_C_D)       -0.093     9.907    design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  8.782    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/debounced_int_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.574ns (20.645%)  route 2.206ns (79.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.736    -0.776    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          1.436     1.117    design_1_i/debouncer_0/U0/reset
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.118     1.235 f  design_1_i/debouncer_0/U0/debounced_int_reg_LDC_i_2/O
                         net (fo=2, routed)           0.770     2.005    design_1_i/debouncer_0/U0/debounced_int_reg_LDC_i_2_n_0
    SLICE_X30Y105        FDCE                                         f  design_1_i/debouncer_0/U0/debounced_int_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.609     8.614    design_1_i/debouncer_0/U0/clk
    SLICE_X30Y105        FDCE                                         r  design_1_i/debouncer_0/U0/debounced_int_reg_C/C
                         clock pessimism              0.571     9.184    
                         clock uncertainty           -0.069     9.116    
    SLICE_X30Y105        FDCE (Recov_fdce_C_CLR)     -0.521     8.595    design_1_i/debouncer_0/U0/debounced_int_reg_C
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -2.005    
  -------------------------------------------------------------------
                         slack                                  6.590    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/debounced_int_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.580ns (24.144%)  route 1.822ns (75.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.736    -0.776    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          1.286     0.966    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124     1.090 f  design_1_i/debouncer_0/U0/debounced_int_reg_LDC_i_1/O
                         net (fo=2, routed)           0.536     1.627    design_1_i/debouncer_0/U0/debounced_int_reg_LDC_i_1_n_0
    SLICE_X30Y104        FDPE                                         f  design_1_i/debouncer_0/U0/debounced_int_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.609     8.614    design_1_i/debouncer_0/U0/clk
    SLICE_X30Y104        FDPE                                         r  design_1_i/debouncer_0/U0/debounced_int_reg_P/C
                         clock pessimism              0.571     9.184    
                         clock uncertainty           -0.069     9.116    
    SLICE_X30Y104        FDPE (Recov_fdpe_C_PRE)     -0.361     8.755    design_1_i/debouncer_0/U0/debounced_int_reg_P
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.353%)  route 0.798ns (63.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.736    -0.776    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.798     0.479    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y105        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.609     8.614    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y105        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[0]/C
                         clock pessimism              0.571     9.184    
                         clock uncertainty           -0.069     9.116    
    SLICE_X31Y105        FDCE (Recov_fdce_C_CLR)     -0.405     8.711    design_1_i/debouncer_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  8.232    

Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.353%)  route 0.798ns (63.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.736    -0.776    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.798     0.479    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y105        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.609     8.614    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y105        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[1]/C
                         clock pessimism              0.571     9.184    
                         clock uncertainty           -0.069     9.116    
    SLICE_X31Y105        FDCE (Recov_fdce_C_CLR)     -0.405     8.711    design_1_i/debouncer_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  8.232    

Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.353%)  route 0.798ns (63.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.736    -0.776    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.798     0.479    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y105        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.609     8.614    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y105        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[2]/C
                         clock pessimism              0.571     9.184    
                         clock uncertainty           -0.069     9.116    
    SLICE_X31Y105        FDCE (Recov_fdce_C_CLR)     -0.405     8.711    design_1_i/debouncer_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  8.232    

Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.353%)  route 0.798ns (63.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.736    -0.776    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.798     0.479    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y105        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.609     8.614    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y105        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[3]/C
                         clock pessimism              0.571     9.184    
                         clock uncertainty           -0.069     9.116    
    SLICE_X31Y105        FDCE (Recov_fdce_C_CLR)     -0.405     8.711    design_1_i/debouncer_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  8.232    

Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.353%)  route 0.798ns (63.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.736    -0.776    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.798     0.479    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y105        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.609     8.614    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y105        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[4]/C
                         clock pessimism              0.571     9.184    
                         clock uncertainty           -0.069     9.116    
    SLICE_X31Y105        FDCE (Recov_fdce_C_CLR)     -0.405     8.711    design_1_i/debouncer_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  8.232    

Slack (MET) :             8.234ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.456ns (36.468%)  route 0.794ns (63.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.736    -0.776    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.794     0.475    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y109        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.607     8.612    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y109        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[17]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.069     9.114    
    SLICE_X31Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.709    design_1_i/debouncer_0/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  8.234    

Slack (MET) :             8.234ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.456ns (36.468%)  route 0.794ns (63.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.736    -0.776    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.794     0.475    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y109        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.607     8.612    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y109        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[18]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.069     9.114    
    SLICE_X31Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.709    design_1_i/debouncer_0/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  8.234    

Slack (MET) :             8.234ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.456ns (36.468%)  route 0.794ns (63.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.736    -0.776    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.794     0.475    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y109        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         1.607     8.612    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y109        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[19]/C
                         clock pessimism              0.571     9.182    
                         clock uncertainty           -0.069     9.114    
    SLICE_X31Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.709    design_1_i/debouncer_0/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  8.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.750%)  route 0.197ns (58.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.642    -0.539    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.197    -0.201    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y107        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.915    -0.774    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y107        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[10]/C
                         clock pessimism              0.270    -0.504    
    SLICE_X31Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    design_1_i/debouncer_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.750%)  route 0.197ns (58.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.642    -0.539    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.197    -0.201    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y107        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.915    -0.774    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y107        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[11]/C
                         clock pessimism              0.270    -0.504    
    SLICE_X31Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    design_1_i/debouncer_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.750%)  route 0.197ns (58.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.642    -0.539    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.197    -0.201    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y107        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.915    -0.774    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y107        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[12]/C
                         clock pessimism              0.270    -0.504    
    SLICE_X31Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    design_1_i/debouncer_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.750%)  route 0.197ns (58.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.642    -0.539    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.197    -0.201    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y107        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.915    -0.774    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y107        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[9]/C
                         clock pessimism              0.270    -0.504    
    SLICE_X31Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    design_1_i/debouncer_0/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.115%)  route 0.261ns (64.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.642    -0.539    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.261    -0.137    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y106        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.916    -0.773    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y106        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[5]/C
                         clock pessimism              0.270    -0.503    
    SLICE_X31Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    design_1_i/debouncer_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.115%)  route 0.261ns (64.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.642    -0.539    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.261    -0.137    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y106        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.916    -0.773    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y106        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[6]/C
                         clock pessimism              0.270    -0.503    
    SLICE_X31Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    design_1_i/debouncer_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.115%)  route 0.261ns (64.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.642    -0.539    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.261    -0.137    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y106        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.916    -0.773    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y106        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[7]/C
                         clock pessimism              0.270    -0.503    
    SLICE_X31Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    design_1_i/debouncer_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.115%)  route 0.261ns (64.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.642    -0.539    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.261    -0.137    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y106        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.916    -0.773    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y106        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[8]/C
                         clock pessimism              0.270    -0.503    
    SLICE_X31Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.595    design_1_i/debouncer_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.161%)  route 0.260ns (64.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.642    -0.539    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.260    -0.138    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y108        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.915    -0.774    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y108        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[13]/C
                         clock pessimism              0.270    -0.504    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    design_1_i/debouncer_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debouncer_0/U0/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.161%)  route 0.260ns (64.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.642    -0.539    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.260    -0.138    design_1_i/debouncer_0/U0/reset
    SLICE_X31Y108        FDCE                                         f  design_1_i/debouncer_0/U0/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=644, routed)         0.915    -0.774    design_1_i/debouncer_0/U0/clk
    SLICE_X31Y108        FDCE                                         r  design_1_i/debouncer_0/U0/counter_reg[14]/C
                         clock pessimism              0.270    -0.504    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.596    design_1_i/debouncer_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.458    





