<profile>

<section name = "Vitis HLS Report for 'v_mix_rgb2yuv_false_s'" level="0">
<item name = "Date">Mon Sep  5 13:09:05 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 7.816 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 643201, 20.000 ns, 12.864 ms, 1, 643201, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88">v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2, 2, 802, 40.000 ns, 16.040 us, 2, 802, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_999_1">0, 643200, 4 ~ 804, -, -, 0 ~ 800, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 30, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 13, 88, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 98, -</column>
<column name="Register">-, -, 36, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88">v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2, 0, 0, 13, 88, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="y_10_fu_110_p2">+, 0, 0, 17, 10, 1</column>
<column name="icmp_ln999_fu_105_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="HwReg_height_c44_blk_n">9, 2, 1, 2</column>
<column name="HwReg_width_c40_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="height_blk_n">9, 2, 1, 2</column>
<column name="outLayer1_read">9, 2, 1, 2</column>
<column name="outYuv_write">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="width_blk_n">9, 2, 1, 2</column>
<column name="y_fu_56">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg">1, 0, 1, 0</column>
<column name="height_read_reg_128">10, 0, 10, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="width_read_reg_133">10, 0, 10, 0</column>
<column name="y_fu_56">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_mix_rgb2yuv&lt;false&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_mix_rgb2yuv&lt;false&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_mix_rgb2yuv&lt;false&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, v_mix_rgb2yuv&lt;false&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_mix_rgb2yuv&lt;false&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, v_mix_rgb2yuv&lt;false&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_mix_rgb2yuv&lt;false&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_mix_rgb2yuv&lt;false&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, v_mix_rgb2yuv&lt;false&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, v_mix_rgb2yuv&lt;false&gt;, return value</column>
<column name="outLayer1_dout">in, 24, ap_fifo, outLayer1, pointer</column>
<column name="outLayer1_num_data_valid">in, 2, ap_fifo, outLayer1, pointer</column>
<column name="outLayer1_fifo_cap">in, 2, ap_fifo, outLayer1, pointer</column>
<column name="outLayer1_empty_n">in, 1, ap_fifo, outLayer1, pointer</column>
<column name="outLayer1_read">out, 1, ap_fifo, outLayer1, pointer</column>
<column name="height_dout">in, 10, ap_fifo, height, pointer</column>
<column name="height_num_data_valid">in, 2, ap_fifo, height, pointer</column>
<column name="height_fifo_cap">in, 2, ap_fifo, height, pointer</column>
<column name="height_empty_n">in, 1, ap_fifo, height, pointer</column>
<column name="height_read">out, 1, ap_fifo, height, pointer</column>
<column name="width_dout">in, 10, ap_fifo, width, pointer</column>
<column name="width_num_data_valid">in, 2, ap_fifo, width, pointer</column>
<column name="width_fifo_cap">in, 2, ap_fifo, width, pointer</column>
<column name="width_empty_n">in, 1, ap_fifo, width, pointer</column>
<column name="width_read">out, 1, ap_fifo, width, pointer</column>
<column name="outYuv_din">out, 24, ap_fifo, outYuv, pointer</column>
<column name="outYuv_num_data_valid">in, 2, ap_fifo, outYuv, pointer</column>
<column name="outYuv_fifo_cap">in, 2, ap_fifo, outYuv, pointer</column>
<column name="outYuv_full_n">in, 1, ap_fifo, outYuv, pointer</column>
<column name="outYuv_write">out, 1, ap_fifo, outYuv, pointer</column>
<column name="HwReg_width_c40_din">out, 10, ap_fifo, HwReg_width_c40, pointer</column>
<column name="HwReg_width_c40_num_data_valid">in, 2, ap_fifo, HwReg_width_c40, pointer</column>
<column name="HwReg_width_c40_fifo_cap">in, 2, ap_fifo, HwReg_width_c40, pointer</column>
<column name="HwReg_width_c40_full_n">in, 1, ap_fifo, HwReg_width_c40, pointer</column>
<column name="HwReg_width_c40_write">out, 1, ap_fifo, HwReg_width_c40, pointer</column>
<column name="HwReg_height_c44_din">out, 10, ap_fifo, HwReg_height_c44, pointer</column>
<column name="HwReg_height_c44_num_data_valid">in, 2, ap_fifo, HwReg_height_c44, pointer</column>
<column name="HwReg_height_c44_fifo_cap">in, 2, ap_fifo, HwReg_height_c44, pointer</column>
<column name="HwReg_height_c44_full_n">in, 1, ap_fifo, HwReg_height_c44, pointer</column>
<column name="HwReg_height_c44_write">out, 1, ap_fifo, HwReg_height_c44, pointer</column>
</table>
</item>
</section>
</profile>
