0.7
2020.1
May 27 2020
20:09:33
C:/Users/ammic/OneDrive/Documents/GitHub/Lab07/Lab07_project/Lab07_project.sim/sim_2/behav/xsim/glbl.v,1602387488,verilog,,,,glbl,,,,,,,,
C:/Users/ammic/OneDrive/Documents/GitHub/Lab07/Lab07_project/codedirectory/add3.sv,1602387488,systemVerilog,,C:/Users/ammic/OneDrive/Documents/GitHub/Lab07/Lab07_project/codedirectory/six_bit_BCD.sv,,add3,,,,,,,,
C:/Users/ammic/OneDrive/Documents/GitHub/Lab07/Lab07_project/codedirectory/six_bit_BCD.sv,1602387488,systemVerilog,,C:/Users/ammic/OneDrive/Documents/GitHub/Lab07/Lab07_project/codedirectory/six_bit_BCD_test.sv,,six_bit_BCD,,,,,,,,
C:/Users/ammic/OneDrive/Documents/GitHub/Lab07/Lab07_project/codedirectory/six_bit_BCD_test.sv,1602387488,systemVerilog,,,,six_bit_BCD_test,,,,,,,,
