// Seed: 3294818665
module module_0 (
    input supply0 id_0,
    input supply1 id_1
);
  wire id_3;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input wand id_2,
    output tri id_3,
    input wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    output tri0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    input wor id_11,
    input wand id_12,
    output tri0 id_13,
    input wire id_14,
    input wor id_15,
    output wor id_16,
    input supply0 id_17
);
  assign id_7 = id_6 - id_8 * 1;
  rtran (id_6, id_2);
  module_0(
      id_4, id_2
  );
endmodule
