{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715975213774 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_control EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"FPGA_control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715975213802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715975213832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715975213832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715975213832 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715975213912 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715975214058 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715975214058 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715975214058 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715975214058 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 4752 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715975214061 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 4754 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715975214061 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 4756 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715975214061 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 4758 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715975214061 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 4760 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715975214061 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715975214061 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715975214063 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1715975214066 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715975214590 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715975214590 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1715975214590 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1715975214590 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_control.sdc " "Synopsys Design Constraints File file not found: 'FPGA_control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715975214599 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1715975214603 "|FPGA_control|Clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715975214612 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715975214612 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1715975214612 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1715975214612 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1715975214612 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1715975214612 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1715975214612 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1715975214612 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715975214703 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC0_Clk~output " "Destination node ADC0_Clk~output" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 7 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 4718 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715975214703 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 2125 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715975214703 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 2184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715975214703 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715975214703 ""}  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 2 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 4729 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715975214703 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715975214704 ""}  } { { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 771 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715975214704 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Automatically promoted node Reset_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715975214704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC0_drive:ADC0_drive\|Tri " "Destination node ADC0_drive:ADC0_drive\|Tri" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 31 0 0 } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_drive:ADC0_drive\|Tri" } } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_drive:ADC0_drive|Tri } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715975214704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC0_rdreq " "Destination node ADC0_rdreq" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 13 0 0 } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_rdreq" } } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_rdreq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715975214704 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715975214704 ""}  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 3 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 4741 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715975214704 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715975214704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 2913 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715975214704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 1311 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715975214704 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715975214704 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 2104 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715975214704 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715975215077 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715975215081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715975215081 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715975215085 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715975215089 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715975215092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715975215092 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715975215095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715975215139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1715975215143 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715975215143 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715975215188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715975215713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715975215974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715975215989 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715975216386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715975216387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715975216796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1715975217756 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715975217756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715975217933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1715975217935 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1715975217935 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715975217935 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1715975217978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715975218026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715975218221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715975218266 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715975218524 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715975218981 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone IV E " "13 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk 3.3-V LVTTL E1 " "Pin Clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { Clk } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 2 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1715975219271 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_bg 2.5 V N14 " "Pin ADC0_bg uses I/O standard 2.5 V at N14" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_bg } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_bg" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_bg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1715975219271 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[0\] 3.3-V LVTTL F1 " "Pin ADC0_Data\[0\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[0] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[0\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1715975219271 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[1\] 3.3-V LVTTL D1 " "Pin ADC0_Data\[1\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[1] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[1\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1715975219271 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[2\] 3.3-V LVTTL E5 " "Pin ADC0_Data\[2\] uses I/O standard 3.3-V LVTTL at E5" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[2] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[2\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1715975219271 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[3\] 3.3-V LVTTL D3 " "Pin ADC0_Data\[3\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[3] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[3\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1715975219271 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[4\] 3.3-V LVTTL B1 " "Pin ADC0_Data\[4\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[4] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[4\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1715975219271 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[5\] 3.3-V LVTTL C2 " "Pin ADC0_Data\[5\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[5] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[5\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1715975219271 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[6\] 3.3-V LVTTL D4 " "Pin ADC0_Data\[6\] uses I/O standard 3.3-V LVTTL at D4" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[6] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[6\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1715975219271 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[7\] 3.3-V LVTTL C3 " "Pin ADC0_Data\[7\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[7] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[7\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1715975219271 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[8\] 3.3-V LVTTL D6 " "Pin ADC0_Data\[8\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[8] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[8\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1715975219271 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[9\] 3.3-V LVTTL D5 " "Pin ADC0_Data\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[9] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[9\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1715975219271 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Reset_n 3.3-V LVTTL M16 " "Pin Reset_n uses I/O standard 3.3-V LVTTL at M16" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { Reset_n } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Reset_n" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 3 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1715975219271 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1715975219271 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/output_files/FPGA_control.fit.smsg " "Generated suppressed messages file E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/output_files/FPGA_control.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715975219454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5933 " "Peak virtual memory: 5933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715975219996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 03:46:59 2024 " "Processing ended: Sat May 18 03:46:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715975219996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715975219996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715975219996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715975219996 ""}
