\hypertarget{group___r_c_c___u_s_a_r_t1___clock___source}{}\doxysection{RCC USART1 Clock Source}
\label{group___r_c_c___u_s_a_r_t1___clock___source}\index{RCC USART1 Clock Source@{RCC USART1 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___u_s_a_r_t1___clock___source_ga577d17f0ddb77fa4416338cd4d1891b5}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5468e5cf3a5f069717e7dfb4b3811c08}{RCC\+\_\+\+CFGR3\+\_\+\+USART1\+SW\+\_\+\+PCLK}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___u_s_a_r_t1___clock___source_ga50441be9ccc8a7abbdba23cfd7f7286c}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4df150a834b1d29c3ea9497c02518aa2}{RCC\+\_\+\+CFGR3\+\_\+\+USART1\+SW\+\_\+\+SYSCLK}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___u_s_a_r_t1___clock___source_gac2e82299a4295d0e5bf42950f99ddb39}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab80ddbf35c3372ce39ae60f7b10c2e}{RCC\+\_\+\+CFGR3\+\_\+\+USART1\+SW\+\_\+\+LSE}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___u_s_a_r_t1___clock___source_ga15818f4637d9721117cf6751ad79af28}{RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f135c5df8435a0b04cb5d0895de7f0}{RCC\+\_\+\+CFGR3\+\_\+\+USART1\+SW\+\_\+\+HSI}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___u_s_a_r_t1___clock___source_ga15818f4637d9721117cf6751ad79af28}\label{group___r_c_c___u_s_a_r_t1___clock___source_ga15818f4637d9721117cf6751ad79af28}} 
\index{RCC USART1 Clock Source@{RCC USART1 Clock Source}!RCC\_USART1CLKSOURCE\_HSI@{RCC\_USART1CLKSOURCE\_HSI}}
\index{RCC\_USART1CLKSOURCE\_HSI@{RCC\_USART1CLKSOURCE\_HSI}!RCC USART1 Clock Source@{RCC USART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART1CLKSOURCE\_HSI}{RCC\_USART1CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f135c5df8435a0b04cb5d0895de7f0}{RCC\+\_\+\+CFGR3\+\_\+\+USART1\+SW\+\_\+\+HSI}}}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00508}{508}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___u_s_a_r_t1___clock___source_gac2e82299a4295d0e5bf42950f99ddb39}\label{group___r_c_c___u_s_a_r_t1___clock___source_gac2e82299a4295d0e5bf42950f99ddb39}} 
\index{RCC USART1 Clock Source@{RCC USART1 Clock Source}!RCC\_USART1CLKSOURCE\_LSE@{RCC\_USART1CLKSOURCE\_LSE}}
\index{RCC\_USART1CLKSOURCE\_LSE@{RCC\_USART1CLKSOURCE\_LSE}!RCC USART1 Clock Source@{RCC USART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART1CLKSOURCE\_LSE}{RCC\_USART1CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab80ddbf35c3372ce39ae60f7b10c2e}{RCC\+\_\+\+CFGR3\+\_\+\+USART1\+SW\+\_\+\+LSE}}}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00507}{507}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___u_s_a_r_t1___clock___source_ga577d17f0ddb77fa4416338cd4d1891b5}\label{group___r_c_c___u_s_a_r_t1___clock___source_ga577d17f0ddb77fa4416338cd4d1891b5}} 
\index{RCC USART1 Clock Source@{RCC USART1 Clock Source}!RCC\_USART1CLKSOURCE\_PCLK1@{RCC\_USART1CLKSOURCE\_PCLK1}}
\index{RCC\_USART1CLKSOURCE\_PCLK1@{RCC\_USART1CLKSOURCE\_PCLK1}!RCC USART1 Clock Source@{RCC USART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART1CLKSOURCE\_PCLK1}{RCC\_USART1CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5468e5cf3a5f069717e7dfb4b3811c08}{RCC\+\_\+\+CFGR3\+\_\+\+USART1\+SW\+\_\+\+PCLK}}}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00505}{505}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___u_s_a_r_t1___clock___source_ga50441be9ccc8a7abbdba23cfd7f7286c}\label{group___r_c_c___u_s_a_r_t1___clock___source_ga50441be9ccc8a7abbdba23cfd7f7286c}} 
\index{RCC USART1 Clock Source@{RCC USART1 Clock Source}!RCC\_USART1CLKSOURCE\_SYSCLK@{RCC\_USART1CLKSOURCE\_SYSCLK}}
\index{RCC\_USART1CLKSOURCE\_SYSCLK@{RCC\_USART1CLKSOURCE\_SYSCLK}!RCC USART1 Clock Source@{RCC USART1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_USART1CLKSOURCE\_SYSCLK}{RCC\_USART1CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4df150a834b1d29c3ea9497c02518aa2}{RCC\+\_\+\+CFGR3\+\_\+\+USART1\+SW\+\_\+\+SYSCLK}}}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00506}{506}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

