##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for GlitchClk
		4.3::Critical Path Report for PRINTER_A_IntClock
		4.4::Critical Path Report for screen_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. screen_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. GlitchClk:R)
		5.3::Critical Path Report for (screen_IntClock:R vs. screen_IntClock:R)
		5.4::Critical Path Report for (PRINTER_A_IntClock:R vs. PRINTER_A_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK           | Frequency: 56.36 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz  | 
Clock: GlitchClk           | Frequency: 85.90 MHz  | Target: 0.00 MHz   | 
Clock: PRINTER_A_IntClock  | Frequency: 54.67 MHz  | Target: 0.08 MHz   | 
Clock: screen_IntClock     | Frequency: 45.71 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           GlitchClk           41666.7          30025       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           screen_IntClock     41666.7          23924       N/A              N/A         N/A              N/A         N/A              N/A         
PRINTER_A_IntClock  PRINTER_A_IntClock  1.30417e+007     13023374    N/A              N/A         N/A              N/A         N/A              N/A         
screen_IntClock     screen_IntClock     1.08333e+006     1061455     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase      
----------------  ------------  --------------------  
Pin_1(0)_PAD      32213         GlitchClk:R           
Tx_3(0)_PAD       31007         PRINTER_A_IntClock:R  
screen_tx(0)_PAD  31068         screen_IntClock:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.36 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14273
-------------------------------------   ----- 
End-of-path arrival time (ps)           14273
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                           iocell3         3163   3163  23924  RISE       1
\screen:BUART:rx_postpoll\/main_0         macrocell7      5471   8634  23924  RISE       1
\screen:BUART:rx_postpoll\/q              macrocell7      3350  11984  23924  RISE       1
\screen:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  14273  23924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for GlitchClk
***************************************
Clock: GlitchClk
Frequency: 85.90 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_6(0)/fb
Path End       : Net_140/main_0
Capture Clock  : Net_140/clock_0
Path slack     : 30025p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24000 vs. GlitchClk:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8131
-------------------------------------   ---- 
End-of-path arrival time (ps)           8131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
P1_6(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
P1_6(0)/fb      iocell1       2153   2153  30025  RISE       1
Net_140/main_0  macrocell14   5978   8131  30025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell14         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PRINTER_A_IntClock
************************************************
Clock: PRINTER_A_IntClock
Frequency: 54.67 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023374p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12103
-------------------------------------   ----- 
End-of-path arrival time (ps)           12103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q                      macrocell32     1250   1250  13023374  RISE       1
\PRINTER_A:BUART:counter_load_not\/main_0           macrocell11     4576   5826  13023374  RISE       1
\PRINTER_A:BUART:counter_load_not\/q                macrocell11     3350   9176  13023374  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2927  12103  13023374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for screen_IntClock
*********************************************
Clock: screen_IntClock
Frequency: 45.71 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061455p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15688
-------------------------------------   ----- 
End-of-path arrival time (ps)           15688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q                      macrocell16     1250   1250  1061455  RISE       1
\screen:BUART:counter_load_not\/main_0           macrocell3      8771  10021  1061455  RISE       1
\screen:BUART:counter_load_not\/q                macrocell3      3350  13371  1061455  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2317  15688  1061455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. screen_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14273
-------------------------------------   ----- 
End-of-path arrival time (ps)           14273
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                           iocell3         3163   3163  23924  RISE       1
\screen:BUART:rx_postpoll\/main_0         macrocell7      5471   8634  23924  RISE       1
\screen:BUART:rx_postpoll\/q              macrocell7      3350  11984  23924  RISE       1
\screen:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  14273  23924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. GlitchClk:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_6(0)/fb
Path End       : Net_140/main_0
Capture Clock  : Net_140/clock_0
Path slack     : 30025p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24000 vs. GlitchClk:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8131
-------------------------------------   ---- 
End-of-path arrival time (ps)           8131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
P1_6(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
P1_6(0)/fb      iocell1       2153   2153  30025  RISE       1
Net_140/main_0  macrocell14   5978   8131  30025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell14         0      0  RISE       1


5.3::Critical Path Report for (screen_IntClock:R vs. screen_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061455p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15688
-------------------------------------   ----- 
End-of-path arrival time (ps)           15688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q                      macrocell16     1250   1250  1061455  RISE       1
\screen:BUART:counter_load_not\/main_0           macrocell3      8771  10021  1061455  RISE       1
\screen:BUART:counter_load_not\/q                macrocell3      3350  13371  1061455  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2317  15688  1061455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (PRINTER_A_IntClock:R vs. PRINTER_A_IntClock:R)
*****************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023374p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12103
-------------------------------------   ----- 
End-of-path arrival time (ps)           12103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q                      macrocell32     1250   1250  13023374  RISE       1
\PRINTER_A:BUART:counter_load_not\/main_0           macrocell11     4576   5826  13023374  RISE       1
\PRINTER_A:BUART:counter_load_not\/q                macrocell11     3350   9176  13023374  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2927  12103  13023374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14273
-------------------------------------   ----- 
End-of-path arrival time (ps)           14273
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                           iocell3         3163   3163  23924  RISE       1
\screen:BUART:rx_postpoll\/main_0         macrocell7      5471   8634  23924  RISE       1
\screen:BUART:rx_postpoll\/q              macrocell7      3350  11984  23924  RISE       1
\screen:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  14273  23924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_state_0\/main_5
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 27687p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10470
-------------------------------------   ----- 
End-of-path arrival time (ps)           10470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
screen_rx(0)/fb                   iocell3       3163   3163  23924  RISE       1
\screen:BUART:rx_state_0\/main_5  macrocell21   7307  10470  27687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_state_2\/main_5
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 28603p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9554
-------------------------------------   ---- 
End-of-path arrival time (ps)           9554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
screen_rx(0)/fb                   iocell3       3163   3163  23924  RISE       1
\screen:BUART:rx_state_2\/main_5  macrocell24   6391   9554  28603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_status_3\/main_5
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 29523p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8634
-------------------------------------   ---- 
End-of-path arrival time (ps)           8634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
screen_rx(0)/fb                    iocell3       3163   3163  23924  RISE       1
\screen:BUART:rx_status_3\/main_5  macrocell29   5471   8634  29523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_6(0)/fb
Path End       : Net_140/main_0
Capture Clock  : Net_140/clock_0
Path slack     : 30025p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24000 vs. GlitchClk:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8131
-------------------------------------   ---- 
End-of-path arrival time (ps)           8131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
P1_6(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
P1_6(0)/fb      iocell1       2153   2153  30025  RISE       1
Net_140/main_0  macrocell14   5978   8131  30025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30386p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7770
-------------------------------------   ---- 
End-of-path arrival time (ps)           7770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
screen_rx(0)/fb  iocell3       3163   3163  23924  RISE       1
MODIN1_1/main_2  macrocell27   4607   7770  30386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30386p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7770
-------------------------------------   ---- 
End-of-path arrival time (ps)           7770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
screen_rx(0)/fb  iocell3       3163   3163  23924  RISE       1
MODIN1_0/main_2  macrocell28   4607   7770  30386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_last\/main_0
Capture Clock  : \screen:BUART:rx_last\/clock_0
Path slack     : 30386p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7770
-------------------------------------   ---- 
End-of-path arrival time (ps)           7770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell3             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
screen_rx(0)/fb                iocell3       3163   3163  23924  RISE       1
\screen:BUART:rx_last\/main_0  macrocell30   4607   7770  30386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_last\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061455p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15688
-------------------------------------   ----- 
End-of-path arrival time (ps)           15688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q                      macrocell16     1250   1250  1061455  RISE       1
\screen:BUART:counter_load_not\/main_0           macrocell3      8771  10021  1061455  RISE       1
\screen:BUART:counter_load_not\/q                macrocell3      3350  13371  1061455  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2317  15688  1061455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:sTX:TxSts\/status_0
Capture Clock  : \screen:BUART:sTX:TxSts\/clock
Path slack     : 1065954p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16880
-------------------------------------   ----- 
End-of-path arrival time (ps)           16880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q        macrocell16    1250   1250  1061455  RISE       1
\screen:BUART:tx_status_0\/main_0  macrocell4     6712   7962  1065954  RISE       1
\screen:BUART:tx_status_0\/q       macrocell4     3350  11312  1065954  RISE       1
\screen:BUART:sTX:TxSts\/status_0  statusicell1   5568  16880  1065954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:sRX:RxBitCounter\/load
Capture Clock  : \screen:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11208
-------------------------------------   ----- 
End-of-path arrival time (ps)           11208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q     macrocell20   1250   1250  1066765  RISE       1
\screen:BUART:rx_counter_load\/main_0  macrocell6    4293   5543  1066765  RISE       1
\screen:BUART:rx_counter_load\/q       macrocell6    3350   8893  1066765  RISE       1
\screen:BUART:sRX:RxBitCounter\/load   count7cell    2315  11208  1066765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:txn\/main_1
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1068251p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11572
-------------------------------------   ----- 
End-of-path arrival time (ps)           11572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q  macrocell16   1250   1250  1061455  RISE       1
\screen:BUART:txn\/main_1    macrocell15  10322  11572  1068251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7101
-------------------------------------   ---- 
End-of-path arrival time (ps)           7101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q          macrocell25     1250   1250  1070222  RISE       1
\screen:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5851   7101  1070222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070316p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q                macrocell21     1250   1250  1068156  RISE       1
\screen:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5757   7007  1070316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \screen:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070487p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q                macrocell16     1250   1250  1061455  RISE       1
\screen:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5586   6836  1070487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071219p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q         macrocell20     1250   1250  1066765  RISE       1
\screen:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4855   6105  1071219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \screen:BUART:sRX:RxSts\/status_4
Capture Clock  : \screen:BUART:sRX:RxSts\/clock
Path slack     : 1071280p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11553
-------------------------------------   ----- 
End-of-path arrival time (ps)           11553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1071280  RISE       1
\screen:BUART:rx_status_4\/main_1                 macrocell8      2312   5892  1071280  RISE       1
\screen:BUART:rx_status_4\/q                      macrocell8      3350   9242  1071280  RISE       1
\screen:BUART:sRX:RxSts\/status_4                 statusicell2    2311  11553  1071280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_bitclk\/main_0
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1071857p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q      macrocell16   1250   1250  1061455  RISE       1
\screen:BUART:tx_bitclk\/main_0  macrocell19   6716   7966  1071857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_state_2\/main_0
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1071861p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7962
-------------------------------------   ---- 
End-of-path arrival time (ps)           7962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q       macrocell16   1250   1250  1061455  RISE       1
\screen:BUART:tx_state_2\/main_0  macrocell18   6712   7962  1071861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \screen:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q                macrocell17     1250   1250  1065940  RISE       1
\screen:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4148   5398  1071926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_state_1\/main_0
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1072075p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7748
-------------------------------------   ---- 
End-of-path arrival time (ps)           7748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q       macrocell16   1250   1250  1061455  RISE       1
\screen:BUART:tx_state_1\/main_0  macrocell16   6498   7748  1072075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \screen:BUART:tx_state_0\/main_3
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1072105p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7718
-------------------------------------   ---- 
End-of-path arrival time (ps)           7718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1066704  RISE       1
\screen:BUART:tx_state_0\/main_3                  macrocell17     4138   7718  1072105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_status_3\/main_2
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1072162p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  1070222  RISE       1
\screen:BUART:rx_status_3\/main_2  macrocell29   6412   7662  1072162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_state_1\/main_2
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1072228p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7595
-------------------------------------   ---- 
End-of-path arrival time (ps)           7595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068646  RISE       1
\screen:BUART:tx_state_1\/main_2               macrocell16     7405   7595  1072228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_load_fifo\/main_1
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1072491p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q         macrocell21   1250   1250  1068156  RISE       1
\screen:BUART:rx_load_fifo\/main_1  macrocell22   6082   7332  1072491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_2\/main_1
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1072491p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q       macrocell21   1250   1250  1068156  RISE       1
\screen:BUART:rx_state_2\/main_1  macrocell24   6082   7332  1072491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \screen:BUART:txn\/main_3
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1072550p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1072550  RISE       1
\screen:BUART:txn\/main_3                macrocell15     2904   7274  1072550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \screen:BUART:rx_state_0\/main_6
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1072570p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                        macrocell27   1250   1250  1069065  RISE       1
\screen:BUART:rx_state_0\/main_6  macrocell21   6003   7253  1072570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072810p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7013
-------------------------------------   ---- 
End-of-path arrival time (ps)           7013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q               macrocell21   1250   1250  1068156  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_1  macrocell26   5763   7013  1072810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_status_3\/main_1
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1072810p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7013
-------------------------------------   ---- 
End-of-path arrival time (ps)           7013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q        macrocell21   1250   1250  1068156  RISE       1
\screen:BUART:rx_status_3\/main_1  macrocell29   5763   7013  1072810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_state_0\/main_0
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1072925p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6898
-------------------------------------   ---- 
End-of-path arrival time (ps)           6898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q       macrocell16   1250   1250  1061455  RISE       1
\screen:BUART:tx_state_0\/main_0  macrocell17   5648   6898  1072925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1073003p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6820
-------------------------------------   ---- 
End-of-path arrival time (ps)           6820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073003  RISE       1
MODIN1_1/main_1                          macrocell27   4880   6820  1073003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1073003p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6820
-------------------------------------   ---- 
End-of-path arrival time (ps)           6820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073003  RISE       1
MODIN1_0/main_1                          macrocell28   4880   6820  1073003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1073175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6648
-------------------------------------   ---- 
End-of-path arrival time (ps)           6648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073175  RISE       1
MODIN1_1/main_0                          macrocell27   4708   6648  1073175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1073175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6648
-------------------------------------   ---- 
End-of-path arrival time (ps)           6648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073175  RISE       1
MODIN1_0/main_0                          macrocell28   4708   6648  1073175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \screen:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068646  RISE       1
\screen:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3751   3941  1073382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:txn\/main_4
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1073399p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q  macrocell18   1250   1250  1065620  RISE       1
\screen:BUART:txn\/main_4    macrocell15   5174   6424  1073399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:txn\/main_2
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1073511p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6312
-------------------------------------   ---- 
End-of-path arrival time (ps)           6312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q  macrocell17   1250   1250  1065940  RISE       1
\screen:BUART:txn\/main_2    macrocell15   5062   6312  1073511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_load_fifo\/main_2
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1073587p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6236
-------------------------------------   ---- 
End-of-path arrival time (ps)           6236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q   macrocell25   1250   1250  1070222  RISE       1
\screen:BUART:rx_load_fifo\/main_2  macrocell22   4986   6236  1073587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_state_2\/main_2
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1073587p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6236
-------------------------------------   ---- 
End-of-path arrival time (ps)           6236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  1070222  RISE       1
\screen:BUART:rx_state_2\/main_2   macrocell24   4986   6236  1073587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \screen:BUART:rx_state_0\/main_7
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1073619p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6204
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                        macrocell28   1250   1250  1069681  RISE       1
\screen:BUART:rx_state_0\/main_7  macrocell21   4954   6204  1073619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_state_0\/main_2
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1073723p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6100
-------------------------------------   ---- 
End-of-path arrival time (ps)           6100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068646  RISE       1
\screen:BUART:tx_state_0\/main_2               macrocell17     5910   6100  1073723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074098p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q               macrocell23   1250   1250  1068145  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_2  macrocell26   4475   5725  1074098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_status_3\/main_3
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1074098p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q        macrocell23   1250   1250  1068145  RISE       1
\screen:BUART:rx_status_3\/main_3  macrocell29   4475   5725  1074098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_0\/main_0
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1074261p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  1066765  RISE       1
\screen:BUART:rx_state_0\/main_0    macrocell21   4312   5562  1074261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_3\/main_0
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1074280p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  1066765  RISE       1
\screen:BUART:rx_state_3\/main_0    macrocell23   4293   5543  1074280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_load_fifo\/main_6
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1074324p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074324  RISE       1
\screen:BUART:rx_load_fifo\/main_6       macrocell22   3559   5499  1074324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_state_2\/main_8
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1074324p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074324  RISE       1
\screen:BUART:rx_state_2\/main_8         macrocell24   3559   5499  1074324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_load_fifo\/main_5
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1074330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5493
-------------------------------------   ---- 
End-of-path arrival time (ps)           5493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074330  RISE       1
\screen:BUART:rx_load_fifo\/main_5       macrocell22   3553   5493  1074330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_state_2\/main_7
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1074330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5493
-------------------------------------   ---- 
End-of-path arrival time (ps)           5493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074330  RISE       1
\screen:BUART:rx_state_2\/main_7         macrocell24   3553   5493  1074330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_load_fifo\/main_7
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1074340p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074340  RISE       1
\screen:BUART:rx_load_fifo\/main_7       macrocell22   3544   5484  1074340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_state_2\/main_9
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1074340p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074340  RISE       1
\screen:BUART:rx_state_2\/main_9         macrocell24   3544   5484  1074340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_bitclk\/main_1
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1074447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5376
-------------------------------------   ---- 
End-of-path arrival time (ps)           5376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q      macrocell17   1250   1250  1065940  RISE       1
\screen:BUART:tx_bitclk\/main_1  macrocell19   4126   5376  1074447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_state_2\/main_1
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1074451p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q       macrocell17   1250   1250  1065940  RISE       1
\screen:BUART:tx_state_2\/main_1  macrocell18   4122   5372  1074451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074469p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q        macrocell20   1250   1250  1066765  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_0  macrocell26   4105   5355  1074469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_status_3\/main_0
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1074469p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  1066765  RISE       1
\screen:BUART:rx_status_3\/main_0   macrocell29   4105   5355  1074469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_load_fifo\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074495p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:rx_load_fifo\/q            macrocell22     1250   1250  1072046  RISE       1
\screen:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4459   5709  1074495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \screen:BUART:rx_status_3\/main_6
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1074664p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                         macrocell27   1250   1250  1069065  RISE       1
\screen:BUART:rx_status_3\/main_6  macrocell29   3909   5159  1074664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_state_1\/main_3
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1074672p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q       macrocell18   1250   1250  1065620  RISE       1
\screen:BUART:tx_state_1\/main_3  macrocell16   3902   5152  1074672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_state_0\/main_4
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1074676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q       macrocell18   1250   1250  1065620  RISE       1
\screen:BUART:tx_state_0\/main_4  macrocell17   3898   5148  1074676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_0\/main_4
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1074877p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q       macrocell24   1250   1250  1067382  RISE       1
\screen:BUART:rx_state_0\/main_4  macrocell21   3696   4946  1074877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_3\/main_4
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1074897p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q       macrocell24   1250   1250  1067382  RISE       1
\screen:BUART:rx_state_3\/main_4  macrocell23   3676   4926  1074897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:tx_state_1\/main_5
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1074969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q        macrocell19   1250   1250  1074969  RISE       1
\screen:BUART:tx_state_1\/main_5  macrocell16   3605   4855  1074969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_last\/q
Path End       : \screen:BUART:rx_state_2\/main_6
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1074978p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_last\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_last\/q          macrocell30   1250   1250  1074978  RISE       1
\screen:BUART:rx_state_2\/main_6  macrocell24   3595   4845  1074978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:tx_state_0\/main_5
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1074985p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q        macrocell19   1250   1250  1074969  RISE       1
\screen:BUART:tx_state_0\/main_5  macrocell17   3589   4839  1074985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_load_fifo\/main_3
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1075018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q         macrocell23   1250   1250  1068145  RISE       1
\screen:BUART:rx_load_fifo\/main_3  macrocell22   3555   4805  1075018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_2\/main_3
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1075018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q       macrocell23   1250   1250  1068145  RISE       1
\screen:BUART:rx_state_2\/main_3  macrocell24   3555   4805  1075018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:txn\/main_6
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1075154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q  macrocell19   1250   1250  1074969  RISE       1
\screen:BUART:txn\/main_6   macrocell15   3420   4670  1075154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q               macrocell24   1250   1250  1067382  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_3  macrocell26   3399   4649  1075174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_status_3\/main_4
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1075174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q        macrocell24   1250   1250  1067382  RISE       1
\screen:BUART:rx_status_3\/main_4  macrocell29   3399   4649  1075174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_state_3\/main_6
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075239p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074324  RISE       1
\screen:BUART:rx_state_3\/main_6         macrocell23   2644   4584  1075239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_state_3\/main_5
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075248p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074330  RISE       1
\screen:BUART:rx_state_3\/main_5         macrocell23   2636   4576  1075248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_state_0\/main_9
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075252p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074324  RISE       1
\screen:BUART:rx_state_0\/main_9         macrocell21   2632   4572  1075252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_state_3\/main_7
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075253p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074340  RISE       1
\screen:BUART:rx_state_3\/main_7         macrocell23   2631   4571  1075253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_1
Path End       : \screen:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \screen:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075253p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073003  RISE       1
\screen:BUART:rx_bitclk_enable\/main_1   macrocell25   2630   4570  1075253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_state_0\/main_8
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075258p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4566
-------------------------------------   ---- 
End-of-path arrival time (ps)           4566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074330  RISE       1
\screen:BUART:rx_state_0\/main_8         macrocell21   2626   4566  1075258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_state_0\/main_10
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074340  RISE       1
\screen:BUART:rx_state_0\/main_10        macrocell21   2619   4559  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \screen:BUART:rx_status_3\/main_7
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1075280p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                         macrocell28   1250   1250  1069681  RISE       1
\screen:BUART:rx_status_3\/main_7  macrocell29   3294   4544  1075280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen:BUART:tx_state_1\/main_4
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1075294p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075294  RISE       1
\screen:BUART:tx_state_1\/main_4               macrocell16     4340   4530  1075294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_load_fifo\/main_0
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1075368p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  1066765  RISE       1
\screen:BUART:rx_load_fifo\/main_0  macrocell22   3205   4455  1075368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_2\/main_0
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1075368p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  1066765  RISE       1
\screen:BUART:rx_state_2\/main_0    macrocell24   3205   4455  1075368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_0
Path End       : \screen:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \screen:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075558p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075558  RISE       1
\screen:BUART:rx_bitclk_enable\/main_2   macrocell25   2325   4265  1075558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_2
Path End       : \screen:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \screen:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075564p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073175  RISE       1
\screen:BUART:rx_bitclk_enable\/main_0   macrocell25   2320   4260  1075564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_0\/main_3
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075658p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q       macrocell23   1250   1250  1068145  RISE       1
\screen:BUART:rx_state_0\/main_3  macrocell21   2915   4165  1075658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_3\/main_3
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075661p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q       macrocell23   1250   1250  1068145  RISE       1
\screen:BUART:rx_state_3\/main_3  macrocell23   2913   4163  1075661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_state_1\/main_1
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1075665p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q       macrocell17   1250   1250  1065940  RISE       1
\screen:BUART:tx_state_1\/main_1  macrocell16   2908   4158  1075665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_state_0\/main_1
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1075668p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q       macrocell17   1250   1250  1065940  RISE       1
\screen:BUART:tx_state_0\/main_1  macrocell17   2906   4156  1075668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_3\/main_1
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075671p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q       macrocell21   1250   1250  1068156  RISE       1
\screen:BUART:rx_state_3\/main_1  macrocell23   2902   4152  1075671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_0\/main_1
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q       macrocell21   1250   1250  1068156  RISE       1
\screen:BUART:rx_state_0\/main_1  macrocell21   2897   4147  1075677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_state_2\/main_3
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1075771p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q       macrocell18   1250   1250  1065620  RISE       1
\screen:BUART:tx_state_2\/main_3  macrocell18   2802   4052  1075771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_bitclk\/main_3
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1075772p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q      macrocell18   1250   1250  1065620  RISE       1
\screen:BUART:tx_bitclk\/main_3  macrocell19   2801   4051  1075772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_bitclk\/main_2
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1075851p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3972
-------------------------------------   ---- 
End-of-path arrival time (ps)           3972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068646  RISE       1
\screen:BUART:tx_bitclk\/main_2                macrocell19     3782   3972  1075851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_state_2\/main_2
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1075857p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068646  RISE       1
\screen:BUART:tx_state_2\/main_2               macrocell18     3777   3967  1075857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:tx_state_2\/main_5
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1075932p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q        macrocell19   1250   1250  1074969  RISE       1
\screen:BUART:tx_state_2\/main_5  macrocell18   2641   3891  1075932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:txn\/q
Path End       : \screen:BUART:txn\/main_0
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1075934p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:txn\/q       macrocell15   1250   1250  1075934  RISE       1
\screen:BUART:txn\/main_0  macrocell15   2639   3889  1075934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_load_fifo\/main_4
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q         macrocell24   1250   1250  1067382  RISE       1
\screen:BUART:rx_load_fifo\/main_4  macrocell22   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_2\/main_4
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q       macrocell24   1250   1250  1067382  RISE       1
\screen:BUART:rx_state_2\/main_4  macrocell24   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_state_0\/main_2
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075958p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  1070222  RISE       1
\screen:BUART:rx_state_0\/main_2   macrocell21   2615   3865  1075958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_state_3\/main_2
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075960p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  1070222  RISE       1
\screen:BUART:rx_state_3\/main_2   macrocell23   2613   3863  1075960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell28   1250   1250  1069681  RISE       1
MODIN1_1/main_4  macrocell27   2525   3775  1076048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell28   1250   1250  1069681  RISE       1
MODIN1_0/main_3  macrocell28   2525   3775  1076048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell27   1250   1250  1069065  RISE       1
MODIN1_1/main_3  macrocell27   2525   3775  1076049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen:BUART:tx_state_2\/main_4
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1076218p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3605
-------------------------------------   ---- 
End-of-path arrival time (ps)           3605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075294  RISE       1
\screen:BUART:tx_state_2\/main_4               macrocell18     3415   3605  1076218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen:BUART:txn\/main_5
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1077007p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2816
-------------------------------------   ---- 
End-of-path arrival time (ps)           2816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075294  RISE       1
\screen:BUART:txn\/main_5                      macrocell15     2626   2816  1077007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell15         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_status_3\/q
Path End       : \screen:BUART:sRX:RxSts\/status_3
Capture Clock  : \screen:BUART:sRX:RxSts\/clock
Path slack     : 1079248p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_status_3\/q       macrocell29    1250   1250  1079248  RISE       1
\screen:BUART:sRX:RxSts\/status_3  statusicell2   2335   3585  1079248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023374p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12103
-------------------------------------   ----- 
End-of-path arrival time (ps)           12103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q                      macrocell32     1250   1250  13023374  RISE       1
\PRINTER_A:BUART:counter_load_not\/main_0           macrocell11     4576   5826  13023374  RISE       1
\PRINTER_A:BUART:counter_load_not\/q                macrocell11     3350   9176  13023374  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2927  12103  13023374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:sTX:TxSts\/status_0
Capture Clock  : \PRINTER_A:BUART:sTX:TxSts\/clock
Path slack     : 13028743p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12423
-------------------------------------   ----- 
End-of-path arrival time (ps)           12423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025411  RISE       1
\PRINTER_A:BUART:tx_status_0\/main_2              macrocell12     6621   6811  13028743  RISE       1
\PRINTER_A:BUART:tx_status_0\/q                   macrocell12     3350  10161  13028743  RISE       1
\PRINTER_A:BUART:sTX:TxSts\/status_0              statusicell3    2263  12423  13028743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxSts\/clock                          statusicell3        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029369p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025411  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   6097   6287  13029369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PRINTER_A:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029523p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q                macrocell32     1250   1250  13023374  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4884   6134  13029523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PRINTER_A:BUART:tx_state_0\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13030619p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7538
-------------------------------------   ---- 
End-of-path arrival time (ps)           7538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13028850  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_3                  macrocell33     3958   7538  13030619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PRINTER_A:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031121p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q                macrocell33     1250   1250  13023768  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3286   4536  13031121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PRINTER_A:BUART:txn\/main_3
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13031554p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6603
-------------------------------------   ---- 
End-of-path arrival time (ps)           6603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13031554  RISE       1
\PRINTER_A:BUART:txn\/main_3                macrocell31     2233   6603  13031554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13032030p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q       macrocell32   1250   1250  13023374  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_0  macrocell34   4877   6127  13032030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13032030p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q      macrocell32   1250   1250  13023374  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_0  macrocell35   4877   6127  13032030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_state_1\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13032242p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025411  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_2               macrocell32     5725   5915  13032242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_state_0\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13032242p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025411  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_2               macrocell33     5725   5915  13032242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_state_2\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13032251p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025411  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_2               macrocell34     5716   5906  13032251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13032251p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025411  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_2                macrocell35     5716   5906  13032251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_A:BUART:txn\/main_5
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13032683p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13032683  RISE       1
\PRINTER_A:BUART:txn\/main_5                      macrocell31     5283   5473  13032683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:txn\/main_1
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13032713p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q  macrocell32   1250   1250  13023374  RISE       1
\PRINTER_A:BUART:txn\/main_1    macrocell31   4194   5444  13032713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_A:BUART:tx_state_1\/main_4
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13033247p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13032683  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_4               macrocell32     4720   4910  13033247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13033259p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q       macrocell32   1250   1250  13023374  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_0  macrocell32   3648   4898  13033259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13033259p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q       macrocell32   1250   1250  13023374  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_0  macrocell33   3648   4898  13033259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13033466p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q       macrocell33   1250   1250  13023768  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_1  macrocell34   3441   4691  13033466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13033466p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q      macrocell33   1250   1250  13023768  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_1  macrocell35   3441   4691  13033466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:txn\/main_2
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13033470p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q  macrocell33   1250   1250  13023768  RISE       1
\PRINTER_A:BUART:txn\/main_2    macrocell31   3437   4687  13033470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13033603p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q       macrocell33   1250   1250  13023768  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_1  macrocell32   3303   4553  13033603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13033603p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q       macrocell33   1250   1250  13023768  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_1  macrocell33   3303   4553  13033603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_A:BUART:tx_state_2\/main_4
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13033666p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13032683  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_4               macrocell34     4301   4491  13033666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:txn\/main_4
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13034082p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4075
-------------------------------------   ---- 
End-of-path arrival time (ps)           4075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q  macrocell34   1250   1250  13024225  RISE       1
\PRINTER_A:BUART:txn\/main_4    macrocell31   2825   4075  13034082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13034084p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q       macrocell34   1250   1250  13024225  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_3  macrocell34   2823   4073  13034084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13034084p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q      macrocell34   1250   1250  13024225  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_3  macrocell35   2823   4073  13034084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13034084p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q       macrocell34   1250   1250  13024225  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_3  macrocell32   2822   4072  13034084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_4
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13034084p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q       macrocell34   1250   1250  13024225  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_4  macrocell33   2822   4072  13034084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_5
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13034088p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q        macrocell35   1250   1250  13034088  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_5  macrocell32   2818   4068  13034088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_5
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13034088p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q        macrocell35   1250   1250  13034088  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_5  macrocell33   2818   4068  13034088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:txn\/main_6
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13034091p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q  macrocell35   1250   1250  13034088  RISE       1
\PRINTER_A:BUART:txn\/main_6   macrocell31   2815   4065  13034091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_5
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13034095p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q        macrocell35   1250   1250  13034088  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_5  macrocell34   2812   4062  13034095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:txn\/q
Path End       : \PRINTER_A:BUART:txn\/main_0
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13034372p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:txn\/q       macrocell31   1250   1250  13034372  RISE       1
\PRINTER_A:BUART:txn\/main_0  macrocell31   2535   3785  13034372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell31         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

