Analysis & Synthesis report for finalproject
Mon Nov 28 14:22:11 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2|s_ps2_transceiver
 11. State Machine - |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 12. State Machine - |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 13. State Machine - |finalproject|part2:p2|control:c0|current_state
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_99m1:auto_generated
 21. Source assignments for part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component|altsyncram_4nh1:auto_generated
 22. Source assignments for part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component|altsyncram_5nh1:auto_generated
 23. Source assignments for part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component|altsyncram_kvp1:auto_generated
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 27. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 29. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 30. Parameter Settings for User Entity Instance: part2:p2|datapath:d0|PS2_Controller:PS2
 31. Parameter Settings for User Entity Instance: part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 32. Parameter Settings for User Entity Instance: part2:p2|datapath:d0|vga_address_translator:a1
 33. Parameter Settings for User Entity Instance: part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component
 36. altsyncram Parameter Settings by Entity Instance
 37. altpll Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "part2:p2|datapath:d0|PS2_Controller:PS2"
 39. Port Connectivity Checks: "part2:p2"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 28 14:22:11 2016           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; finalproject                                    ;
; Top-level Entity Name           ; finalproject                                    ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 673                                             ;
; Total pins                      ; 89                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,764,800                                       ;
; Total DSP Blocks                ; 10                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; finalproject       ; finalproject       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; start.mif                                            ; yes             ; User Memory Initialization File        ; W:/ECE241/project/start.mif                                          ;         ;
; star.v                                               ; yes             ; User Wizard-Generated File             ; W:/ECE241/project/star.v                                             ;         ;
; beginscreen.v                                        ; yes             ; User Wizard-Generated File             ; W:/ECE241/project/beginscreen.v                                      ;         ;
; PS2_Controller/PS2_Controller.v                      ; yes             ; User Verilog HDL File                  ; W:/ECE241/project/PS2_Controller/PS2_Controller.v                    ;         ;
; PS2_Controller/Altera_UP_PS2_Data_In.v               ; yes             ; User Verilog HDL File                  ; W:/ECE241/project/PS2_Controller/Altera_UP_PS2_Data_In.v             ;         ;
; PS2_Controller/Altera_UP_PS2_Command_Out.v           ; yes             ; User Verilog HDL File                  ; W:/ECE241/project/PS2_Controller/Altera_UP_PS2_Command_Out.v         ;         ;
; ../lab7/bouncer/vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; W:/ECE241/lab7/bouncer/vga_adapter/vga_pll.v                         ;         ;
; ../lab7/bouncer/vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; W:/ECE241/lab7/bouncer/vga_adapter/vga_controller.v                  ;         ;
; ../lab7/bouncer/vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; W:/ECE241/lab7/bouncer/vga_adapter/vga_address_translator.v          ;         ;
; ../lab7/bouncer/vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; W:/ECE241/lab7/bouncer/vga_adapter/vga_adapter.v                     ;         ;
; finalproject.v                                       ; yes             ; User Verilog HDL File                  ; W:/ECE241/project/finalproject.v                                     ;         ;
; draw.v                                               ; yes             ; User Wizard-Generated File             ; W:/ECE241/project/draw.v                                             ;         ;
; altsyncram.tdf                                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                          ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal160.inc                                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc        ;         ;
; a_rdenreg.inc                                        ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                           ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                           ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                         ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_99m1.tdf                               ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/project/db/altsyncram_99m1.tdf                             ;         ;
; db/decode_nma.tdf                                    ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/project/db/decode_nma.tdf                                  ;         ;
; db/decode_g2a.tdf                                    ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/project/db/decode_g2a.tdf                                  ;         ;
; db/mux_8hb.tdf                                       ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/project/db/mux_8hb.tdf                                     ;         ;
; altpll.tdf                                           ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                                      ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                                    ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                                    ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                                    ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/project/db/altpll_80u.tdf                                  ;         ;
; db/altsyncram_4nh1.tdf                               ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/project/db/altsyncram_4nh1.tdf                             ;         ;
; stars.mif                                            ; yes             ; Auto-Found Memory Initialization File  ; W:/ECE241/project/stars.mif                                          ;         ;
; db/altsyncram_5nh1.tdf                               ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/project/db/altsyncram_5nh1.tdf                             ;         ;
; db/altsyncram_kvp1.tdf                               ; yes             ; Auto-Generated Megafunction            ; W:/ECE241/project/db/altsyncram_kvp1.tdf                             ;         ;
+------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1932           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 3142           ;
;     -- 7 input functions                    ; 9              ;
;     -- 6 input functions                    ; 708            ;
;     -- 5 input functions                    ; 545            ;
;     -- 4 input functions                    ; 412            ;
;     -- <=3 input functions                  ; 1468           ;
;                                             ;                ;
; Dedicated logic registers                   ; 673            ;
;                                             ;                ;
; I/O pins                                    ; 89             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2764800        ;
;                                             ;                ;
; Total DSP Blocks                            ; 10             ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1000           ;
; Total fan-out                               ; 21659          ;
; Average fan-out                             ; 4.96           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Entity Name               ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |finalproject                                           ; 3142 (0)          ; 673 (0)      ; 2764800           ; 10         ; 89   ; 0            ; |finalproject                                                                                                                    ; finalproject              ; work         ;
;    |hex_decoder:h0|                                     ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|hex_decoder:h0                                                                                                     ; hex_decoder               ; work         ;
;    |hex_decoder:h1|                                     ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|hex_decoder:h1                                                                                                     ; hex_decoder               ; work         ;
;    |hex_decoder:h2|                                     ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|hex_decoder:h2                                                                                                     ; hex_decoder               ; work         ;
;    |hex_decoder:h3|                                     ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|hex_decoder:h3                                                                                                     ; hex_decoder               ; work         ;
;    |part2:p2|                                           ; 3002 (0)          ; 639 (0)      ; 2073600           ; 10         ; 0    ; 0            ; |finalproject|part2:p2                                                                                                           ; part2                     ; work         ;
;       |control:c0|                                      ; 528 (528)         ; 46 (46)      ; 0                 ; 10         ; 0    ; 0            ; |finalproject|part2:p2|control:c0                                                                                                ; control                   ; work         ;
;       |datapath:d0|                                     ; 2474 (2335)       ; 593 (499)    ; 2073600           ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0                                                                                               ; datapath                  ; work         ;
;          |PS2_Controller:PS2|                           ; 105 (7)           ; 90 (5)       ; 0                 ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2                                                                            ; PS2_Controller            ; work         ;
;             |Altera_UP_PS2_Command_Out:PS2_Command_Out| ; 84 (84)           ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                  ; Altera_UP_PS2_Command_Out ; work         ;
;             |Altera_UP_PS2_Data_In:PS2_Data_In|         ; 14 (14)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                          ; Altera_UP_PS2_Data_In     ; work         ;
;          |beginscreen:u2|                               ; 3 (0)             ; 0 (0)        ; 691200            ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|beginscreen:u2                                                                                ; beginscreen               ; work         ;
;             |altsyncram:altsyncram_component|           ; 3 (0)             ; 0 (0)        ; 691200            ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component                                                ; altsyncram                ; work         ;
;                |altsyncram_5nh1:auto_generated|         ; 3 (0)             ; 0 (0)        ; 691200            ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component|altsyncram_5nh1:auto_generated                 ; altsyncram_5nh1           ; work         ;
;                   |mux_8hb:mux2|                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component|altsyncram_5nh1:auto_generated|mux_8hb:mux2    ; mux_8hb                   ; work         ;
;          |draw:u4|                                      ; 20 (0)            ; 4 (0)        ; 691200            ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|draw:u4                                                                                       ; draw                      ; work         ;
;             |altsyncram:altsyncram_component|           ; 20 (0)            ; 4 (0)        ; 691200            ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component                                                       ; altsyncram                ; work         ;
;                |altsyncram_kvp1:auto_generated|         ; 20 (0)            ; 4 (4)        ; 691200            ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component|altsyncram_kvp1:auto_generated                        ; altsyncram_kvp1           ; work         ;
;                   |decode_g2a:rden_decode|              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component|altsyncram_kvp1:auto_generated|decode_g2a:rden_decode ; decode_g2a                ; work         ;
;                   |decode_nma:decode3|                  ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component|altsyncram_kvp1:auto_generated|decode_nma:decode3     ; decode_nma                ; work         ;
;          |star:u1|                                      ; 0 (0)             ; 0 (0)        ; 691200            ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|star:u1                                                                                       ; star                      ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 691200            ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component                                                       ; altsyncram                ; work         ;
;                |altsyncram_4nh1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 691200            ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component|altsyncram_4nh1:auto_generated                        ; altsyncram_4nh1           ; work         ;
;          |vga_address_translator:a1|                    ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|part2:p2|datapath:d0|vga_address_translator:a1                                                                     ; vga_address_translator    ; work         ;
;    |vga_adapter:VGA|                                    ; 112 (2)           ; 34 (0)       ; 691200            ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA                                                                                                    ; vga_adapter               ; work         ;
;       |altsyncram:VideoMemory|                          ; 56 (0)            ; 8 (0)        ; 691200            ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory                                                                             ; altsyncram                ; work         ;
;          |altsyncram_99m1:auto_generated|               ; 56 (0)            ; 8 (8)        ; 691200            ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_99m1:auto_generated                                              ; altsyncram_99m1           ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_99m1:auto_generated|decode_g2a:rden_decode_b                     ; decode_g2a                ; work         ;
;             |decode_nma:decode2|                        ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_99m1:auto_generated|decode_nma:decode2                           ; decode_nma                ; work         ;
;             |mux_8hb:mux3|                              ; 36 (36)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_99m1:auto_generated|mux_8hb:mux3                                 ; mux_8hb                   ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_address_translator:user_input_translator                                                       ; vga_address_translator    ; work         ;
;       |vga_controller:controller|                       ; 43 (32)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_controller:controller                                                                          ; vga_controller            ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                             ; vga_address_translator    ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_pll:mypll                                                                                      ; vga_pll                   ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                              ; altpll                    ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |finalproject|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                    ; altpll_80u                ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; Name                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                         ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component|altsyncram_5nh1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 76800        ; 9            ; --           ; --           ; 691200 ; W:/ECE241/project/start.mif ;
; part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component|altsyncram_kvp1:auto_generated|ALTSYNCRAM        ; AUTO ; Single Port      ; 76800        ; 9            ; --           ; --           ; 691200 ; W:/ECE241/project/stars.mif ;
; part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component|altsyncram_4nh1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 76800        ; 9            ; --           ; --           ; 691200 ; W:/ECE241/project/stars.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_99m1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 76800        ; 9            ; 76800        ; 9            ; 691200 ; start.mif                   ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary           ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Independent 9x9                          ; 9           ;
; Independent 18x18 plus 36                ; 1           ;
; Total number of DSP blocks               ; 10          ;
;                                          ;             ;
; Fixed Point Unsigned Multiplier          ; 10          ;
; Fixed Point Dedicated Output Accumulator ; 1           ;
+------------------------------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                 ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |finalproject|part2:p2|control:c0|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------+---------------------------------+-----------------------------+---------------------+--------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+--------------------------+---------------------------+-----------------------+------------------------+-----------------------+----------------------+----------------------------+----------------------------+----------------------+
; Name                            ; current_state.S_LOAD_END ; current_state.S_RESET_COUNT_END ; current_state.S_RESET_COUNT ; current_state.S_END ; current_state.S_DRAW_ALL ; current_state.S_DRAW8 ; current_state.S_DRAW7 ; current_state.S_DRAW6 ; current_state.S_DRAW5 ; current_state.S_DRAW4 ; current_state.S_DRAW3 ; current_state.S_DRAW2 ; current_state.S_DRAW1 ; current_state.S_DRAW_YOU ; current_state.S_RESETWAIT ; current_state.S_RESET ; current_state.S_UPDATE ; current_state.S_ERASE ; current_state.S_DRAW ; current_state.S_DRAW_START ; current_state.S_LOAD_START ; current_state.000000 ;
+---------------------------------+--------------------------+---------------------------------+-----------------------------+---------------------+--------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+--------------------------+---------------------------+-----------------------+------------------------+-----------------------+----------------------+----------------------------+----------------------------+----------------------+
; current_state.000000            ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 0                    ;
; current_state.S_LOAD_START      ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 1                          ; 1                    ;
; current_state.S_DRAW_START      ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 1                          ; 0                          ; 1                    ;
; current_state.S_DRAW            ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 1                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_ERASE           ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 1                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_UPDATE          ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 1                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_RESET           ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 1                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_RESETWAIT       ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 1                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_DRAW_YOU        ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_DRAW1           ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_DRAW2           ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_DRAW3           ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_DRAW4           ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_DRAW5           ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_DRAW6           ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_DRAW7           ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_DRAW8           ; 0                        ; 0                               ; 0                           ; 0                   ; 0                        ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_DRAW_ALL        ; 0                        ; 0                               ; 0                           ; 0                   ; 1                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_END             ; 0                        ; 0                               ; 0                           ; 1                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_RESET_COUNT     ; 0                        ; 0                               ; 1                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_RESET_COUNT_END ; 0                        ; 1                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
; current_state.S_LOAD_END        ; 1                        ; 0                               ; 0                           ; 0                   ; 0                        ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                     ; 0                      ; 0                     ; 0                    ; 0                          ; 0                          ; 1                    ;
+---------------------------------+--------------------------+---------------------------------+-----------------------------+---------------------+--------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+--------------------------+---------------------------+-----------------------+------------------------+-----------------------+----------------------+----------------------------+----------------------------+----------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; part2:p2|control:c0|reset_en                       ; GND                 ; yes                    ;
; part2:p2|datapath:d0|en                            ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                      ; Reason for Removal                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; part2:p2|datapath:d0|size[2..6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size[1]                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size[0]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size1[0,3..6]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size2[0,1,4..6]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size3[4..6]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size3[3]                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size3[0..2]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size4[4..6]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size4[3]                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size4[0..2]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size5[5,6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size5[4]                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size5[0..3]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size6[5,6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size6[4]                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size6[0..3]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size7[6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size7[5]                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size7[0..4]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size8[6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size8[5]                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size8[0..4]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|led                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|PS2_Controller:PS2|idle_counter[0..7]                                                                         ; Lost fanout                                                                                                              ;
; part2:p2|datapath:d0|size2[3]                                                                                                      ; Merged with part2:p2|datapath:d0|size1[2]                                                                                ;
; part2:p2|datapath:d0|size2[2]                                                                                                      ; Merged with part2:p2|datapath:d0|size1[1]                                                                                ;
; part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component|altsyncram_4nh1:auto_generated|address_reg_a[3]                       ; Merged with part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component|altsyncram_kvp1:auto_generated|address_reg_a[3] ;
; part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component|altsyncram_5nh1:auto_generated|address_reg_a[3]                ; Merged with part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component|altsyncram_kvp1:auto_generated|address_reg_a[3] ;
; part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component|altsyncram_4nh1:auto_generated|address_reg_a[2]                       ; Merged with part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component|altsyncram_kvp1:auto_generated|address_reg_a[2] ;
; part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component|altsyncram_5nh1:auto_generated|address_reg_a[2]                ; Merged with part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component|altsyncram_kvp1:auto_generated|address_reg_a[2] ;
; part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component|altsyncram_4nh1:auto_generated|address_reg_a[1]                       ; Merged with part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component|altsyncram_kvp1:auto_generated|address_reg_a[1] ;
; part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component|altsyncram_5nh1:auto_generated|address_reg_a[1]                ; Merged with part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component|altsyncram_kvp1:auto_generated|address_reg_a[1] ;
; part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component|altsyncram_4nh1:auto_generated|address_reg_a[0]                       ; Merged with part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component|altsyncram_kvp1:auto_generated|address_reg_a[0] ;
; part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component|altsyncram_5nh1:auto_generated|address_reg_a[0]                ; Merged with part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component|altsyncram_kvp1:auto_generated|address_reg_a[0] ;
; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[2..4,6,7]                            ; Merged with part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]             ;
; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[5]                                   ; Merged with part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1]             ;
; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1]                                   ; Merged with part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]             ;
; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|size1[1]                                                                                                      ; Merged with part2:p2|datapath:d0|size1[2]                                                                                ;
; part2:p2|datapath:d0|PS2_Controller:PS2|s_ps2_transceiver~2                                                                        ; Lost fanout                                                                                                              ;
; part2:p2|datapath:d0|PS2_Controller:PS2|s_ps2_transceiver~3                                                                        ; Lost fanout                                                                                                              ;
; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                              ; Lost fanout                                                                                                              ;
; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                              ; Lost fanout                                                                                                              ;
; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                              ; Lost fanout                                                                                                              ;
; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                         ; Lost fanout                                                                                                              ;
; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                         ; Lost fanout                                                                                                              ;
; part2:p2|control:c0|current_state~2                                                                                                ; Lost fanout                                                                                                              ;
; part2:p2|control:c0|current_state~3                                                                                                ; Lost fanout                                                                                                              ;
; part2:p2|control:c0|current_state~4                                                                                                ; Lost fanout                                                                                                              ;
; part2:p2|control:c0|current_state~5                                                                                                ; Lost fanout                                                                                                              ;
; part2:p2|control:c0|current_state~6                                                                                                ; Lost fanout                                                                                                              ;
; part2:p2|control:c0|current_state~7                                                                                                ; Lost fanout                                                                                                              ;
; part2:p2|datapath:d0|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                 ; Lost fanout                                                                                                              ;
; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                    ; Lost fanout                                                                                                              ;
; part2:p2|datapath:d0|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE               ; Stuck at GND due to stuck port data_in                                                                                   ;
; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT   ; Lost fanout                                                                                                              ;
; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; Lost fanout                                                                                                              ;
; part2:p2|datapath:d0|size_you[0]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; Total Number of Removed Registers = 110                                                                                            ;                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                             ;
+-----------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; part2:p2|datapath:d0|PS2_Controller:PS2|idle_counter[3]                           ; Lost Fanouts              ; part2:p2|datapath:d0|PS2_Controller:PS2|idle_counter[4],                                                                           ;
;                                                                                   ;                           ; part2:p2|datapath:d0|PS2_Controller:PS2|idle_counter[5],                                                                           ;
;                                                                                   ;                           ; part2:p2|datapath:d0|PS2_Controller:PS2|idle_counter[6],                                                                           ;
;                                                                                   ;                           ; part2:p2|datapath:d0|PS2_Controller:PS2|idle_counter[7]                                                                            ;
; part2:p2|datapath:d0|PS2_Controller:PS2|s_ps2_transceiver~2                       ; Lost Fanouts              ; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                                   ;                           ; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                                   ;                           ; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                                   ;                           ; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; part2:p2|datapath:d0|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; Stuck at GND              ; part2:p2|datapath:d0|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                                   ; due to stuck port data_in ; part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
; part2:p2|datapath:d0|size6[6]                                                     ; Stuck at GND              ; part2:p2|datapath:d0|size_you[0]                                                                                                   ;
;                                                                                   ; due to stuck port data_in ;                                                                                                                                    ;
+-----------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 673   ;
; Number of registers using Synchronous Clear  ; 372   ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 477   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; part2:p2|datapath:d0|size_you[2]        ; 30      ;
; part2:p2|datapath:d0|x_you_prev_out[4]  ; 37      ;
; part2:p2|datapath:d0|x_you_prev_out[3]  ; 34      ;
; part2:p2|datapath:d0|x_you_prev_out[2]  ; 25      ;
; part2:p2|datapath:d0|x_you_prev_out[1]  ; 21      ;
; part2:p2|datapath:d0|x_you_prev_out[7]  ; 36      ;
; part2:p2|datapath:d0|y_you_prev_out[4]  ; 30      ;
; part2:p2|datapath:d0|y_you_prev_out[2]  ; 21      ;
; part2:p2|datapath:d0|y_you_prev_out[1]  ; 20      ;
; part2:p2|datapath:d0|y_you_prev_out[6]  ; 32      ;
; part2:p2|datapath:d0|y_you_prev_out[5]  ; 28      ;
; part2:p2|datapath:d0|size1[2]           ; 53      ;
; part2:p2|datapath:d0|b30x[26]           ; 15      ;
; part2:p2|datapath:d0|b30x[21]           ; 35      ;
; part2:p2|datapath:d0|b30x[24]           ; 22      ;
; part2:p2|datapath:d0|b30y[26]           ; 12      ;
; part2:p2|datapath:d0|b30y[24]           ; 22      ;
; part2:p2|datapath:d0|b30y[27]           ; 10      ;
; part2:p2|datapath:d0|b30y[28]           ; 7       ;
; part2:p2|datapath:d0|b30x[16]           ; 16      ;
; part2:p2|datapath:d0|b30x[15]           ; 12      ;
; part2:p2|datapath:d0|b30y[18]           ; 20      ;
; part2:p2|datapath:d0|b30y[19]           ; 23      ;
; part2:p2|datapath:d0|b30y[16]           ; 13      ;
; part2:p2|datapath:d0|b30y[15]           ; 9       ;
; part2:p2|datapath:d0|b30y[0]            ; 1       ;
; part2:p2|datapath:d0|b30y[13]           ; 2       ;
; part2:p2|datapath:d0|b30x[2]            ; 1       ;
; part2:p2|datapath:d0|b30y[2]            ; 1       ;
; part2:p2|datapath:d0|b30x[4]            ; 1       ;
; part2:p2|datapath:d0|b30y[5]            ; 1       ;
; part2:p2|datapath:d0|b30x[6]            ; 1       ;
; part2:p2|datapath:d0|b30y[7]            ; 1       ;
; part2:p2|datapath:d0|b30x[8]            ; 1       ;
; part2:p2|datapath:d0|b30x[9]            ; 1       ;
; part2:p2|datapath:d0|b30y[9]            ; 1       ;
; part2:p2|datapath:d0|b30x[11]           ; 1       ;
; part2:p2|datapath:d0|b30y[11]           ; 1       ;
; part2:p2|datapath:d0|b30x[12]           ; 1       ;
; Total number of inverted registers = 39 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[3]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|score_count[3]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|ps2_last_data[3]                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[1]                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |finalproject|vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|x_you_count[4]                                                                           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[3]         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|y_you_count[6]                                                                           ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|x1_count[0]                                                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|x2_count[6]                                                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|x3_count[3]                                                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|x4_count[4]                                                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|x5_count[6]                                                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|x6_count[3]                                                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|x7_count[0]                                                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|x8_count[5]                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|y_prev_out[1]                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|y1_count[5]                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|y2_count[5]                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|y3_count[7]                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|y4_count[4]                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|y5_count[5]                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|y6_count[5]                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|y7_count[4]                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|y8_count[1]                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|x_prev_out[1]                                                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|y_prev_out[4]                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|y1_prev_out[1]                                                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|y2_prev_out[7]                                                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|y3_prev_out[6]                                                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|y4_prev_out[7]                                                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|y5_prev_out[7]                                                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|y6_prev_out[4]                                                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|y7_prev_out[1]                                                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|y8_prev_out[5]                                                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|x_prev_out[3]                                                                            ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|x1_prev_out[8]                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|x2_prev_out[8]                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|x3_prev_out[5]                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|x4_prev_out[2]                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|x5_prev_out[1]                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|x6_prev_out[1]                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|x7_prev_out[4]                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|x8_prev_out[8]                                                                           ;
; 8:1                ; 24 bits   ; 120 LEs       ; 24 LEs               ; 96 LEs                 ; Yes        ; |finalproject|part2:p2|control:c0|count[18]                                                                                 ;
; 11:1               ; 9 bits    ; 63 LEs        ; 54 LEs               ; 9 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|color_out[4]                                                                             ;
; 7:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|x_count[0]                                                                               ;
; 12:1               ; 16 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |finalproject|part2:p2|datapath:d0|score[10]                                                                                ;
; 13:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|y_count[3]                                                                               ;
; 23:1               ; 8 bits    ; 120 LEs       ; 64 LEs               ; 56 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|y_out[7]                                                                                 ;
; 23:1               ; 9 bits    ; 135 LEs       ; 72 LEs               ; 63 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|x_out[0]                                                                                 ;
; 30:1               ; 3 bits    ; 60 LEs        ; 57 LEs               ; 3 LEs                  ; Yes        ; |finalproject|part2:p2|datapath:d0|draw[6]                                                                                  ;
; 20:1               ; 2 bits    ; 26 LEs        ; 8 LEs                ; 18 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|size_you[5]                                                                              ;
; 39:1               ; 6 bits    ; 156 LEs       ; 84 LEs               ; 72 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|draw[4]                                                                                  ;
; 31:1               ; 3 bits    ; 60 LEs        ; 18 LEs               ; 42 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|x_you_prev_out[6]                                                                        ;
; 22:1               ; 2 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; Yes        ; |finalproject|part2:p2|datapath:d0|y_you_prev_out[6]                                                                        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |finalproject|part2:p2|control:c0|current_state                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |finalproject|part2:p2|datapath:d0|x_you_prev_out                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |finalproject|part2:p2|datapath:d0|x_you_prev_out                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |finalproject|part2:p2|datapath:d0|y_you_prev_out                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |finalproject|part2:p2|datapath:d0|y_you_prev_out                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |finalproject|part2:p2|datapath:d0|y_you_prev_out                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |finalproject|part2:p2|datapath:d0|y_you_prev_out                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |finalproject|part2:p2|datapath:d0|x_you_prev_out                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |finalproject|part2:p2|datapath:d0|x_you_prev_out                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |finalproject|part2:p2|datapath:d0|x_you_prev_out                                                                           ;
; 9:1                ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_99m1:auto_generated|mux_8hb:mux3|l4_w5_n0_mux_dataout       ;
; 10:1               ; 34 bits   ; 204 LEs       ; 204 LEs              ; 0 LEs                  ; No         ; |finalproject|part2:p2|datapath:d0|Add38                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_99m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component|altsyncram_4nh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component|altsyncram_5nh1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component|altsyncram_kvp1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 320x240   ; String                 ;
; BACKGROUND_IMAGE        ; start.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 9                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 9                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; start.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_99m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:p2|datapath:d0|PS2_Controller:PS2 ;
+------------------+-------+-----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                      ;
+------------------+-------+-----------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                            ;
+------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                     ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                     ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                    ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                     ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                     ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                    ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                     ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                     ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                    ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                    ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                    ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                    ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                    ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                    ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                    ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                    ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:p2|datapath:d0|vga_address_translator:a1 ;
+----------------+---------+------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                             ;
+----------------+---------+------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                           ;
+----------------+---------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+----------------------------------------+
; Parameter Name                     ; Value                       ; Type                                   ;
+------------------------------------+-----------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                ;
; WIDTH_A                            ; 9                           ; Signed Integer                         ;
; WIDTHAD_A                          ; 17                          ; Signed Integer                         ;
; NUMWORDS_A                         ; 76800                       ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                ;
; WIDTH_B                            ; 1                           ; Untyped                                ;
; WIDTHAD_B                          ; 1                           ; Untyped                                ;
; NUMWORDS_B                         ; 1                           ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                ;
; BYTE_SIZE                          ; 8                           ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                ;
; INIT_FILE                          ; W:/ECE241/project/stars.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_4nh1             ; Untyped                                ;
+------------------------------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                          ;
+------------------------------------+-----------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                       ;
; WIDTH_A                            ; 9                           ; Signed Integer                                ;
; WIDTHAD_A                          ; 17                          ; Signed Integer                                ;
; NUMWORDS_A                         ; 76800                       ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                       ;
; WIDTH_B                            ; 1                           ; Untyped                                       ;
; WIDTHAD_B                          ; 1                           ; Untyped                                       ;
; NUMWORDS_B                         ; 1                           ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                       ;
; BYTE_SIZE                          ; 8                           ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                       ;
; INIT_FILE                          ; W:/ECE241/project/start.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_5nh1             ; Untyped                                       ;
+------------------------------------+-----------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+----------------------------------------+
; Parameter Name                     ; Value                       ; Type                                   ;
+------------------------------------+-----------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                ;
; WIDTH_A                            ; 9                           ; Signed Integer                         ;
; WIDTHAD_A                          ; 17                          ; Signed Integer                         ;
; NUMWORDS_A                         ; 76800                       ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                ;
; WIDTH_B                            ; 1                           ; Untyped                                ;
; WIDTHAD_B                          ; 1                           ; Untyped                                ;
; NUMWORDS_B                         ; 1                           ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                ;
; BYTE_SIZE                          ; 8                           ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                ;
; INIT_FILE                          ; W:/ECE241/project/stars.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_kvp1             ; Untyped                                ;
+------------------------------------+-----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                   ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 9                                                                   ;
;     -- NUMWORDS_A                         ; 76800                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 9                                                                   ;
;     -- NUMWORDS_B                         ; 76800                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 9                                                                   ;
;     -- NUMWORDS_A                         ; 76800                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 9                                                                   ;
;     -- NUMWORDS_A                         ; 76800                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 9                                                                   ;
;     -- NUMWORDS_A                         ; 76800                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2|datapath:d0|PS2_Controller:PS2"                                                                                                                              ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PS2_CLK                       ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; PS2_DAT                       ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part2:p2"                                                                                                                                     ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; color ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "color[8..6]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 673                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 183                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 276                         ;
;     ENA SCLR SLD      ; 8                           ;
;     SCLR              ; 68                          ;
;     plain             ; 118                         ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 3148                        ;
;     arith             ; 781                         ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 514                         ;
;         2 data inputs ; 256                         ;
;         5 data inputs ; 3                           ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 2009                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 219                         ;
;         3 data inputs ; 99                          ;
;         4 data inputs ; 412                         ;
;         5 data inputs ; 542                         ;
;         6 data inputs ; 708                         ;
;     shared            ; 349                         ;
;         0 data inputs ; 35                          ;
;         1 data inputs ; 49                          ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 230                         ;
; arriav_mac            ; 10                          ;
; boundary_port         ; 89                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 360                         ;
;                       ;                             ;
; Max LUT depth         ; 9.70                        ;
; Average LUT depth     ; 5.11                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Mon Nov 28 14:21:46 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file star.v
    Info (12023): Found entity 1: star File: W:/ECE241/project/star.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file beginscreen.v
    Info (12023): Found entity 1: beginscreen File: W:/ECE241/project/beginscreen.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: W:/ECE241/project/PS2_Controller/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: W:/ECE241/project/PS2_Controller/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: W:/ECE241/project/PS2_Controller/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /ece241/lab7/bouncer/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: W:/ECE241/lab7/bouncer/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /ece241/lab7/bouncer/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: W:/ECE241/lab7/bouncer/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /ece241/lab7/bouncer/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: W:/ECE241/lab7/bouncer/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /ece241/lab7/bouncer/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: W:/ECE241/lab7/bouncer/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 5 design units, including 5 entities, in source file finalproject.v
    Info (12023): Found entity 1: finalproject File: W:/ECE241/project/finalproject.v Line: 1
    Info (12023): Found entity 2: part2 File: W:/ECE241/project/finalproject.v Line: 117
    Info (12023): Found entity 3: control File: W:/ECE241/project/finalproject.v Line: 280
    Info (12023): Found entity 4: datapath File: W:/ECE241/project/finalproject.v Line: 630
    Info (12023): Found entity 5: hex_decoder File: W:/ECE241/project/finalproject.v Line: 3277
Info (12021): Found 1 design units, including 1 entities, in source file draw.v
    Info (12023): Found entity 1: draw File: W:/ECE241/project/draw.v Line: 40
Info (12127): Elaborating entity "finalproject" for the top level hierarchy
Warning (10034): Output port "LEDR[9..2]" at finalproject.v(29) has no driver File: W:/ECE241/project/finalproject.v Line: 29
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: W:/ECE241/project/finalproject.v Line: 78
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: W:/ECE241/lab7/bouncer/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/ECE241/lab7/bouncer/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/ECE241/lab7/bouncer/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: W:/ECE241/lab7/bouncer/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "start.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_99m1.tdf
    Info (12023): Found entity 1: altsyncram_99m1 File: W:/ECE241/project/db/altsyncram_99m1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_99m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_99m1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: W:/ECE241/project/db/decode_nma.tdf Line: 23
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_99m1:auto_generated|decode_nma:decode2" File: W:/ECE241/project/db/altsyncram_99m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: W:/ECE241/project/db/decode_g2a.tdf Line: 23
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_99m1:auto_generated|decode_g2a:rden_decode_b" File: W:/ECE241/project/db/altsyncram_99m1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: W:/ECE241/project/db/mux_8hb.tdf Line: 23
Info (12128): Elaborating entity "mux_8hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_99m1:auto_generated|mux_8hb:mux3" File: W:/ECE241/project/db/altsyncram_99m1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: W:/ECE241/lab7/bouncer/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/ECE241/lab7/bouncer/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/ECE241/lab7/bouncer/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: W:/ECE241/lab7/bouncer/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: W:/ECE241/project/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: W:/ECE241/lab7/bouncer/vga_adapter/vga_adapter.v Line: 252
Info (12128): Elaborating entity "part2" for hierarchy "part2:p2" File: W:/ECE241/project/finalproject.v Line: 103
Info (12128): Elaborating entity "control" for hierarchy "part2:p2|control:c0" File: W:/ECE241/project/finalproject.v Line: 209
Warning (10230): Verilog HDL assignment warning at finalproject.v(387): truncated value with size 32 to match size of target (24) File: W:/ECE241/project/finalproject.v Line: 387
Warning (10230): Verilog HDL assignment warning at finalproject.v(389): truncated value with size 32 to match size of target (24) File: W:/ECE241/project/finalproject.v Line: 389
Warning (10270): Verilog HDL Case Statement warning at finalproject.v(505): incomplete case statement has no default case item File: W:/ECE241/project/finalproject.v Line: 505
Info (10264): Verilog HDL Case Statement information at finalproject.v(505): all case item expressions in this case statement are onehot File: W:/ECE241/project/finalproject.v Line: 505
Warning (10240): Verilog HDL Always Construct warning at finalproject.v(602): inferring latch(es) for variable "reset_en", which holds its previous value in one or more paths through the always construct File: W:/ECE241/project/finalproject.v Line: 602
Info (10041): Inferred latch for "reset_en" at finalproject.v(605) File: W:/ECE241/project/finalproject.v Line: 605
Info (12128): Elaborating entity "datapath" for hierarchy "part2:p2|datapath:d0" File: W:/ECE241/project/finalproject.v Line: 273
Warning (10240): Verilog HDL Always Construct warning at finalproject.v(789): inferring latch(es) for variable "en", which holds its previous value in one or more paths through the always construct File: W:/ECE241/project/finalproject.v Line: 789
Warning (10230): Verilog HDL assignment warning at finalproject.v(831): truncated value with size 5 to match size of target (4) File: W:/ECE241/project/finalproject.v Line: 831
Warning (10230): Verilog HDL assignment warning at finalproject.v(872): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 872
Warning (10230): Verilog HDL assignment warning at finalproject.v(883): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 883
Warning (10230): Verilog HDL assignment warning at finalproject.v(898): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 898
Warning (10230): Verilog HDL assignment warning at finalproject.v(907): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 907
Warning (10230): Verilog HDL assignment warning at finalproject.v(922): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 922
Warning (10230): Verilog HDL assignment warning at finalproject.v(931): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 931
Warning (10230): Verilog HDL assignment warning at finalproject.v(940): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 940
Warning (10230): Verilog HDL assignment warning at finalproject.v(944): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 944
Warning (10230): Verilog HDL assignment warning at finalproject.v(950): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 950
Warning (10230): Verilog HDL assignment warning at finalproject.v(954): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 954
Warning (10230): Verilog HDL assignment warning at finalproject.v(960): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 960
Warning (10230): Verilog HDL assignment warning at finalproject.v(964): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 964
Warning (10230): Verilog HDL assignment warning at finalproject.v(969): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 969
Warning (10230): Verilog HDL assignment warning at finalproject.v(973): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 973
Warning (10230): Verilog HDL assignment warning at finalproject.v(978): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 978
Warning (10230): Verilog HDL assignment warning at finalproject.v(982): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 982
Warning (10230): Verilog HDL assignment warning at finalproject.v(987): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 987
Warning (10230): Verilog HDL assignment warning at finalproject.v(991): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 991
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable x_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable y_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable x1_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable y1_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable x2_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable y2_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable x3_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable y3_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable x4_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable y4_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable x5_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable y5_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable x6_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable y6_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable x7_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable y7_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable x8_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10855): Verilog HDL warning at finalproject.v(826): initial value for variable y8_prev_out should be constant File: W:/ECE241/project/finalproject.v Line: 826
Warning (10230): Verilog HDL assignment warning at finalproject.v(1051): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1051
Warning (10230): Verilog HDL assignment warning at finalproject.v(1054): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1054
Warning (10230): Verilog HDL assignment warning at finalproject.v(1067): truncated value with size 5 to match size of target (4) File: W:/ECE241/project/finalproject.v Line: 1067
Warning (10230): Verilog HDL assignment warning at finalproject.v(1145): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1145
Warning (10230): Verilog HDL assignment warning at finalproject.v(1156): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1156
Warning (10230): Verilog HDL assignment warning at finalproject.v(1171): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1171
Warning (10230): Verilog HDL assignment warning at finalproject.v(1180): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1180
Warning (10230): Verilog HDL assignment warning at finalproject.v(1195): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1195
Warning (10230): Verilog HDL assignment warning at finalproject.v(1204): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1204
Warning (10230): Verilog HDL assignment warning at finalproject.v(1213): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1213
Warning (10230): Verilog HDL assignment warning at finalproject.v(1217): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1217
Warning (10230): Verilog HDL assignment warning at finalproject.v(1223): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1223
Warning (10230): Verilog HDL assignment warning at finalproject.v(1227): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1227
Warning (10230): Verilog HDL assignment warning at finalproject.v(1233): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1233
Warning (10230): Verilog HDL assignment warning at finalproject.v(1237): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1237
Warning (10230): Verilog HDL assignment warning at finalproject.v(1242): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1242
Warning (10230): Verilog HDL assignment warning at finalproject.v(1246): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1246
Warning (10230): Verilog HDL assignment warning at finalproject.v(1251): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1251
Warning (10230): Verilog HDL assignment warning at finalproject.v(1255): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1255
Warning (10230): Verilog HDL assignment warning at finalproject.v(1260): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1260
Warning (10230): Verilog HDL assignment warning at finalproject.v(1264): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1264
Warning (10230): Verilog HDL assignment warning at finalproject.v(1301): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1301
Warning (10230): Verilog HDL assignment warning at finalproject.v(1305): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1305
Warning (10230): Verilog HDL assignment warning at finalproject.v(1327): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1327
Warning (10230): Verilog HDL assignment warning at finalproject.v(1331): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1331
Warning (10230): Verilog HDL assignment warning at finalproject.v(1357): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1357
Warning (10230): Verilog HDL assignment warning at finalproject.v(1361): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1361
Warning (10230): Verilog HDL assignment warning at finalproject.v(1384): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1384
Warning (10230): Verilog HDL assignment warning at finalproject.v(1388): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1388
Warning (10230): Verilog HDL assignment warning at finalproject.v(1411): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1411
Warning (10230): Verilog HDL assignment warning at finalproject.v(1415): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1415
Warning (10230): Verilog HDL assignment warning at finalproject.v(1437): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1437
Warning (10230): Verilog HDL assignment warning at finalproject.v(1441): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1441
Warning (10230): Verilog HDL assignment warning at finalproject.v(1463): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1463
Warning (10230): Verilog HDL assignment warning at finalproject.v(1467): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1467
Warning (10230): Verilog HDL assignment warning at finalproject.v(1491): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1491
Warning (10230): Verilog HDL assignment warning at finalproject.v(1495): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1495
Warning (10230): Verilog HDL assignment warning at finalproject.v(1519): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1519
Warning (10230): Verilog HDL assignment warning at finalproject.v(1523): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1523
Warning (10230): Verilog HDL assignment warning at finalproject.v(1549): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1549
Warning (10230): Verilog HDL assignment warning at finalproject.v(1553): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1553
Warning (10230): Verilog HDL assignment warning at finalproject.v(1574): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1574
Warning (10230): Verilog HDL assignment warning at finalproject.v(1577): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1577
Warning (10230): Verilog HDL assignment warning at finalproject.v(1606): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1606
Warning (10230): Verilog HDL assignment warning at finalproject.v(1609): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1609
Warning (10230): Verilog HDL assignment warning at finalproject.v(1625): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1625
Warning (10230): Verilog HDL assignment warning at finalproject.v(1628): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1628
Warning (10230): Verilog HDL assignment warning at finalproject.v(1651): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1651
Warning (10230): Verilog HDL assignment warning at finalproject.v(1654): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1654
Warning (10230): Verilog HDL assignment warning at finalproject.v(1674): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1674
Warning (10230): Verilog HDL assignment warning at finalproject.v(1677): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1677
Warning (10230): Verilog HDL assignment warning at finalproject.v(1698): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1698
Warning (10230): Verilog HDL assignment warning at finalproject.v(1701): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1701
Warning (10230): Verilog HDL assignment warning at finalproject.v(1723): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1723
Warning (10230): Verilog HDL assignment warning at finalproject.v(1726): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1726
Warning (10230): Verilog HDL assignment warning at finalproject.v(1749): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1749
Warning (10230): Verilog HDL assignment warning at finalproject.v(1752): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1752
Warning (10230): Verilog HDL assignment warning at finalproject.v(1774): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1774
Warning (10230): Verilog HDL assignment warning at finalproject.v(1777): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1777
Warning (10230): Verilog HDL assignment warning at finalproject.v(1798): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1798
Warning (10230): Verilog HDL assignment warning at finalproject.v(1801): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1801
Warning (10230): Verilog HDL assignment warning at finalproject.v(1822): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1822
Warning (10230): Verilog HDL assignment warning at finalproject.v(1825): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1825
Warning (10230): Verilog HDL assignment warning at finalproject.v(1863): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1863
Warning (10230): Verilog HDL assignment warning at finalproject.v(1867): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1867
Warning (10230): Verilog HDL assignment warning at finalproject.v(1871): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1871
Warning (10230): Verilog HDL assignment warning at finalproject.v(1875): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1875
Warning (10230): Verilog HDL assignment warning at finalproject.v(1890): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1890
Warning (10230): Verilog HDL assignment warning at finalproject.v(1893): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1893
Warning (10230): Verilog HDL assignment warning at finalproject.v(1913): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1913
Warning (10230): Verilog HDL assignment warning at finalproject.v(1917): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1917
Warning (10230): Verilog HDL assignment warning at finalproject.v(1921): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1921
Warning (10230): Verilog HDL assignment warning at finalproject.v(1925): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1925
Warning (10230): Verilog HDL assignment warning at finalproject.v(1934): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1934
Warning (10230): Verilog HDL assignment warning at finalproject.v(1937): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1937
Warning (10230): Verilog HDL assignment warning at finalproject.v(1957): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1957
Warning (10230): Verilog HDL assignment warning at finalproject.v(1961): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1961
Warning (10230): Verilog HDL assignment warning at finalproject.v(1965): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1965
Warning (10230): Verilog HDL assignment warning at finalproject.v(1969): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 1969
Warning (10230): Verilog HDL assignment warning at finalproject.v(1978): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1978
Warning (10230): Verilog HDL assignment warning at finalproject.v(1981): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 1981
Warning (10230): Verilog HDL assignment warning at finalproject.v(2003): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2003
Warning (10230): Verilog HDL assignment warning at finalproject.v(2007): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 2007
Warning (10230): Verilog HDL assignment warning at finalproject.v(2011): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2011
Warning (10230): Verilog HDL assignment warning at finalproject.v(2015): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 2015
Warning (10230): Verilog HDL assignment warning at finalproject.v(2024): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2024
Warning (10230): Verilog HDL assignment warning at finalproject.v(2027): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2027
Warning (10230): Verilog HDL assignment warning at finalproject.v(2049): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2049
Warning (10230): Verilog HDL assignment warning at finalproject.v(2053): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 2053
Warning (10230): Verilog HDL assignment warning at finalproject.v(2057): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2057
Warning (10230): Verilog HDL assignment warning at finalproject.v(2061): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 2061
Warning (10230): Verilog HDL assignment warning at finalproject.v(2070): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2070
Warning (10230): Verilog HDL assignment warning at finalproject.v(2073): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2073
Warning (10230): Verilog HDL assignment warning at finalproject.v(2094): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2094
Warning (10230): Verilog HDL assignment warning at finalproject.v(2098): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 2098
Warning (10230): Verilog HDL assignment warning at finalproject.v(2102): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2102
Warning (10230): Verilog HDL assignment warning at finalproject.v(2106): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 2106
Warning (10230): Verilog HDL assignment warning at finalproject.v(2115): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2115
Warning (10230): Verilog HDL assignment warning at finalproject.v(2118): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2118
Warning (10230): Verilog HDL assignment warning at finalproject.v(2139): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2139
Warning (10230): Verilog HDL assignment warning at finalproject.v(2143): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 2143
Warning (10230): Verilog HDL assignment warning at finalproject.v(2147): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2147
Warning (10230): Verilog HDL assignment warning at finalproject.v(2151): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 2151
Warning (10230): Verilog HDL assignment warning at finalproject.v(2160): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2160
Warning (10230): Verilog HDL assignment warning at finalproject.v(2163): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2163
Warning (10230): Verilog HDL assignment warning at finalproject.v(2186): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2186
Warning (10230): Verilog HDL assignment warning at finalproject.v(2190): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 2190
Warning (10230): Verilog HDL assignment warning at finalproject.v(2194): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2194
Warning (10230): Verilog HDL assignment warning at finalproject.v(2198): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 2198
Warning (10230): Verilog HDL assignment warning at finalproject.v(2207): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2207
Warning (10230): Verilog HDL assignment warning at finalproject.v(2210): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2210
Warning (10230): Verilog HDL assignment warning at finalproject.v(2232): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2232
Warning (10230): Verilog HDL assignment warning at finalproject.v(2236): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 2236
Warning (10230): Verilog HDL assignment warning at finalproject.v(2240): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2240
Warning (10230): Verilog HDL assignment warning at finalproject.v(2244): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 2244
Warning (10230): Verilog HDL assignment warning at finalproject.v(2253): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2253
Warning (10230): Verilog HDL assignment warning at finalproject.v(2256): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2256
Warning (10230): Verilog HDL assignment warning at finalproject.v(2278): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2278
Warning (10230): Verilog HDL assignment warning at finalproject.v(2282): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 2282
Warning (10230): Verilog HDL assignment warning at finalproject.v(2286): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 2286
Warning (10230): Verilog HDL assignment warning at finalproject.v(2290): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 2290
Warning (10230): Verilog HDL assignment warning at finalproject.v(2296): truncated value with size 32 to match size of target (4) File: W:/ECE241/project/finalproject.v Line: 2296
Warning (10230): Verilog HDL assignment warning at finalproject.v(2298): truncated value with size 32 to match size of target (16) File: W:/ECE241/project/finalproject.v Line: 2298
Warning (10230): Verilog HDL assignment warning at finalproject.v(2394): truncated value with size 32 to match size of target (16) File: W:/ECE241/project/finalproject.v Line: 2394
Warning (10230): Verilog HDL assignment warning at finalproject.v(2500): truncated value with size 32 to match size of target (16) File: W:/ECE241/project/finalproject.v Line: 2500
Warning (10230): Verilog HDL assignment warning at finalproject.v(2602): truncated value with size 32 to match size of target (16) File: W:/ECE241/project/finalproject.v Line: 2602
Warning (10230): Verilog HDL assignment warning at finalproject.v(2705): truncated value with size 32 to match size of target (16) File: W:/ECE241/project/finalproject.v Line: 2705
Warning (10230): Verilog HDL assignment warning at finalproject.v(2810): truncated value with size 32 to match size of target (16) File: W:/ECE241/project/finalproject.v Line: 2810
Warning (10230): Verilog HDL assignment warning at finalproject.v(2915): truncated value with size 32 to match size of target (16) File: W:/ECE241/project/finalproject.v Line: 2915
Warning (10230): Verilog HDL assignment warning at finalproject.v(3019): truncated value with size 32 to match size of target (16) File: W:/ECE241/project/finalproject.v Line: 3019
Warning (10230): Verilog HDL assignment warning at finalproject.v(3122): truncated value with size 32 to match size of target (16) File: W:/ECE241/project/finalproject.v Line: 3122
Warning (10230): Verilog HDL assignment warning at finalproject.v(3225): truncated value with size 32 to match size of target (16) File: W:/ECE241/project/finalproject.v Line: 3225
Warning (10230): Verilog HDL assignment warning at finalproject.v(3255): truncated value with size 32 to match size of target (9) File: W:/ECE241/project/finalproject.v Line: 3255
Warning (10230): Verilog HDL assignment warning at finalproject.v(3258): truncated value with size 32 to match size of target (8) File: W:/ECE241/project/finalproject.v Line: 3258
Info (10041): Inferred latch for "en" at finalproject.v(791) File: W:/ECE241/project/finalproject.v Line: 791
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "part2:p2|datapath:d0|PS2_Controller:PS2" File: W:/ECE241/project/finalproject.v Line: 782
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: W:/ECE241/project/PS2_Controller/PS2_Controller.v Line: 248
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "part2:p2|datapath:d0|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: W:/ECE241/project/PS2_Controller/PS2_Controller.v Line: 268
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "part2:p2|datapath:d0|vga_address_translator:a1" File: W:/ECE241/project/finalproject.v Line: 808
Info (12128): Elaborating entity "star" for hierarchy "part2:p2|datapath:d0|star:u1" File: W:/ECE241/project/finalproject.v Line: 812
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component" File: W:/ECE241/project/star.v Line: 82
Info (12130): Elaborated megafunction instantiation "part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component" File: W:/ECE241/project/star.v Line: 82
Info (12133): Instantiated megafunction "part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component" with the following parameter: File: W:/ECE241/project/star.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "W:/ECE241/project/stars.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4nh1.tdf
    Info (12023): Found entity 1: altsyncram_4nh1 File: W:/ECE241/project/db/altsyncram_4nh1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_4nh1" for hierarchy "part2:p2|datapath:d0|star:u1|altsyncram:altsyncram_component|altsyncram_4nh1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "beginscreen" for hierarchy "part2:p2|datapath:d0|beginscreen:u2" File: W:/ECE241/project/finalproject.v Line: 816
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component" File: W:/ECE241/project/beginscreen.v Line: 82
Info (12130): Elaborated megafunction instantiation "part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component" File: W:/ECE241/project/beginscreen.v Line: 82
Info (12133): Instantiated megafunction "part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component" with the following parameter: File: W:/ECE241/project/beginscreen.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "W:/ECE241/project/start.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5nh1.tdf
    Info (12023): Found entity 1: altsyncram_5nh1 File: W:/ECE241/project/db/altsyncram_5nh1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_5nh1" for hierarchy "part2:p2|datapath:d0|beginscreen:u2|altsyncram:altsyncram_component|altsyncram_5nh1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "draw" for hierarchy "part2:p2|datapath:d0|draw:u4" File: W:/ECE241/project/finalproject.v Line: 822
Info (12128): Elaborating entity "altsyncram" for hierarchy "part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component" File: W:/ECE241/project/draw.v Line: 86
Info (12130): Elaborated megafunction instantiation "part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component" File: W:/ECE241/project/draw.v Line: 86
Info (12133): Instantiated megafunction "part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component" with the following parameter: File: W:/ECE241/project/draw.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "W:/ECE241/project/stars.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvp1.tdf
    Info (12023): Found entity 1: altsyncram_kvp1 File: W:/ECE241/project/db/altsyncram_kvp1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_kvp1" for hierarchy "part2:p2|datapath:d0|draw:u4|altsyncram:altsyncram_component|altsyncram_kvp1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h3" File: W:/ECE241/project/finalproject.v Line: 105
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: W:/ECE241/project/finalproject.v Line: 29
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: W:/ECE241/project/finalproject.v Line: 29
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: W:/ECE241/project/finalproject.v Line: 29
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: W:/ECE241/project/finalproject.v Line: 29
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: W:/ECE241/project/finalproject.v Line: 29
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: W:/ECE241/project/finalproject.v Line: 29
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: W:/ECE241/project/finalproject.v Line: 29
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: W:/ECE241/project/finalproject.v Line: 29
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: W:/ECE241/project/finalproject.v Line: 29
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: W:/ECE241/project/finalproject.v Line: 35
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: W:/ECE241/project/finalproject.v Line: 36
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: W:/ECE241/project/finalproject.v Line: 37
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: W:/ECE241/project/finalproject.v Line: 38
Info (286030): Timing-Driven Synthesis is running
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: W:/ECE241/project/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: W:/ECE241/project/finalproject.v Line: 27
    Warning (15610): No output dependent on input pin "SW[0]" File: W:/ECE241/project/finalproject.v Line: 26
    Warning (15610): No output dependent on input pin "SW[1]" File: W:/ECE241/project/finalproject.v Line: 26
    Warning (15610): No output dependent on input pin "SW[2]" File: W:/ECE241/project/finalproject.v Line: 26
    Warning (15610): No output dependent on input pin "SW[3]" File: W:/ECE241/project/finalproject.v Line: 26
Info (21057): Implemented 3656 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 73 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 3196 logic cells
    Info (21064): Implemented 360 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 10 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 586 warnings
    Info: Peak virtual memory: 962 megabytes
    Info: Processing ended: Mon Nov 28 14:22:11 2016
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:35


