//Group 3-3 2019

module shifter16b (
  input alufn[6],
  input a[16],
  input b[16],
  
  output shift[16]      
  ) {

  always {
    shift = 16b0;
    
    case (alufn[1:0]) {
    
      b00: shift = a << b[3:0]; //Shift left 
      b01: shift = a >> b[3:0]; //Shift right
      b11: shift = $signed(a) >>> b[3:0]; //Shift right with sign extension
    
      default: shift = a;
    }
  }
}