

================================================================
== Vivado HLS Report for 'AXI_DMA_MASTER'
================================================================
* Date:           Sat Aug  1 10:34:25 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     18|       0|    422|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    235|
|Register         |        -|      -|     584|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     18|     584|    657|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      8|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |KER_bound_fu_129_p2                   |     *    |      3|  0|  20|          32|          32|
    |OFM_bound_fu_154_p2                   |     *    |      3|  0|  20|          32|          32|
    |tmp2_fu_119_p2                        |     *    |      3|  0|  20|          32|          32|
    |tmp3_fu_124_p2                        |     *    |      3|  0|  20|          32|          32|
    |tmp5_fu_110_p2                        |     *    |      3|  0|  20|          32|          32|
    |tmp6_fu_114_p2                        |     *    |      3|  0|  20|          32|          32|
    |i_12_fu_168_p2                        |     +    |      0|  0|  39|          32|           1|
    |i_2_fu_143_p2                         |     +    |      0|  0|  39|          32|           1|
    |tmp_123_fu_158_p2                     |     +    |      0|  0|  39|          32|           2|
    |tmp_124_fu_133_p2                     |     +    |      0|  0|  39|          32|           2|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp1_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_io                   |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_last_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_last_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |exitcond7_fu_163_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_fu_138_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |out_stream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_V_last_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_1_fu_149_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_last_fu_174_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_104_p2                       |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15                      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |     18|  0| 422|         506|         351|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  85|         17|    1|         17|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |   9|          2|    1|          2|
    |i1_reg_72                       |   9|          2|   32|         64|
    |i_reg_83                        |   9|          2|   32|         64|
    |in_stream_V_V_blk_n             |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |out_stream_V_data_V_1_data_out  |   9|          2|   32|         64|
    |out_stream_V_data_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_last_1_data_in     |  21|          4|    1|          4|
    |out_stream_V_last_1_data_out    |   9|          2|    1|          2|
    |out_stream_V_last_1_state       |  15|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 235|         49|  110|        241|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |KER_bound_reg_228                |  32|   0|   32|          0|
    |OFM_bound_reg_253                |  32|   0|   32|          0|
    |ap_CS_fsm                        |  16|   0|   16|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |exitcond7_reg_264                |   1|   0|    1|          0|
    |exitcond7_reg_264_pp1_iter1_reg  |   1|   0|    1|          0|
    |exitcond_reg_239                 |   1|   0|    1|          0|
    |exitcond_reg_239_pp0_iter1_reg   |   1|   0|    1|          0|
    |i1_reg_72                        |  32|   0|   32|          0|
    |i_reg_83                         |  32|   0|   32|          0|
    |out_stream_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |out_stream_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |out_stream_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_V_data_V_1_state      |   2|   0|    2|          0|
    |out_stream_V_last_1_payload_A    |   1|   0|    1|          0|
    |out_stream_V_last_1_payload_B    |   1|   0|    1|          0|
    |out_stream_V_last_1_sel_rd       |   1|   0|    1|          0|
    |out_stream_V_last_1_sel_wr       |   1|   0|    1|          0|
    |out_stream_V_last_1_state        |   2|   0|    2|          0|
    |reg_94                           |  32|   0|   32|          0|
    |reg_99                           |  32|   0|   32|          0|
    |tmp2_reg_218                     |  32|   0|   32|          0|
    |tmp3_reg_223                     |  32|   0|   32|          0|
    |tmp5_reg_208                     |  32|   0|   32|          0|
    |tmp6_reg_213                     |  32|   0|   32|          0|
    |tmp_123_reg_259                  |  32|   0|   32|          0|
    |tmp_124_reg_234                  |  32|   0|   32|          0|
    |tmp_V_211_reg_183                |  32|   0|   32|          0|
    |tmp_V_212_reg_190                |  32|   0|   32|          0|
    |tmp_V_215_reg_196                |  32|   0|   32|          0|
    |tmp_last_1_reg_248               |   1|   0|    1|          0|
    |tmp_last_reg_273                 |   1|   0|    1|          0|
    |tmp_s_reg_179                    |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 584|   0|  584|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|in_stream_V_V_dout     |  in |   32|   ap_fifo  |    in_stream_V_V    |    pointer   |
|in_stream_V_V_empty_n  |  in |    1|   ap_fifo  |    in_stream_V_V    |    pointer   |
|in_stream_V_V_read     | out |    1|   ap_fifo  |    in_stream_V_V    |    pointer   |
|out_stream_TDATA       | out |   32|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TREADY      |  in |    1|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID      | out |    1|    axis    |  out_stream_V_last  |    pointer   |
|out_stream_TLAST       | out |    1|    axis    |  out_stream_V_last  |    pointer   |
+-----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_s)
	16  / (tmp_s)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	15  / (exitcond)
	13  / (!exitcond)
13 --> 
	14  / true
14 --> 
	12  / true
15 --> 
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	15  / (exitcond7)
	19  / (!exitcond7)
19 --> 
	20  / true
20 --> 
	18  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.10>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [LeNet_wrapper/../hw_library/axi_dma_master.h:10]   --->   Operation 21 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:13]   --->   Operation 22 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 0" [LeNet_wrapper/../hw_library/axi_dma_master.h:50]   --->   Operation 23 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:13]   --->   Operation 24 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (3.63ns)   --->   "%tmp_V_210 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [LeNet_wrapper/../hw_library/axi_dma_master.h:15]   --->   Operation 25 'read' 'tmp_V_210' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 26 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_210, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:18]   --->   Operation 26 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_210, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:18]   --->   Operation 27 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 28 [1/1] (3.63ns)   --->   "%tmp_V_211 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [LeNet_wrapper/../hw_library/axi_dma_master.h:20]   --->   Operation 28 'read' 'tmp_V_211' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_211, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:23]   --->   Operation 29 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_211, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:23]   --->   Operation 30 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 31 [1/1] (3.63ns)   --->   "%tmp_V_212 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [LeNet_wrapper/../hw_library/axi_dma_master.h:25]   --->   Operation 31 'read' 'tmp_V_212' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 32 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_212, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:28]   --->   Operation 32 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 33 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_212, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:28]   --->   Operation 33 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 34 [1/1] (3.63ns)   --->   "%tmp_V_213 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [LeNet_wrapper/../hw_library/axi_dma_master.h:30]   --->   Operation 34 'read' 'tmp_V_213' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 35 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_213, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:33]   --->   Operation 35 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 36 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_213, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:33]   --->   Operation 36 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 37 [1/1] (3.63ns)   --->   "%tmp_V_214 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [LeNet_wrapper/../hw_library/axi_dma_master.h:35]   --->   Operation 37 'read' 'tmp_V_214' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 38 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_214, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:38]   --->   Operation 38 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 39 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_214, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:38]   --->   Operation 39 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 40 [1/1] (3.63ns)   --->   "%tmp_V_215 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [LeNet_wrapper/../hw_library/axi_dma_master.h:40]   --->   Operation 40 'read' 'tmp_V_215' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 41 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_215, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:43]   --->   Operation 41 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 42 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_215, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:43]   --->   Operation 42 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 43 [1/1] (3.63ns)   --->   "%tmp_V_216 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [LeNet_wrapper/../hw_library/axi_dma_master.h:45]   --->   Operation 43 'read' 'tmp_V_216' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 44 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_216, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:48]   --->   Operation 44 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_data_V, i1* %out_stream_V_last, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_216, i1 false)" [LeNet_wrapper/../hw_library/axi_dma_master.h:48]   --->   Operation 47 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %4" [LeNet_wrapper/../hw_library/axi_dma_master.h:50]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (8.51ns)   --->   "%tmp5 = mul i32 %tmp_V_211, %tmp_V_212" [LeNet_wrapper/../hw_library/axi_dma_master.h:70]   --->   Operation 49 'mul' 'tmp5' <Predicate = (!tmp_s)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (8.51ns)   --->   "%tmp6 = mul i32 %tmp_V_211, %tmp_V_214" [LeNet_wrapper/../hw_library/axi_dma_master.h:70]   --->   Operation 50 'mul' 'tmp6' <Predicate = (!tmp_s)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/1] (8.51ns)   --->   "%tmp2 = mul i32 %tmp_V_210, %tmp_V_215" [LeNet_wrapper/../hw_library/axi_dma_master.h:53]   --->   Operation 51 'mul' 'tmp2' <Predicate = (tmp_s)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 52 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp_V_214, %tmp_V_215" [LeNet_wrapper/../hw_library/axi_dma_master.h:53]   --->   Operation 52 'mul' 'tmp3' <Predicate = (tmp_s)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.51>
ST_10 : Operation 53 [1/1] (8.51ns)   --->   "%KER_bound = mul i32 %tmp6, %tmp5" [LeNet_wrapper/../hw_library/axi_dma_master.h:70]   --->   Operation 53 'mul' 'KER_bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 54 [1/1] (2.55ns)   --->   "%tmp_124 = add i32 %KER_bound, -1" [LeNet_wrapper/../hw_library/axi_dma_master.h:79]   --->   Operation 54 'add' 'tmp_124' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 55 [1/1] (1.76ns)   --->   "br label %5" [LeNet_wrapper/../hw_library/axi_dma_master.h:76]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 11> <Delay = 3.45>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%i1 = phi i32 [ 0, %4 ], [ %i_2, %6 ]"   --->   Operation 56 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i1, %KER_bound" [LeNet_wrapper/../hw_library/axi_dma_master.h:76]   --->   Operation 57 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 58 [1/1] (2.55ns)   --->   "%i_2 = add i32 %i1, 1" [LeNet_wrapper/../hw_library/axi_dma_master.h:76]   --->   Operation 58 'add' 'i_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %6" [LeNet_wrapper/../hw_library/axi_dma_master.h:76]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (2.47ns)   --->   "%tmp_last_1 = icmp eq i32 %i1, %tmp_124" [LeNet_wrapper/../hw_library/axi_dma_master.h:79]   --->   Operation 60 'icmp' 'tmp_last_1' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.63>
ST_13 : Operation 61 [1/1] (3.63ns)   --->   "%tmp_V_218 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [LeNet_wrapper/../hw_library/axi_dma_master.h:78]   --->   Operation 61 'read' 'tmp_V_218' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_13 : Operation 62 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_218, i1 %tmp_last_1)" [LeNet_wrapper/../hw_library/axi_dma_master.h:81]   --->   Operation 62 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [LeNet_wrapper/../hw_library/axi_dma_master.h:76]   --->   Operation 63 'specregionbegin' 'tmp_92' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/axi_dma_master.h:77]   --->   Operation 64 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 65 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_218, i1 %tmp_last_1)" [LeNet_wrapper/../hw_library/axi_dma_master.h:81]   --->   Operation 65 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_92)" [LeNet_wrapper/../hw_library/axi_dma_master.h:82]   --->   Operation 66 'specregionend' 'empty_137' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "br label %5" [LeNet_wrapper/../hw_library/axi_dma_master.h:76]   --->   Operation 67 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 68 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 69 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [LeNet_wrapper/../hw_library/axi_dma_master.h:87]   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>

State 16 <SV = 9> <Delay = 8.51>
ST_16 : Operation 71 [1/1] (8.51ns)   --->   "%OFM_bound = mul i32 %tmp3, %tmp2" [LeNet_wrapper/../hw_library/axi_dma_master.h:53]   --->   Operation 71 'mul' 'OFM_bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 2.55>
ST_17 : Operation 72 [1/1] (2.55ns)   --->   "%tmp_123 = add i32 %OFM_bound, -1" [LeNet_wrapper/../hw_library/axi_dma_master.h:62]   --->   Operation 72 'add' 'tmp_123' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 73 [1/1] (1.76ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/axi_dma_master.h:59]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 11> <Delay = 3.45>
ST_18 : Operation 74 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %1 ], [ %i_12, %3 ]"   --->   Operation 74 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 75 [1/1] (2.47ns)   --->   "%exitcond7 = icmp eq i32 %i, %OFM_bound" [LeNet_wrapper/../hw_library/axi_dma_master.h:59]   --->   Operation 75 'icmp' 'exitcond7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 76 [1/1] (2.55ns)   --->   "%i_12 = add i32 %i, 1" [LeNet_wrapper/../hw_library/axi_dma_master.h:59]   --->   Operation 76 'add' 'i_12' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.loopexit.loopexit4, label %3" [LeNet_wrapper/../hw_library/axi_dma_master.h:59]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 78 [1/1] (2.47ns)   --->   "%tmp_last = icmp eq i32 %i, %tmp_123" [LeNet_wrapper/../hw_library/axi_dma_master.h:62]   --->   Operation 78 'icmp' 'tmp_last' <Predicate = (!exitcond7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 3.63>
ST_19 : Operation 79 [1/1] (3.63ns)   --->   "%tmp_V_217 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [LeNet_wrapper/../hw_library/axi_dma_master.h:61]   --->   Operation 79 'read' 'tmp_V_217' <Predicate = (!exitcond7)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_19 : Operation 80 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_217, i1 %tmp_last)" [LeNet_wrapper/../hw_library/axi_dma_master.h:64]   --->   Operation 80 'write' <Predicate = (!exitcond7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 20 <SV = 13> <Delay = 0.00>
ST_20 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [LeNet_wrapper/../hw_library/axi_dma_master.h:59]   --->   Operation 81 'specregionbegin' 'tmp' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_20 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/axi_dma_master.h:60]   --->   Operation 82 'specpipeline' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_20 : Operation 83 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_217, i1 %tmp_last)" [LeNet_wrapper/../hw_library/axi_dma_master.h:64]   --->   Operation 83 'write' <Predicate = (!exitcond7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 84 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [LeNet_wrapper/../hw_library/axi_dma_master.h:65]   --->   Operation 84 'specregionend' 'empty' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_20 : Operation 85 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/axi_dma_master.h:59]   --->   Operation 85 'br' <Predicate = (!exitcond7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V       (read           ) [ 001000000000000000000]
tmp_s       (icmp           ) [ 001111111111111111111]
StgValue_24 (write          ) [ 000000000000000000000]
tmp_V_210   (read           ) [ 000111111100000000000]
StgValue_27 (write          ) [ 000000000000000000000]
tmp_V_211   (read           ) [ 000011111100000000000]
StgValue_30 (write          ) [ 000000000000000000000]
tmp_V_212   (read           ) [ 000001111100000000000]
StgValue_33 (write          ) [ 000000000000000000000]
tmp_V_213   (read           ) [ 000000100000000000000]
StgValue_36 (write          ) [ 000000000000000000000]
tmp_V_214   (read           ) [ 000000011100000000000]
StgValue_39 (write          ) [ 000000000000000000000]
tmp_V_215   (read           ) [ 000000001100000000000]
StgValue_42 (write          ) [ 000000000000000000000]
tmp_V_216   (read           ) [ 000000000100000000000]
StgValue_45 (specinterface  ) [ 000000000000000000000]
StgValue_46 (specinterface  ) [ 000000000000000000000]
StgValue_47 (write          ) [ 000000000000000000000]
StgValue_48 (br             ) [ 000000000000000000000]
tmp5        (mul            ) [ 000000000010000000000]
tmp6        (mul            ) [ 000000000010000000000]
tmp2        (mul            ) [ 000000000000000010000]
tmp3        (mul            ) [ 000000000000000010000]
KER_bound   (mul            ) [ 000000000001111000000]
tmp_124     (add            ) [ 000000000000111000000]
StgValue_55 (br             ) [ 000000000001111000000]
i1          (phi            ) [ 000000000000100000000]
exitcond    (icmp           ) [ 000000000000111000000]
i_2         (add            ) [ 000000000001111000000]
StgValue_59 (br             ) [ 000000000000000000000]
tmp_last_1  (icmp           ) [ 000000000000111000000]
tmp_V_218   (read           ) [ 000000000000101000000]
tmp_92      (specregionbegin) [ 000000000000000000000]
StgValue_64 (specpipeline   ) [ 000000000000000000000]
StgValue_65 (write          ) [ 000000000000000000000]
empty_137   (specregionend  ) [ 000000000000000000000]
StgValue_67 (br             ) [ 000000000001111000000]
StgValue_68 (br             ) [ 000000000000000000000]
StgValue_69 (br             ) [ 000000000000000000000]
StgValue_70 (ret            ) [ 000000000000000000000]
OFM_bound   (mul            ) [ 000000000000000001111]
tmp_123     (add            ) [ 000000000000000000111]
StgValue_73 (br             ) [ 000000000000000001111]
i           (phi            ) [ 000000000000000000100]
exitcond7   (icmp           ) [ 000000000000000000111]
i_12        (add            ) [ 000000000000000001111]
StgValue_77 (br             ) [ 000000000000000000000]
tmp_last    (icmp           ) [ 000000000000000000111]
tmp_V_217   (read           ) [ 000000000000000000101]
tmp         (specregionbegin) [ 000000000000000000000]
StgValue_82 (specpipeline   ) [ 000000000000000000000]
StgValue_83 (write          ) [ 000000000000000000000]
empty       (specregionend  ) [ 000000000000000000000]
StgValue_85 (br             ) [ 000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream_V_last">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="grp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 tmp_V_210/2 tmp_V_211/3 tmp_V_212/4 tmp_V_213/5 tmp_V_214/6 tmp_V_215/7 tmp_V_216/8 tmp_V_218/13 tmp_V_217/19 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="0" index="3" bw="32" slack="0"/>
<pin id="65" dir="0" index="4" bw="1" slack="0"/>
<pin id="66" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_22/1 StgValue_26/2 StgValue_29/3 StgValue_32/4 StgValue_35/5 StgValue_38/6 StgValue_41/7 StgValue_44/8 StgValue_62/13 StgValue_80/19 "/>
</bind>
</comp>

<comp id="72" class="1005" name="i1_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="1"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="i1_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/12 "/>
</bind>
</comp>

<comp id="83" class="1005" name="i_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="1"/>
<pin id="85" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/18 "/>
</bind>
</comp>

<comp id="94" class="1005" name="reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="1"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V tmp_V_210 tmp_V_218 tmp_V_217 "/>
</bind>
</comp>

<comp id="99" class="1005" name="reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_213 tmp_V_214 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp5_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="6"/>
<pin id="112" dir="0" index="1" bw="32" slack="5"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5/9 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp6_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="6"/>
<pin id="116" dir="0" index="1" bw="32" slack="3"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp6/9 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="7"/>
<pin id="121" dir="0" index="1" bw="32" slack="2"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2/9 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="3"/>
<pin id="126" dir="0" index="1" bw="32" slack="2"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/9 "/>
</bind>
</comp>

<comp id="129" class="1004" name="KER_bound_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/10 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_124_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_124/11 "/>
</bind>
</comp>

<comp id="138" class="1004" name="exitcond_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/12 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_last_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="1"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_1/12 "/>
</bind>
</comp>

<comp id="154" class="1004" name="OFM_bound_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="OFM_bound/16 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_123_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_123/17 "/>
</bind>
</comp>

<comp id="163" class="1004" name="exitcond7_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="2"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/18 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_12_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/18 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_last_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last/18 "/>
</bind>
</comp>

<comp id="179" class="1005" name="tmp_s_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="8"/>
<pin id="181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_V_211_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_211 "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_V_212_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_212 "/>
</bind>
</comp>

<comp id="196" class="1005" name="tmp_V_215_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_215 "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_V_216_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_216 "/>
</bind>
</comp>

<comp id="208" class="1005" name="tmp5_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp6_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp2_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp3_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="KER_bound_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_124_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_124 "/>
</bind>
</comp>

<comp id="239" class="1005" name="exitcond_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_2_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="tmp_last_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="OFM_bound_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFM_bound "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_123_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_123 "/>
</bind>
</comp>

<comp id="264" class="1005" name="exitcond7_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond7 "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_12_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_last_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="70"><net_src comp="54" pin="2"/><net_sink comp="60" pin=3"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="60" pin=4"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="54" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="60" pin=3"/></net>

<net id="102"><net_src comp="54" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="60" pin=3"/></net>

<net id="108"><net_src comp="54" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="118"><net_src comp="99" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="94" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="99" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="76" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="76" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="76" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="87" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="87" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="87" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="104" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="54" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="60" pin=3"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="193"><net_src comp="54" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="60" pin=3"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="199"><net_src comp="54" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="60" pin=3"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="206"><net_src comp="54" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="60" pin=3"/></net>

<net id="211"><net_src comp="110" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="216"><net_src comp="114" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="221"><net_src comp="119" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="226"><net_src comp="124" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="231"><net_src comp="129" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="237"><net_src comp="133" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="242"><net_src comp="138" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="143" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="251"><net_src comp="149" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="60" pin=4"/></net>

<net id="256"><net_src comp="154" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="262"><net_src comp="158" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="267"><net_src comp="163" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="168" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="276"><net_src comp="174" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="60" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {2 3 4 5 6 7 8 9 14 20 }
	Port: out_stream_V_last | {2 3 4 5 6 7 8 9 14 20 }
 - Input state : 
	Port: AXI_DMA_MASTER : in_stream_V_V | {1 2 3 4 5 6 7 8 13 19 }
	Port: AXI_DMA_MASTER : out_stream_V_data_V | {}
	Port: AXI_DMA_MASTER : out_stream_V_last | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		exitcond : 1
		i_2 : 1
		StgValue_59 : 2
		tmp_last_1 : 1
	State 13
	State 14
		empty_137 : 1
	State 15
	State 16
	State 17
	State 18
		exitcond7 : 1
		i_12 : 1
		StgValue_77 : 2
		tmp_last : 1
	State 19
	State 20
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |   tmp_124_fu_133  |    0    |    0    |    39   |
|    add   |     i_2_fu_143    |    0    |    0    |    39   |
|          |   tmp_123_fu_158  |    0    |    0    |    39   |
|          |    i_12_fu_168    |    0    |    0    |    39   |
|----------|-------------------|---------|---------|---------|
|          |    tmp5_fu_110    |    3    |    0    |    20   |
|          |    tmp6_fu_114    |    3    |    0    |    20   |
|    mul   |    tmp2_fu_119    |    3    |    0    |    20   |
|          |    tmp3_fu_124    |    3    |    0    |    20   |
|          |  KER_bound_fu_129 |    3    |    0    |    20   |
|          |  OFM_bound_fu_154 |    3    |    0    |    20   |
|----------|-------------------|---------|---------|---------|
|          |    tmp_s_fu_104   |    0    |    0    |    18   |
|          |  exitcond_fu_138  |    0    |    0    |    18   |
|   icmp   | tmp_last_1_fu_149 |    0    |    0    |    18   |
|          |  exitcond7_fu_163 |    0    |    0    |    18   |
|          |  tmp_last_fu_174  |    0    |    0    |    18   |
|----------|-------------------|---------|---------|---------|
|   read   |   grp_read_fu_54  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   write  |  grp_write_fu_60  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    18   |    0    |   366   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| KER_bound_reg_228|   32   |
| OFM_bound_reg_253|   32   |
| exitcond7_reg_264|    1   |
| exitcond_reg_239 |    1   |
|     i1_reg_72    |   32   |
|   i_12_reg_268   |   32   |
|    i_2_reg_243   |   32   |
|     i_reg_83     |   32   |
|      reg_94      |   32   |
|      reg_99      |   32   |
|   tmp2_reg_218   |   32   |
|   tmp3_reg_223   |   32   |
|   tmp5_reg_208   |   32   |
|   tmp6_reg_213   |   32   |
|  tmp_123_reg_259 |   32   |
|  tmp_124_reg_234 |   32   |
| tmp_V_211_reg_183|   32   |
| tmp_V_212_reg_190|   32   |
| tmp_V_215_reg_196|   32   |
| tmp_V_216_reg_203|   32   |
|tmp_last_1_reg_248|    1   |
| tmp_last_reg_273 |    1   |
|   tmp_s_reg_179  |    1   |
+------------------+--------+
|       Total      |   581  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_60 |  p3  |   7  |  32  |   224  ||    38   |
| grp_write_fu_60 |  p4  |   3  |   1  |    3   ||    15   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   227  || 3.79145 ||    53   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |   366  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   53   |
|  Register |    -   |    -   |   581  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |    3   |   581  |   419  |
+-----------+--------+--------+--------+--------+
