#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 27 14:17:23 2024
# Process ID: 21104
# Current directory: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3748 D:\Desktop\Estimating-battery-SOC-using-neural-network-main\FPGA\LSTM\LSTM.xpr
# Log file: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/vivado.log
# Journal file: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mux_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name lstm_weight_hh_l1 -dir d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {lstm_weight_hh_l1} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {128} CONFIG.Read_Width_A {256} CONFIG.Write_Width_B {256} CONFIG.Read_Width_B {256} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/save/coe/lstm_weight_hh_l1.coe} CONFIG.Use_RSTA_Pin {true} CONFIG.Port_A_Write_Rate {0} CONFIG.EN_SAFETY_CKT {true}] [get_ips lstm_weight_hh_l1]
generate_target {instantiation_template} [get_files d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_weight_hh_l1/lstm_weight_hh_l1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_weight_hh_l1/lstm_weight_hh_l1.xci]
catch { config_ip_cache -export [get_ips -all lstm_weight_hh_l1] }
export_ip_user_files -of_objects [get_files d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_weight_hh_l1/lstm_weight_hh_l1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_weight_hh_l1/lstm_weight_hh_l1.xci]
launch_runs -jobs 4 lstm_weight_hh_l1_synth_1
export_simulation -of_objects [get_files d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_weight_hh_l1/lstm_weight_hh_l1.xci] -directory D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.ip_user_files -ipstatic_source_dir D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/modelsim} {questa=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/questa} {riviera=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/riviera} {activehdl=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name lstm_bias_ih_l1 -dir d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {lstm_bias_ih_l1} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {128} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/save/coe/lstm_bias_ih_l1.coe} CONFIG.Use_RSTA_Pin {true} CONFIG.Port_A_Write_Rate {0} CONFIG.EN_SAFETY_CKT {true}] [get_ips lstm_bias_ih_l1]
generate_target {instantiation_template} [get_files d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_ih_l1/lstm_bias_ih_l1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_ih_l1/lstm_bias_ih_l1.xci]
catch { config_ip_cache -export [get_ips -all lstm_bias_ih_l1] }
export_ip_user_files -of_objects [get_files d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_ih_l1/lstm_bias_ih_l1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_ih_l1/lstm_bias_ih_l1.xci]
launch_runs -jobs 4 lstm_bias_ih_l1_synth_1
export_simulation -of_objects [get_files d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_ih_l1/lstm_bias_ih_l1.xci] -directory D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.ip_user_files -ipstatic_source_dir D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/modelsim} {questa=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/questa} {riviera=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/riviera} {activehdl=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name lstm_bias_ih_l0 -dir d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {lstm_bias_ih_l0} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {128} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/save/coe/lstm_bias_ih_l0.coe} CONFIG.Use_RSTA_Pin {true} CONFIG.Output_Reset_Value_A {0} CONFIG.Port_A_Write_Rate {0} CONFIG.EN_SAFETY_CKT {true}] [get_ips lstm_bias_ih_l0]
generate_target {instantiation_template} [get_files d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_ih_l0/lstm_bias_ih_l0.xci]
generate_target all [get_files  d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_ih_l0/lstm_bias_ih_l0.xci]
catch { config_ip_cache -export [get_ips -all lstm_bias_ih_l0] }
export_ip_user_files -of_objects [get_files d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_ih_l0/lstm_bias_ih_l0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_ih_l0/lstm_bias_ih_l0.xci]
launch_runs -jobs 4 lstm_bias_ih_l0_synth_1
export_simulation -of_objects [get_files d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_ih_l0/lstm_bias_ih_l0.xci] -directory D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.ip_user_files -ipstatic_source_dir D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/modelsim} {questa=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/questa} {riviera=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/riviera} {activehdl=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name lstm_bias_hh_l0 -dir d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {lstm_bias_hh_l0} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {128} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/save/coe/lstm_bias_hh_l0.coe} CONFIG.Use_RSTA_Pin {true} CONFIG.Port_A_Write_Rate {0} CONFIG.EN_SAFETY_CKT {true}] [get_ips lstm_bias_hh_l0]
generate_target {instantiation_template} [get_files d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_hh_l0/lstm_bias_hh_l0.xci]
generate_target all [get_files  d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_hh_l0/lstm_bias_hh_l0.xci]
catch { config_ip_cache -export [get_ips -all lstm_bias_hh_l0] }
export_ip_user_files -of_objects [get_files d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_hh_l0/lstm_bias_hh_l0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_hh_l0/lstm_bias_hh_l0.xci]
launch_runs -jobs 4 lstm_bias_hh_l0_synth_1
export_simulation -of_objects [get_files d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_hh_l0/lstm_bias_hh_l0.xci] -directory D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.ip_user_files -ipstatic_source_dir D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/modelsim} {questa=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/questa} {riviera=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/riviera} {activehdl=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name lstm_bias_hh_l1 -dir d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {lstm_bias_hh_l1} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {128} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/Desktop/Estimating-battery-SOC-using-neural-network-main/save/coe/lstm_bias_hh_l1.coe} CONFIG.Use_RSTA_Pin {true} CONFIG.Port_A_Write_Rate {0} CONFIG.EN_SAFETY_CKT {true}] [get_ips lstm_bias_hh_l1]
generate_target {instantiation_template} [get_files d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_hh_l1/lstm_bias_hh_l1.xci]
generate_target all [get_files  d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_hh_l1/lstm_bias_hh_l1.xci]
catch { config_ip_cache -export [get_ips -all lstm_bias_hh_l1] }
export_ip_user_files -of_objects [get_files d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_hh_l1/lstm_bias_hh_l1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_hh_l1/lstm_bias_hh_l1.xci]
launch_runs -jobs 4 lstm_bias_hh_l1_synth_1
export_simulation -of_objects [get_files d:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/ip/lstm_bias_hh_l1/lstm_bias_hh_l1.xci] -directory D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.ip_user_files -ipstatic_source_dir D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/modelsim} {questa=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/questa} {riviera=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/riviera} {activehdl=D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
