{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452385055229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452385055230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 09 16:17:34 2016 " "Processing started: Sat Jan 09 16:17:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452385055230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452385055230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ripple_counter_top_struct -c ripple_counter_top_struct " "Command: quartus_map --read_settings_files=on --write_settings_files=off ripple_counter_top_struct -c ripple_counter_top_struct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452385055230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1452385055672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_counter.v 4 4 " "Found 4 design units, including 4 entities, in source file ripple_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter " "Found entity 1: ripple_counter" {  } { { "ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/ripple_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452385064396 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFlipFlop " "Found entity 2: DFlipFlop" {  } { { "ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/ripple_counter.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452385064396 ""} { "Info" "ISGN_ENTITY_NAME" "3 ripple_counter_testbench " "Found entity 3: ripple_counter_testbench" {  } { { "ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/ripple_counter.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452385064396 ""} { "Info" "ISGN_ENTITY_NAME" "4 ripple_counter_tester " "Found entity 4: ripple_counter_tester" {  } { { "ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/ripple_counter.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452385064396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452385064396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_ripple_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file top_ripple_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_ripple_counter " "Found entity 1: top_ripple_counter" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452385064398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452385064398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_ripple_counter " "Elaborating entity \"top_ripple_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1452385064421 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9..4\] top_ripple_counter.v(4) " "Output port \"LED\[9..4\]\" at top_ripple_counter.v(4) has no driver" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452385064422 "|top_ripple_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:time_flip " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:time_flip\"" {  } { { "top_ripple_counter.v" "time_flip" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452385064434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_counter ripple_counter:ripple_please " "Elaborating entity \"ripple_counter\" for hierarchy \"ripple_counter:ripple_please\"" {  } { { "top_ripple_counter.v" "ripple_please" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452385064443 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452385064975 "|top_ripple_counter|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452385064975 "|top_ripple_counter|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452385064975 "|top_ripple_counter|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452385064975 "|top_ripple_counter|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452385064975 "|top_ripple_counter|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452385064975 "|top_ripple_counter|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1452385064975 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1452385065066 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1452385065291 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1452385065412 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452385065412 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452385065458 "|top_ripple_counter|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452385065458 "|top_ripple_counter|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452385065458 "|top_ripple_counter|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452385065458 "|top_ripple_counter|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452385065458 "|top_ripple_counter|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452385065458 "|top_ripple_counter|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452385065458 "|top_ripple_counter|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452385065458 "|top_ripple_counter|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top_ripple_counter.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/top_ripple_counter.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452385065458 "|top_ripple_counter|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1452385065458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1452385065459 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1452385065459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1452385065459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1452385065459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "729 " "Peak virtual memory: 729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452385065489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 09 16:17:45 2016 " "Processing ended: Sat Jan 09 16:17:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452385065489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452385065489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452385065489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452385065489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452385067852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452385067853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 09 16:17:47 2016 " "Processing started: Sat Jan 09 16:17:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452385067853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1452385067853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ripple_counter_top_struct -c ripple_counter_top_struct " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ripple_counter_top_struct -c ripple_counter_top_struct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1452385067853 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1452385067965 ""}
{ "Info" "0" "" "Project  = ripple_counter_top_struct" {  } {  } 0 0 "Project  = ripple_counter_top_struct" 0 0 "Fitter" 0 0 1452385067965 ""}
{ "Info" "0" "" "Revision = ripple_counter_top_struct" {  } {  } 0 0 "Revision = ripple_counter_top_struct" 0 0 "Fitter" 0 0 1452385067965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1452385068101 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ripple_counter_top_struct 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ripple_counter_top_struct\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1452385068204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1452385068265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1452385068265 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1452385068780 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1452385068967 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1452385069273 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1452385079790 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "init_clk~inputCLKENA0 24 global CLKCTRL_G11 " "init_clk~inputCLKENA0 with 24 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1452385080507 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1452385080507 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452385080906 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1452385080910 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1452385080910 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1452385080910 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1452385080910 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1452385080911 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1452385080911 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ripple_counter_top_struct.sdc " "Synopsys Design Constraints File file not found: 'ripple_counter_top_struct.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1452385081619 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1452385081620 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1452385081622 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1452385081623 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1452385081623 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1452385081632 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1452385081633 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1452385081633 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452385082047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1452385087896 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1452385088439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452385089157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1452385089791 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1452385090998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452385090998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1452385092554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1452385097535 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1452385097535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452385098055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1452385098055 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1452385098055 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1452385099505 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1452385099679 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1452385100051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1452385100188 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1452385100553 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1452385103591 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/output_files/ripple_counter_top_struct.fit.smsg " "Generated suppressed messages file C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/output_files/ripple_counter_top_struct.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1452385103985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2659 " "Peak virtual memory: 2659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452385104570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 09 16:18:24 2016 " "Processing ended: Sat Jan 09 16:18:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452385104570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452385104570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452385104570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1452385104570 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1452385106802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452385106803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 09 16:18:26 2016 " "Processing started: Sat Jan 09 16:18:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452385106803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1452385106803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ripple_counter_top_struct -c ripple_counter_top_struct " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ripple_counter_top_struct -c ripple_counter_top_struct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1452385106803 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1452385113455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "717 " "Peak virtual memory: 717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452385117036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 09 16:18:37 2016 " "Processing ended: Sat Jan 09 16:18:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452385117036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452385117036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452385117036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1452385117036 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1452385117666 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1452385119421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452385119421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 09 16:18:38 2016 " "Processing started: Sat Jan 09 16:18:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452385119421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452385119421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ripple_counter_top_struct -c ripple_counter_top_struct " "Command: quartus_sta ripple_counter_top_struct -c ripple_counter_top_struct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452385119422 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1452385119535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1452385120249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1452385120312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1452385120313 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ripple_counter_top_struct.sdc " "Synopsys Design Constraints File file not found: 'ripple_counter_top_struct.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1452385121436 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1452385121436 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name init_clk init_clk " "create_clock -period 1.000 -name init_clk init_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121437 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DFlipFlop:time_flip\|q DFlipFlop:time_flip\|q " "create_clock -period 1.000 -name DFlipFlop:time_flip\|q DFlipFlop:time_flip\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121437 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tBase\[24\] tBase\[24\] " "create_clock -period 1.000 -name tBase\[24\] tBase\[24\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121437 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ripple_counter:ripple_please\|DFlipFlop:flip0\|q ripple_counter:ripple_please\|DFlipFlop:flip0\|q " "create_clock -period 1.000 -name ripple_counter:ripple_please\|DFlipFlop:flip0\|q ripple_counter:ripple_please\|DFlipFlop:flip0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121437 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ripple_counter:ripple_please\|DFlipFlop:flip1\|q ripple_counter:ripple_please\|DFlipFlop:flip1\|q " "create_clock -period 1.000 -name ripple_counter:ripple_please\|DFlipFlop:flip1\|q ripple_counter:ripple_please\|DFlipFlop:flip1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121437 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ripple_counter:ripple_please\|DFlipFlop:flip2\|q ripple_counter:ripple_please\|DFlipFlop:flip2\|q " "create_clock -period 1.000 -name ripple_counter:ripple_please\|DFlipFlop:flip2\|q ripple_counter:ripple_please\|DFlipFlop:flip2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121437 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121437 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1452385121438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121439 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1452385121440 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1452385121451 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1452385121471 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1452385121471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.698 " "Worst-case setup slack is -3.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.698             -35.361 init_clk  " "   -3.698             -35.361 init_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.226              -1.226 DFlipFlop:time_flip\|q  " "   -1.226              -1.226 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.224              -1.224 ripple_counter:ripple_please\|DFlipFlop:flip1\|q  " "   -1.224              -1.224 ripple_counter:ripple_please\|DFlipFlop:flip1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.176              -1.176 ripple_counter:ripple_please\|DFlipFlop:flip0\|q  " "   -1.176              -1.176 ripple_counter:ripple_please\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.018              -1.018 tBase\[24\]  " "   -1.018              -1.018 tBase\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361              -0.718 ripple_counter:ripple_please\|DFlipFlop:flip2\|q  " "   -0.361              -0.718 ripple_counter:ripple_please\|DFlipFlop:flip2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452385121475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.019 " "Worst-case hold slack is 0.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 tBase\[24\]  " "    0.019               0.000 tBase\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 ripple_counter:ripple_please\|DFlipFlop:flip0\|q  " "    0.201               0.000 ripple_counter:ripple_please\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 init_clk  " "    0.223               0.000 init_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 DFlipFlop:time_flip\|q  " "    0.328               0.000 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 ripple_counter:ripple_please\|DFlipFlop:flip1\|q  " "    0.345               0.000 ripple_counter:ripple_please\|DFlipFlop:flip1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q  " "    0.361               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452385121481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1452385121487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1452385121492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.257 init_clk  " "   -0.394             -13.257 init_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.050 ripple_counter:ripple_please\|DFlipFlop:flip2\|q  " "   -0.394              -1.050 ripple_counter:ripple_please\|DFlipFlop:flip2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.530 tBase\[24\]  " "   -0.394              -0.530 tBase\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.520 ripple_counter:ripple_please\|DFlipFlop:flip0\|q  " "   -0.394              -0.520 ripple_counter:ripple_please\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.511 ripple_counter:ripple_please\|DFlipFlop:flip1\|q  " "   -0.394              -0.511 ripple_counter:ripple_please\|DFlipFlop:flip1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.510 DFlipFlop:time_flip\|q  " "   -0.394              -0.510 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385121497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452385121497 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1452385121520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1452385121567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1452385122498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122560 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1452385122566 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1452385122566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.911 " "Worst-case setup slack is -3.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.911             -37.553 init_clk  " "   -3.911             -37.553 init_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.305              -1.305 DFlipFlop:time_flip\|q  " "   -1.305              -1.305 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.305              -1.305 ripple_counter:ripple_please\|DFlipFlop:flip1\|q  " "   -1.305              -1.305 ripple_counter:ripple_please\|DFlipFlop:flip1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.265              -1.265 ripple_counter:ripple_please\|DFlipFlop:flip0\|q  " "   -1.265              -1.265 ripple_counter:ripple_please\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.124              -1.124 tBase\[24\]  " "   -1.124              -1.124 tBase\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -0.680 ripple_counter:ripple_please\|DFlipFlop:flip2\|q  " "   -0.343              -0.680 ripple_counter:ripple_please\|DFlipFlop:flip2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452385122571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 tBase\[24\]  " "    0.129               0.000 tBase\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 init_clk  " "    0.153               0.000 init_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 ripple_counter:ripple_please\|DFlipFlop:flip0\|q  " "    0.295               0.000 ripple_counter:ripple_please\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q  " "    0.338               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 DFlipFlop:time_flip\|q  " "    0.394               0.000 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 ripple_counter:ripple_please\|DFlipFlop:flip1\|q  " "    0.410               0.000 ripple_counter:ripple_please\|DFlipFlop:flip1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452385122609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1452385122615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1452385122638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.483 init_clk  " "   -0.394             -14.483 init_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.041 ripple_counter:ripple_please\|DFlipFlop:flip2\|q  " "   -0.394              -1.041 ripple_counter:ripple_please\|DFlipFlop:flip2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.524 tBase\[24\]  " "   -0.394              -0.524 tBase\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.514 ripple_counter:ripple_please\|DFlipFlop:flip1\|q  " "   -0.394              -0.514 ripple_counter:ripple_please\|DFlipFlop:flip1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.513 ripple_counter:ripple_please\|DFlipFlop:flip0\|q  " "   -0.394              -0.513 ripple_counter:ripple_please\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.512 DFlipFlop:time_flip\|q  " "   -0.394              -0.512 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385122643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452385122643 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1452385122665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1452385122855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1452385123671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123727 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1452385123729 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1452385123729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.351 " "Worst-case setup slack is -2.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.351             -11.207 init_clk  " "   -2.351             -11.207 init_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.624              -0.624 ripple_counter:ripple_please\|DFlipFlop:flip1\|q  " "   -0.624              -0.624 ripple_counter:ripple_please\|DFlipFlop:flip1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.619              -0.619 DFlipFlop:time_flip\|q  " "   -0.619              -0.619 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598              -0.598 ripple_counter:ripple_please\|DFlipFlop:flip0\|q  " "   -0.598              -0.598 ripple_counter:ripple_please\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493              -0.493 tBase\[24\]  " "   -0.493              -0.493 tBase\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q  " "    0.025               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452385123734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.188 " "Worst-case hold slack is -0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188              -0.188 tBase\[24\]  " "   -0.188              -0.188 tBase\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070              -0.070 ripple_counter:ripple_please\|DFlipFlop:flip0\|q  " "   -0.070              -0.070 ripple_counter:ripple_please\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.018 DFlipFlop:time_flip\|q  " "   -0.018              -0.018 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.001 ripple_counter:ripple_please\|DFlipFlop:flip1\|q  " "   -0.001              -0.001 ripple_counter:ripple_please\|DFlipFlop:flip1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q  " "    0.150               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 init_clk  " "    0.188               0.000 init_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452385123741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1452385123746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1452385123751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.321 " "Worst-case minimum pulse width slack is -0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -2.087 init_clk  " "   -0.321              -2.087 init_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 tBase\[24\]  " "    0.104               0.000 tBase\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q  " "    0.128               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 DFlipFlop:time_flip\|q  " "    0.143               0.000 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 ripple_counter:ripple_please\|DFlipFlop:flip1\|q  " "    0.144               0.000 ripple_counter:ripple_please\|DFlipFlop:flip1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 ripple_counter:ripple_please\|DFlipFlop:flip0\|q  " "    0.157               0.000 ripple_counter:ripple_please\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385123756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452385123756 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1452385123777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124224 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1452385124226 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1452385124226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.959 " "Worst-case setup slack is -1.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.959             -10.087 init_clk  " "   -1.959             -10.087 init_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.604              -0.604 ripple_counter:ripple_please\|DFlipFlop:flip1\|q  " "   -0.604              -0.604 ripple_counter:ripple_please\|DFlipFlop:flip1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.599              -0.599 DFlipFlop:time_flip\|q  " "   -0.599              -0.599 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.578              -0.578 ripple_counter:ripple_please\|DFlipFlop:flip0\|q  " "   -0.578              -0.578 ripple_counter:ripple_please\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487              -0.487 tBase\[24\]  " "   -0.487              -0.487 tBase\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q  " "    0.062               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452385124239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.170 " "Worst-case hold slack is -0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170              -0.170 tBase\[24\]  " "   -0.170              -0.170 tBase\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.066 ripple_counter:ripple_please\|DFlipFlop:flip0\|q  " "   -0.066              -0.066 ripple_counter:ripple_please\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.024 DFlipFlop:time_flip\|q  " "   -0.024              -0.024 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 ripple_counter:ripple_please\|DFlipFlop:flip1\|q  " "   -0.011              -0.011 ripple_counter:ripple_please\|DFlipFlop:flip1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 init_clk  " "    0.078               0.000 init_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q  " "    0.126               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452385124246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1452385124252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1452385124258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.321 " "Worst-case minimum pulse width slack is -0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -2.159 init_clk  " "   -0.321              -2.159 init_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 tBase\[24\]  " "    0.118               0.000 tBase\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q  " "    0.133               0.000 ripple_counter:ripple_please\|DFlipFlop:flip2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 ripple_counter:ripple_please\|DFlipFlop:flip1\|q  " "    0.143               0.000 ripple_counter:ripple_please\|DFlipFlop:flip1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 DFlipFlop:time_flip\|q  " "    0.145               0.000 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 ripple_counter:ripple_please\|DFlipFlop:flip0\|q  " "    0.161               0.000 ripple_counter:ripple_please\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1452385124262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1452385124262 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1452385125636 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1452385125636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1021 " "Peak virtual memory: 1021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452385125718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 09 16:18:45 2016 " "Processing ended: Sat Jan 09 16:18:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452385125718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452385125718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452385125718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452385125718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452385127965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452385127966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 09 16:18:47 2016 " "Processing started: Sat Jan 09 16:18:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452385127966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452385127966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ripple_counter_top_struct -c ripple_counter_top_struct " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ripple_counter_top_struct -c ripple_counter_top_struct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452385127966 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1452385129041 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ripple_counter_top_struct.vo C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/simulation/modelsim/ simulation " "Generated file ripple_counter_top_struct.vo in folder \"C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/01_counter_structural/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1452385129186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452385129259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 09 16:18:49 2016 " "Processing ended: Sat Jan 09 16:18:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452385129259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452385129259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452385129259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452385129259 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452385129870 ""}
