$date
	Wed Apr  5 22:02:08 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module wave $end
$var wire 1 ! q0 $end
$var wire 1 " q1 $end
$var wire 1 # q2 $end
$var reg 1 $ clock $end
$var reg 1 % p0 $end
$var reg 1 & p1 $end
$var reg 1 ' p2 $end
$scope module dff0 $end
$var wire 1 ( D $end
$var wire 1 ) Dlatch_out $end
$var wire 1 ! Q $end
$var wire 1 * clk $end
$var wire 1 + nDlatch_out $end
$var wire 1 , nQ $end
$var wire 1 - nclk $end
$scope module Dlatch1 $end
$var wire 1 ( D $end
$var wire 1 * En $end
$var wire 1 ) Q $end
$var wire 1 . nD $end
$var wire 1 + nQ $end
$var wire 1 / nand1_out $end
$var wire 1 0 nand2_out $end
$scope module sr1 $end
$var wire 1 + nq $end
$var wire 1 ) q $end
$var wire 1 0 r $end
$var wire 1 / s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 ) D $end
$var wire 1 - En $end
$var wire 1 ! Q $end
$var wire 1 1 nD $end
$var wire 1 , nQ $end
$var wire 1 2 nand1_out $end
$var wire 1 3 nand2_out $end
$scope module sr1 $end
$var wire 1 , nq $end
$var wire 1 ! q $end
$var wire 1 3 r $end
$var wire 1 2 s $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff1 $end
$var wire 1 4 D $end
$var wire 1 5 Dlatch_out $end
$var wire 1 " Q $end
$var wire 1 * clk $end
$var wire 1 6 nDlatch_out $end
$var wire 1 7 nQ $end
$var wire 1 8 nclk $end
$scope module Dlatch1 $end
$var wire 1 4 D $end
$var wire 1 * En $end
$var wire 1 5 Q $end
$var wire 1 9 nD $end
$var wire 1 6 nQ $end
$var wire 1 : nand1_out $end
$var wire 1 ; nand2_out $end
$scope module sr1 $end
$var wire 1 6 nq $end
$var wire 1 5 q $end
$var wire 1 ; r $end
$var wire 1 : s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 5 D $end
$var wire 1 8 En $end
$var wire 1 " Q $end
$var wire 1 < nD $end
$var wire 1 7 nQ $end
$var wire 1 = nand1_out $end
$var wire 1 > nand2_out $end
$scope module sr1 $end
$var wire 1 7 nq $end
$var wire 1 " q $end
$var wire 1 > r $end
$var wire 1 = s $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff2 $end
$var wire 1 ? D $end
$var wire 1 @ Dlatch_out $end
$var wire 1 # Q $end
$var wire 1 * clk $end
$var wire 1 A nDlatch_out $end
$var wire 1 B nQ $end
$var wire 1 C nclk $end
$scope module Dlatch1 $end
$var wire 1 ? D $end
$var wire 1 * En $end
$var wire 1 @ Q $end
$var wire 1 D nD $end
$var wire 1 A nQ $end
$var wire 1 E nand1_out $end
$var wire 1 F nand2_out $end
$scope module sr1 $end
$var wire 1 A nq $end
$var wire 1 @ q $end
$var wire 1 F r $end
$var wire 1 E s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 @ D $end
$var wire 1 C En $end
$var wire 1 # Q $end
$var wire 1 G nD $end
$var wire 1 B nQ $end
$var wire 1 H nand1_out $end
$var wire 1 I nand2_out $end
$scope module sr1 $end
$var wire 1 B nq $end
$var wire 1 # q $end
$var wire 1 I r $end
$var wire 1 H s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xI
xH
xG
1F
1E
1D
1C
xB
xA
x@
0?
x>
x=
x<
1;
1:
19
18
x7
x6
x5
04
x3
x2
x1
10
1/
0.
1-
x,
x+
0*
x)
1(
0'
0&
1%
0$
x#
x"
x!
$end
#10
1<
1G
0+
01
05
0@
12
13
1)
1=
1>
16
1H
1I
1A
0-
0/
08
0;
0C
0F
1$
1*
#20
0,
0"
0#
1!
17
1B
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#30
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#40
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#50
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#60
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#70
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#80
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#90
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#100
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#110
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#120
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#130
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#140
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#150
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#160
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#170
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#180
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#190
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#200
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#210
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#220
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#230
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#240
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#250
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#260
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#270
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#280
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#290
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#300
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#310
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#320
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#330
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#340
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#350
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#360
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#370
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#380
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
#390
12
1>
1I
0-
0/
08
0;
0C
0F
1$
1*
#400
02
0>
0I
1-
1/
18
1;
1C
1F
0$
0*
