                                                                                                    EVALUATION KIT AVAILABLE
Click here for production status of specific part numbers.
MAX96705A                                                    16-Bit GMSL Serializer with High-Immunity/
                                                            Bandwidth Mode and Coax/STP Cable Drive
General Description                                                 Benefits and Features
The MAX96705A is a compact serializer with features                 ●● Ideal for Safety Camera Applications
especially suited for automotive camera applications. It is            • Works with Low-Cost 50Ω Coax (100Ω STP) Cables
function and pin compatible with the MAX9271. In high-                 • Error Detection of Video/Control Data
bandwidth mode, the parallel-clock maximum is 116MHz                   • High-Immunity Mode for Robust Control-Channel
for 12-bit linear or combined HDR data types.                             EMC Tolerance
The embedded control channel operates at 9.6kbps                       • Retransmission of Control Data Upon Error
to 1Mbps in UART, I2C, and mixed UART/I2C modes,                          Detection
allowing programming of serializer, deserializer, and                  • Best-in-Class Supply Current: 93mA (max)
camera registers independent of video timing.                          • Pre/Deemphasis Allows 15m Cable at Full Speed
For driving longer cables, the IC has programmable                     • 32-Pin (5mm x 5mm) TQFN Package with 0.5mm
pre/deemphasis. Programmable spread spectrum is                           Lead Pitch
available on the serial output. The serial output meets             ●● High-Speed Data Serialization for Megapixel
ISO 10605 and IEC 61000-4-2 ESD standards. The core                    Cameras
supply range is 1.7V to 1.9V, and the I/O supply range is              • Up to 1.74Gbps Serial-Bit Rate
1.7V to 3.6V.                                                          • 12.5MHz to 87MHz x 14 Bit + H/V Data
                                                                       • 36.66MHz to 116MHz x 12-Bit + H/V Data
The MAX96705A is available in a 32-pin (5mm x 5mm)
                                                                          (through Internal Encoding)
TQFN package with 0.5mm lead pitch, and operates over
                                                                    ●● Multiple Modes for System Flexibility
the -40°C to +115°C temperature range.
                                                                       • 9.6kbps to 1Mbps Control Channel in UART, I2C
Applications                                                              (with Clock Stretch), or UART-to-I2C Modes
●● Automotive Camera Applications                                      • Crosspoint Switch Accepts Any Input Bitmap
                                                                       • Modes for Encoded VSYNC and HSYNC
                                                                    ●● Reduces EMI and Shielding Requirements
Simplified Block Diagram                                               • Programmable Output Spread Spectrum
                                                                       • Tracks Spread Spectrum Applied at the Parallel
                                                                          Input
           VIDEO                                    VIDEO              • 1.7V to 3.6V I/O Supply
                                                                    ●● Peripheral Features for Camera Power-Up and
    CAM           MAX96705A             MAX96706           GPU         Verification
                                                                       • Built-In PRBS Generator for BER Testing
            I 2C                                     I 2C              • Dedicated GPO for Camera Frame-Sync Trigger
                                                                          and Other Uses
                                                                       • Remote/Local Wake-Up from Sleep Mode
                                                                    ●● Meets AEC-Q100 Automotive Specification
                                                                       • -40°C to +115°C Operating Temperature
                                                                       • ±8kV Contact and ±15kV Air IEC 61000-4-2 and
Ordering Information appears at end of data sheet.                        ISO 10605 ESD Protection
19-100105; Rev 0; 6/17


MAX96705A                                                                        16-Bit GMSL Serializer with High-Immunity/
                                                                               Bandwidth Mode and Coax/STP Cable Drive
                                                           TABLE OF CONTENTS
General Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Benefits and Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Simplified Block Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Absolute Maximum Ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
   32-Pin TQFN-EP  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  6
DC Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Pin Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Detailed Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
   Serial Link Signaling and Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  23
      Operating Modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  23
      Video/Configuration Link . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  23
      Single/Double Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  24
      HS/VS Encoding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  24
      Error Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  24
      Bus Widths  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  24
   Control Channel and Register Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      Forward Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      Reverse Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      UART Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      Remote-End Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      Clock-Stretch Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
   Packet-Based I2C  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      Packet Protocol Summary  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
      Control-Channel Error Detection and Packet Retransmission . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
   GPO/GPI Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
   Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
   Cable Type Configuration  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
   Crossbar Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
   Video Timing Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
   Shutdown/Sleep Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
www.maximintegrated.com                                                                                                                                   Maxim Integrated │ 2


MAX96705A                                                                         16-Bit GMSL Serializer with High-Immunity/
                                                                                Bandwidth Mode and Coax/STP Cable Drive
                                          TABLE OF CONTENTS (CONTINUED)
      Configuration Link . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
      Serialization Disable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
      Sleep Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
      Power-Down Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
  Link Startup Procedure  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
  GMSL Register Map  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
  Parallel Interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
      Bus Data Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
      Bus Data Rates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
      Crossbar-Switch Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
      Recommended Crossbar-Switch Program Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
  Timing-Generator Programming  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  73
  Double-Mode Alignment  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  73
      External High/Low Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  73
      Align from HS or DE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  73
  Control-Channel Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  73
      I2C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  73
      I2C Bit Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  73
      Software Programming of Device Addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
      I2C Address Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
      Configuration Blocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
      Cascaded/Parallel Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
      UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
      Base Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
      UART Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
      UART-to-I2C Conversion  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  76
      UART Bypass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  77
      Device Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  77
  Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  77
  Manual Programming of the Spread-Spectrum Divider  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  77
      Equation: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  77
  Board Layout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  78
      Power-Supply Circuits and Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  78
      High-Frequency Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  78
  ESD Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  78
www.maximintegrated.com                                                                                                                                    Maxim Integrated │ 3


MAX96705A                                                                        16-Bit GMSL Serializer with High-Immunity/
                                                                              Bandwidth Mode and Coax/STP Cable Drive
                                        TABLE OF CONTENTS (CONTINUED)
   Compatibility with Other GMSL Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  79
   Device Configuration and Component Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
      Internal Input Pulldowns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  79
      Three-Level Configuration Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  79
      I2C/UART Pullup Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  80
      AC-Coupling Capacitors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  80
      Cables and Connectors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  80
   PRBS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  80
   GPI/GPO  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  80
      Fast Detection of Loss-of-Lock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  81
      Providing a Frame Sync (Camera Applications) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  81
   Entering/Exiting Sleep Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  81
Typical Application Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
                                                                LIST OF FIGURES
Figure 1. Serial-Output Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 2. Output Waveforms at OUT+, OUT-  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 3. Single-Ended Output Template . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 4. Worst-Case Pattern Input  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 5. Parallel Clock Input Requirements  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 6. I2C Timing Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 7. Differential Output Template  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 8. Input Setup and Hold Times  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 9. GPI-to-GPO Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 10. Serializer Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 11. Link Startup Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 12. Power-Up Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 13. 24-Bit Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 14. 27-Bit High-Bandwidth Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 15. 32-Bit Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 16. Coax Connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 17. Crossbar Switch Dataflow  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 18. Sync-Signal Format For Video-Timing Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 19. State Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 20. Crossbar-Switch Default Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 4


MAX96705A                                                                     16-Bit GMSL Serializer with High-Immunity/
                                                                            Bandwidth Mode and Coax/STP Cable Drive
                                           LIST OF FIGURES (CONTINUED)
Figure 21. GMSL-UART Data Format for Base Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Figure 22. GMSL-UART Protocol for Base Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Figure 23. SYNC Byte (0x79) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Figure 24. ACK Byte (0xC3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Figure 25. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)  . . . . . . . . 76
Figure 26. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 1)  . . . . . . . . 76
Figure 27. Human Body Model ESD Test Circuit  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Figure 28. IEC 61000-4-2 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Figure 29. ISO 10605 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
                                                               LIST OF TABLES
Table 1. Reverse Control-Channel Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Table 2. Link-Startup Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 3. Input Data-Width Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Table 4. Data-Rate Selection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Table 5. Crossbar Output to Serial Link Map (D23:0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Table 6. Crossbar Output to Serial Link Map (D31:24 and Special Packets) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Table 7. Legend . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Table 8. Timing-Generator Parameter Restrictions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Table 9. Output Spread . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Table 10. Spread Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Table 11. Modulation Coefficients and Maximum SDIV Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
Table 12. Feature Compatibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Table 13. Three-Level Configuration Input Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Table 14. Suggested Connectors and Cables for GMSL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
www.maximintegrated.com                                                                                                                                Maxim Integrated │ 5


MAX96705A                                                                                  16-Bit GMSL Serializer with High-Immunity/
                                                                                       Bandwidth Mode and Coax/STP Cable Drive
Absolute Maximum Ratings
AVDD to EP*.........................................................-0.5V to +1.9V                    Continuous Power Dissipation, TA = +70°C
DVDD to EP*.........................................................-0.5V to +1.9V                        TQFN (derate 34.5 mW/°C above +70°C)..............2758.6mW
IOVDD to EP*........................................................-0.5V to +3.9V                    Operating Temperature Range...........................-40°C to +115°C
OUT+, OUT- to EP*...............................................-0.5V to +1.9V                        Junction Temperature.......................................................+150°C
All Other Pins to EP*.............................-0.5V to (IOVDD + 0.5V)                             Storage Temperature Range............................. -40°C to +150°C
OUT+, OUT- Short Circuit to Ground or Supply........Continuous                                        Soldering Temperature (reflow)........................................+260°C
                                                                                                      *EP connected to IC ground.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Package Information
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”,
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing
pertains to the package regardless of RoHS status.
32-Pin TQFN-EP
 Package Code                                                                    T3255+8
 Outline Number                                                                  21-0140
 Land Pattern Number                                                             90-0013
 Single-Layer Board:
        Junction-to-Ambient Thermal Resistance (θJA)                             47
        Junction-to-Case Thermal Resistance (θJC)                                1.7
 Four-Layer Board:
        Junction-to-Ambient Thermal Resistance (θJA)                             29
        Junction-to-Case Thermal Resistance (θJC)                                1.7
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board.
For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
www.maximintegrated.com                                                                                                                                            Maxim Integrated │ 6


MAX96705A                                                  16-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
DC Electrical Characteristics
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP connected to PCB
ground, typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
        PARAMETER                SYMBOL                   CONDITIONS                     MIN        TYP      MAX      UNITS
 SINGLE-ENDED INPUTS (LCCEN, DIN_, PCLKIN, HS, VS, DE, BWS, DBL, HIM, MS, HVEN, PWDNB)
                                                                                        0.65 x
 High-Level Input Voltage           VIH                                                                                  V
                                                                                       VIOVDD
                                                                                                            0.35 x
 Low-Level Input Voltage            VIL                                                                                  V
                                                                                                           VIOVDD
 Input Current                       IIN    VIN = 0 to VIOVDD                             -20                +20        μA
 THREE-LEVEL INPUTS (CONF0, CONF1)
                                                                                         0.7 x
 High-Level Input Voltage           VIH                                                                                  V
                                                                                       VIOVDD
                                                                                                             0.3 x
 Low-Level Input Voltage            VIL                                                                                  V
                                                                                                           VIOVDD
                                            Open or connected to a driver with output
 Mid-Level Input Current           IINM                                                   -10                +10        μA
                                            in high impedance (Note 2)
 Input Current                       IIN    High or low, PWDNB high or low               -220                +220       µA
 SINGLE-ENDED OUTPUT (GPO)
 High-Level Output                                                                     VIOVDD
                                   VOH      IOH = -2mA                                                                   V
 Voltage                                                                                 - 0.2
 Low-Level Output
                                   VOL      IOL = 2mA                                                         0.2        V
 Voltage
                                            VO = 0V, VIOVDD = 3.0V to 3.6V                -16       -35       -64
 Output Short-Circuit Current       IOS                                                                                 mA
                                            VO = 0V, VIOVDD = 1.7V to 1.9V                 -3       -12       -21
 UART/I2C and GENERAL-PURPOSE I/Os (RX/SDA, TX/SCL, GPIO_) with OPEN-DRAIN OUTPUTS
                                                                                         0.7 x
 High-Level Input Voltage           VIH                                                                                  V
                                                                                       VIOVDD
                                                                                                             0.3 x
 Low-Level Input Voltage            VIL                                                                                  V
                                                                                                           VIOVDD
                                            VIN = 0 to VIOVDD (Note 3),
                                                                                         -110                 +5
 Input Current                       IIN    RX/SDA, TX/SCL                                                              µA
                                            VIN = 0 to VIOVDD (Note 3), GPIO_             -80                 +5
 Low-Level Open-Drain                       IOL = 3mA, VIOVDD = 1.7V to 1.9V                                  0.4
                                   VOL                                                                                   V
 Output Voltage                             IOL = 3mA, VIOVDD = 3.0V to 3.6V                                  0.3
 Input Capacitance                  CIN     Each pin (Note 4)                                                  10       pF
www.maximintegrated.com                                                                                    Maxim Integrated │ 7


MAX96705A                                                 16-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
DC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP connected to PCB
ground, typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
        PARAMETER                SYMBOL                  CONDITIONS                       MIN       TYP      MAX      UNITS
 DIFFERENTIAL OUTPUTS (OUT+, OUT-)
                                            Preemphasis off, high drive (Figure 1)        300       400      500
 Differential Output Voltage       VOD      3.3dB preemphasis, high drive (Figure 2)      350                610        mV
                                            3.3dB deemphasis, high drive (Figure 2)       240                425
 Change in VOD Between
 Complementary Output             ΔVOD                                                                        25        mV
 States
 Output Offset Voltage
                                   VOS      Preemphasis off                               1.1       1.4      1.56        V
 (VOUT+ + VOUT-)/2 = VOS
 Change in VOS Between
 Complementary Output             ΔVOS                                                                        25        mV
 States
                                            VOUT+ or VOUT- = 0V                           -60
 Output Short-Circuit Current       IOS                                                                                 mA
                                            VOUT+ or VOUT- = 1.9V                                             25
 Magnitude of Differential
                                   IOSD     VOD = 0V                                                          25        mA
 Output Short-Circuit Current
 Output-Termination
                                    RO      From OUT+ or OUT- to AVDD                      45        54       63         Ω
 Resistance (Internal)
 REVERSE CONTROL-CHANNEL RECEIVER OUTPUTS (OUT+, OUT-)
                                            Legacy                                                            27
 High-Switching Threshold         VCHR                                                                                  mV
                                            High immunity                                                     40
                                            Legacy                                        -27
 Low-Switching Threshold          VCLR                                                                                  mV
                                            High immunity                                 -40
 SINGLE-ENDED SERIAL OUTPUTS (OUT+ or OUT-)
                                            Preemphasis off, high drive (Figure 3)        375       500      625
 Single-Ended Output
                                    VO      3.3dB preemphasis, high drive (Figure 2)      435                765        mV
 Voltage
                                            3.3dB deemphasis, high drive (Figure 2)       300                535
                                            VOUT+ or VOUT- = 0V                           -69
 Output Short-Circuit Current       IOS                                                                                 mA
                                            VOUT+ or VOUT- = 1.9V                                             32
 Output-Termination
                                    RO      From OUT+ or OUT- to AVDD                      45        54       63         Ω
 Resistance (Internal)
www.maximintegrated.com                                                                                    Maxim Integrated │ 8


MAX96705A                                                    16-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
DC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP Connected to PCB
ground, typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
        PARAMETER                SYMBOL                     CONDITIONS                    MIN       TYP      MAX      UNITS
 POWER SUPPLY
                                            fPCLKIN = 116MHz, HIBW = 0, BWS = 0,
                                            default register values, AVDD + DVDD                     64        90
                                            (1.9V)
                                            fPCLKIN = 116MHz, HIBW = 0, BWS = 0,
                                                                                                     1.8      2.7
                                            default register values, IOVDD (3.6V)
                                            fPCLKIN = 116MHz, HIBW = 0, BWS =
                                            0, default register values, IOVDD (1.9V)                0.45     0.69
                                            (Note 4)
                                            fPCLKIN = 116MHz, HIBW = 1, BWS = 0,
                                            default register values, AVDD + DVDD                     62        83
                                            (1.9V)
 Supply Current, Worst-Case
                                   IWCS     fPCLKIN = 116MHz, HIBW = 1, BWS = 0,                                        mA
 Pattern (Figure 4)                                                                                  1.8      2.7
                                            default register values, IOVDD (3.6V)
                                            fPCLKIN = 116MHz, HIBW = 1, BWS =
                                            0, default register values, IOVDD (1.9V)                0.45     0.69
                                            (Note 4)
                                            fPCLKIN = 87MHz, BWS = 1,
                                            default register values, AVDD + DVDD                     61        85
                                            (1.9V)
                                            fPCLKIN = 87MHz, BWS = 1, default
                                                                                                     1.4      2.0
                                            register values, IOVDD (3.6V)
                                            fPCLKIN = 87MHz, BWS = 1, default
                                                                                                    0.37     0.61
                                            register values, IOVDD (1.9V) (Note 4)
 Sleep-Mode Supply Current         ICCS     Wake-up receiver enabled                                 40       100       µA
 Power-Down Supply Current         ICCZ     PWDNB = low                                              15        70       µA
 ESD PROTECTION
                                            Human Body Model, RD = 1.5kΩ,
                                                                                                     ±8
                                            CS = 100pF
                                            IEC 61000-4-2, RD = 330Ω, CS = 150pF,
                                                                                                     ±8
                                            Contact Discharge
                                            IEC 61000-4-2, RD = 330Ω, CS = 150pF,
 OUT+, OUT- (Note 5)              VESD                                                              ±15                 kV
                                            Air Discharge
                                            ISO 10605, RD = 2kΩ, CS = 330pF,
                                                                                                     ±8
                                            Contact Discharge
                                            ISO 10605, RD = 2kΩ, CS = 330pF,
                                                                                                    ±15
                                            Air Discharge
                                            Human Body Model, RD = 1.5kΩ,
 All Other Pins (Note 6)          VESD                                                               ±4                 kV
                                            CS = 100pF
www.maximintegrated.com                                                                                    Maxim Integrated │ 9


MAX96705A                                                   16-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
AC Electrical Characteristics
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP connected to PCB
ground, typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
        PARAMETER                SYMBOL                    CONDITIONS                     MIN       TYP      MAX       UNITS
 PARALLEL CLOCK INPUT (PCLKIN)
                                            BWS = 0, HIBW = 0, single input              16.66                 58
                                            BWS = 0, HIBW = 1, single input              36.66                 58
                                            BWS = 1, single input                         12.5               43.5
 Clock Frequency                  fPCLKIN                                                                                MHz
                                            BWS = 0, HIBW = 0, double input              33.32                116
                                            BWS = 0, HIBW = 1, double input              73.33                116
                                            BWS = 1, double input                          25                  87
 Clock Duty Cycle                     DC    tHIGH/tT or tLOW/tT (Note 4, Figure 5)         35        50        65         %
 Clock Transition Time              tR, tF  (Note 4, Figure 5)                                                  4         ns
                                            1.74Gbps bit rate, 300kHz sinusoidal jitter
 Clock Jitter                          tJ                                                                     800         ps
                                            (Note 4)
 I2C/UART PORT TIMING
 I2C/UART Bit Rate                                                                         9.6               1000        kbps
                                            30% to 70%, CL = 10pF to 100pF, 1kΩ
 Output Rise Time                     tR                                                   20                 150         ns
                                            pullup to IOVDD
                                            70% to 30%, CL = 10pF to 100pF, 1kΩ
 Output Fall Time                      tF                                                  20                 150         ns
                                            pullup to IOVDD
 I2C TIMING (Figure 6)
                                            Low fSCL range: (I2CMSTBT = 010,
                                                                                           9.6                100
                                            I2CSLVSH = 10)
                                            Mid fSCL range: (I2CMSTBT 101,
 SCL Clock Frequency                 fSCL                                               > 100                 400        kHz
                                            I2CSLVSH = 01)
                                            High fSCL range: (I2CMSTBT = 111,
                                                                                        > 400                1000
                                            I2CSLVSH = 00)
                                            fSCL range, Low                                 4
 START Condition Hold Time        tHD:STA   fSCL range, Mid                                0.6                            µs
                                            fSCL range, High                              0.26
                                            fSCL range, Low                                4.7
 Low Period of SCL Clock            tLOW    fSCL range, Mid                                1.3                            µs
                                            fSCL range, High                               0.5
                                            fSCL range, Low                                 4
 High Period of SCL Clock          tHIGH    fSCL range, Mid                                0.6                            µs
                                            fSCL range, High                              0.26
                                            fSCL range, Low                                4.7
 Repeated START Condition
                                  tSU:STA   fSCL range, Mid                                0.6                            µs
 Setup Time
                                            fSCL range, High                              0.26
www.maximintegrated.com                                                                                    Maxim Integrated │ 10


MAX96705A                                                     16-Bit GMSL Serializer with High-Immunity/
                                                             Bandwidth Mode and Coax/STP Cable Drive
AC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP connected to PCB
ground, typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
         PARAMETER               SYMBOL                      CONDITIONS                   MIN       TYP      MAX       UNITS
                                            fSCL range, Low                                 0
 Data Hold Time                   tHD:DAT   fSCL range, Mid                                 0                             ns
                                            fSCL range, High                                0
                                            fSCL range, Low                               250
 Data Setup Time                  tSU:DAT   fSCL range, Mid                               100                             ns
                                            fSCL range, High                               50
                                            fSCL range, Low                                 4
 Setup Time for STOP
                                  tSU:STO   fSCL range, Mid                                0.6                            µs
 Condition
                                            fSCL range, High                              0.26
                                            fSCL range, Low                                4.7
 Bus-Free Time                      tBUF    fSCL range, Mid                                1.3                            µs
                                            fSCL range, High                               0.5
                                            fSCL range, Low                                                  3.45
 Data Valid Time                  tVD:DAT   fSCL range, Mid                                                   0.9         µs
                                            fSCL range, High                                                 0.45
                                            fSCL range, Low                                                  3.45
 Data Valid-Acknowledge
                                  tVD:ACK   fSCL range, Mid                                                   0.9         µs
 Time
                                            fSCL range, High                                                 0.45
                                            fSCL range, Low                                                    50
 Pulse Width of Spikes
                                     tSP    fSCL range, Mid                                                    50         ns
 Suppressed
                                            fSCL range, High                                                   50
 Capacitive Load of Each
                                     CB     Note 4                                                            100         pF
 Bus Line
 SWITCHING CHARACTERISTICS (Note 4)
                                            20% to 80%, VOD, 400mV differential
 Differential/Single-Ended
                                    tR, tF  RL = 100Ω, 500mV single-ended RL =                                250         ps
 Output Rise/Fall Time
                                            50Ω, serial bit rate = 1.74Gbps
 Total Serial-Output Jitter                 1.74Gbps PRBS, measured at VOD = 0V
                                   tTSOJ1                                                           0.25                  UI
 (Differential Output)                      differential, preemphasis disabled (Figure 7)
 Deterministic Serial-Output                1.74Gbps PRBS, measured at VOD = 0V
                                   tDSOJ2                                                           0.15                  UI
 Jitter (Differential Output)               differential, preemphasis disabled (Figure 7)
 Total Serial-Output Jitter                 1.74Gbps PRBS, measured at VO/2,
                                   tTSOJ1                                                           0.25                  UI
 (Single-Ended Output)                      preemphasis disabled (Figure 3)
 Deterministic Serial-Output                1.74Gbps PRBS, measured at VO/2,
                                   tDSOJ2                                                           0.15                  UI
 Jitter (Single-Ended Output)               preemphasis disabled (Figure 3)
 Parallel Data-Input Setup
                                    tSET    (Figure 8)                                      2                             ns
 Time
www.maximintegrated.com                                                                                    Maxim Integrated │ 11


MAX96705A                                                        16-Bit GMSL Serializer with High-Immunity/
                                                               Bandwidth Mode and Coax/STP Cable Drive
AC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP connected to PCB
ground, typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
         PARAMETER                SYMBOL                       CONDITIONS                         MIN      TYP        MAX      UNITS
 Parallel Data Input Hold
                                    tHOLD        (Figure 8) (Note 4)                               1                              ns
 Time
 GPI-to-GPO Delay                   tGPIO        Deserializer GPI to serializer GPO (Figure 9)                         350        µs
                                                 Spread spectrum enabled (Figure 10)
                                                                                                                      2065
                                                 (Notes 4, 7)
 Serializer Delay                     tSD                                                                                        Bits
                                                 Spread spectrum disabled (Figure 10)
                                                                                                                      1095
                                                 (Notes 4, 7)
 Link Start Time                    tLOCK        (Figure 11)                                                            2         ms
 Power-Up Time                        tPU        (Figure 12)                                                            7         ms
Note 1: Limits are 100% production tested at TA = +115°C. Limits over the operating temperature range are guaranteed by design
          and characterization, unless otherwise noted.
Note 2: To provide a mid-level voltage, leave the input open; or, if driven, put the driver in high-impedance state. High-impedance
          leakage current must be less than ±10μA.
Note 3: IIN min is due to voltage drop across the internal pullup resistor.
Note 4: Not production tested. Guaranteed by design.
Note 5: Specified pin to ground.
Note 6: Specified pin to all supply/ground.
Note 7: Measured in serial link bit times. Bit time = 1/(30 x fPCLKIN) for BWS = 0; bit time = 1/(40 x fPCLKIN) for BWS = 1.
www.maximintegrated.com                                                                                            Maxim Integrated │ 12


MAX96705A                                                                                                   16-Bit GMSL Serializer with High-Immunity/
                                                                                                           Bandwidth Mode and Coax/STP Cable Drive
Typical Operating Characteristics
(VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.)
                                                        SUPPLY CURRENT vs.                                                                                SUPPLY CURRENT vs.
                                                      PIXEL CLOCK FREQUENCY                                                                             PIXEL CLOCK FREQUENCY
                                                         (BWS = 0, HIBW = 0)                                                                               (BWS = 0, HIBW = 1)
                                                                                                toc01                                                                                             toc02
                                        75                                                                                                 75
                                                  PRBS ON,       PE = 0xB to 0xF                                                                     PRBS ON,       PE = 0xB to 0xF
                                                    COAX                                                                                               COAX
                                        70                                    PE = 0x1 to 0x4                                              70                                     PE = 0x1 to 0x4
                                                   MODE,                                                                                              MODE,
                                                   SS OFF                                                                                             SS OFF
                                        65                                                                                                 65
                  SUPPLY CURRENT (mA)                                                                               SUPPLY CURRENT (mA)
                                        60        DBL = 0                                                                                  60        DBL = 0
                                        55                                                                                                 55
                                        50                                                                                                 50
                                                                                            DBL = 1                                                                                           DBL = 1
                                        45                                                                                                 45
                                                                             PE OFF                                                                                            PE OFF
                                        40                                                                                                 40
                                             15         35        55         75            95      115                                          15         35        55         75           95        115
                                                       PIXEL CLOCK FREQUENCY (MHz)                                                                        PIXEL CLOCK FREQUENCY (MHz)
                                                        SUPPLY CURRENT vs.                                                                                 SUPPLY CURRENT vs.
                                                      PIXEL CLOCK FREQUENCY                                                                              PIXEL CLOCK FREQUENCY
                                                         (BWS = 1, HIBW = 0)                                                                                (BWS = 0, HIBW = 0)
                                                                                                toc03                                                                                              toc04
                                        70                                                                                                 65
                                                  PRBS ON, PE = 0xB to 0xF        DBL = 1                                                            PRBS ON,
                                                                                                                                                                          ALL SPREAD VALUES
                                                    COAX                                                                                               COAX
                                        65         MODE,                                                                                              MODE,
                                                                                                                                           60         PE OFF
                                                   SS OFF
                                        60    DBL = 0
                 SUPPLY CURRENT (mA)                                                                                 SUPPLY CURRENT (mA)
                                                                                                                                           55        DBL = 0
                                        55
                                                                                                                                           50
                                        50                                        PE = 0x1 to 0x4
                                                                                                                                           45                                                 DBL = 1
                                        45
                                                                             PE OFF
                                        40                                                                                                 40
                                             10             30          50            70              90                                        15         35        55         75           95        115
                                                      PIXEL CLOCK FREQUENCY (MHz)                                                                        PIXEL CLOCK FREQUENCY (MHz)
                                                        SUPPLY CURRENT vs.                                                                                SUPPLY CURRENT vs.
                                                      PIXEL CLOCK FREQUENCY                                                                             PIXEL CLOCK FREQUENCY
                                                         (BWS = 0, HIBW = 1)                                                                               (BWS = 1, HIBW = 0)
                                                                                                toc05                                                                                             toc06
                                        65                                                                                                 65
                                                  PRBS ON,             ALL SPREAD VALUES                                                             PRBS ON,                    ALL SPREAD
                                                    COAX                                                                                               COAX                        VALUES
                                                   MODE,                                                                                              MODE,
                                        60                                                                                                 60
                                                   PE OFF                                                                                             PE OFF
                                                                                                                                                     DBL = 0
                 SUPPLY CURRENT (mA)                                                                                SUPPLY CURRENT (mA)
                                        55        DBL = 0                                                                                  55
                                        50                                                                                                 50
                                        45                                                  DBL = 1                                        45
                                                                                                                                                                                             DBL = 1
                                        40                                                                                                 40
                                             15         35        55         75            95     115                                           10             30         50            70              90
                                                       PIXEL CLOCK FREQUENCY (MHz)                                                                        PIXEL CLOCK FREQUENCY (MHz)
www.maximintegrated.com                                                                                                                                                                                 Maxim Integrated │ 13


MAX96705A                                                                                                                       16-Bit GMSL Serializer with High-Immunity/
                                                                                                                               Bandwidth Mode and Coax/STP Cable Drive
Typical Operating Characteristics (continued)
(VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.)
                                                      OUTPUT POWER SPECTRUM vs.                                                                                             OUTPUT POWER SPECTRUM vs.
                                                           PCLK FREQUENCY                                                                                                        PCLK FREQUENCY
                                                          (VARIOUS SPREAD)                                                                                                      (VARIOUS SPREAD)
                                                                                                           toc07                                                                                                                 toc08
                                              10                                                                                                                      10
                                                                                         fPCLKIN = 20MHz                                                                                                        fPCLKIN = 50MHz
                                               0           1% SPREAD                                                                                                   0         1% SPREAD
                                                                                              0.5% SPREAD                                                                                                         0.5% SPREAD
                                              -10                                                                                                                     -10
                                              -20                                                                                                                     -20
              SUPPLY CURRENT (mA)                                                                                                      SUPPLY CURRENT (mA)
                                              -30                                                                                                                     -30
                                              -40                                                                                                                     -40
                                              -50                                                                                                                     -50
                                              -60                                                                                                                     -60
                                              -70                       NO SPREAD                                                                                     -70                      NO SPREAD
                                                               2% SPREAD         4% SPREAD                                                                                            2% SPREAD         4% SPREAD
                                              -80                                                                                                                     -80
                                                    18.5      19.0    19.5        20.0    20.5    21.0       21.5                                                           47       48        49      50        51        52         53
                                                                PIXEL CLOCK FREQUENCY (MHz)                                                                                           PIXEL CLOCK FREQUENCY (MHz)
                                                    MAXIMUM PIXEL CLOCK FREQUENCY vs.                                                                                       MAXIMUM PIXEL CLOCK FREQUENCY vs.
                                                           STP CABLE LENGTH                                                                                                   COAX CABLE LENGTH (BER < 10-10)
                                                               (BER < 10-10)
                                                                                                           toc09                                                                                                                 toc10
                                              70                                                                                                                      70
                                                           NO PE, DBL = 0                              AEQ                                                                       NO PE, DBL = 0                                 AEQ
                                              60                                                                                                                      60
                PIXEL CLOCK FREQUENCY (MHz)
                                                                                                                                        PIXEL CLOCK FREQUENCY (MHz)
                                              50                                                                                                                      50
                                              40                                                                                                                      40
                                                                                                  9.7dB EQ                                                                                      NO EQ
                                                              NO EQ
                                              30                                                                                                                      30
                                                                4.3dB EQ                                                                                                                                4.3dB EQ
                                              20                                                                                                                      20
                                              10           BER CAN BE AS LOW AS 10-12 FOR                                                                             10          BER CAN BE AS LOW AS 10-12 FOR
                                                            CABLE LENGTHS LESS THAN 15m                                                                                            CABLE LENGTHS LESS THAN 15m
                                               0                                                                                                                       0
                                                     0           5           10          15       20          25                                                            0             10           20             30              40
                                                                STP CABLE LENGTH (m)                                                                                                      COAX CABLE LENGTH (m)
                                                           SERIAL LINK SWITCHING PATTERN                                                                                         SERIAL LINK SWITCHING PATTERN
                                                              WITH 4.4dB PREEMPHASIS                                                                                                WITH 3.3dB PREEMPHASIS
                                                              (1.5Gbps, 10m STP CABLE) toc11                                                                                       (1.5Gbps, 20m COAX CABLE) toc12
                                                                                                                   100mV/div                                                                                                               50mV/div
                                                                              200ps/div                                                                                                             200ps/div
www.maximintegrated.com                                                                                                                                                                                                                  Maxim Integrated │ 14


MAX96705A                                                                 16-Bit GMSL Serializer with High-Immunity/
                                                                         Bandwidth Mode and Coax/STP Cable Drive
Pin Configuration
                          TOP VIEW          TX/SCL/DBL   RX/SDA                         CONF1         CONF0         LCCEN
                                                                  AVDD    OUT+   OUT-
                                            24           23       22       21     20       19          18            17
                             PCLKIN    25                                                                                         16   PWDNB
                               DIN0    26                                                                                         15   MS/HVEN
                               DIN1    27                                                                                         14   GPIO1/BWS
                               DIN2    28                                                                                         13   GPO/HIM
                                                                         MAX96705A
                              DVDD     29                                                                                         12 IOVDD
                               DIN3    30                                                                                         11 DIN15/VS
                               DIN4    31                                                                                         10 DIN14/HS
                                                         +
                               DIN5    32                                                                                         9    DIN13/GPIO5/DE
                                                1          2        3       4      5         6            7             8
                                            DIN6         DIN7     DIN8    DIN9   AVDD
                                                                                        DIN10/GPIO2   DIN11/GPIO3   DIN12/GPIO4
                                                                     TQFN
                                                                  (5mm x 5mm)
Pin Description
                                                                                                                                                     REF
     PIN          NAME                                                   FUNCTION                                                                                 TYPE
                                                                                                                                                    SUPPLY
 POWER
                             1.8V Analog Power Supply. Bypass AVDD to EP with 0.1μF, and
     5, 22         AVDD      0.001μF capacitors as close as possible to the device with the                                                                       Power
                             smaller value capacitor closest to AVDD.
                             I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass
                             IOVDD to EP with 0.1μF and 0.001μF capacitors as close as
      12          IOVDD                                                                                                                                           Power
                             possible to the device with the smaller value capacitor closest to
                             IOVDD.
                             1.8V Digital Power Supply. Bypass DVDD to EP with 0.1μF, and
      29          DVDD       0.001μF capacitors as close as possible to the device with the                                                                       Power
                             smaller value capacitor closest to DVDD.
www.maximintegrated.com                                                                                                                                 Maxim Integrated │ 15


MAX96705A                                                     16-Bit GMSL Serializer with High-Immunity/
                                                            Bandwidth Mode and Coax/STP Cable Drive
Pin Description (continued)
                                                                                                      REF
      PIN          NAME                                     FUNCTION                                                TYPE
                                                                                                    SUPPLY
                               Exposed Pad. EP is internally connected to device ground. Must
      EP              —        connect EP to the PCB ground plane through a via array for proper                    Power
                               thermal and electrical performance.
 HIGH-SPEED DIGITAL
 Single Function
        1           DIN6       Parallel Data Input. Internal pulldown to EP.                         IOVDD          Digital
        2           DIN7       Parallel Data Input. Internal pulldown to EP.                         IOVDD          Digital
        3           DIN8       Parallel Data Input. Internal pulldown to EP.                         IOVDD          Digital
        4           DIN9       Parallel Data Input. Internal pulldown to EP.                         IOVDD          Digital
                               Parallel Clock Input with Internal Pulldown to EP. Latches parallel
       25          PCLKIN                                                                            IOVDD          Digital
                               data inputs and provides the PLL reference clock.
       26           DIN0       Parallel Data Input. Internal pulldown to EP.                         IOVDD          Digital
       27           DIN1       Parallel Data Input. Internal pulldown to EP.                         IOVDD          Digital
       28           DIN2       Parallel Data Input. Internal pulldown to EP.                         IOVDD          Digital
       30           DIN3       Parallel Data Input. Internal pulldown to EP.                         IOVDD          Digital
       31           DIN4       Parallel Data Input. Internal pulldown to EP.                         IOVDD          Digital
       32           DIN5       Parallel Data Input. Internal pulldown to EP.                         IOVDD          Digital
 Multifunction
                               Parallel Data Input/GPIO. Defaults to parallel data input on power-
        6       DIN10/GPIO2 up. Parallel data input has internal pulldown to EP. GPIO2 has an        IOVDD          Digital
                               open-drain input/output with internal 60kΩ pullup to IOVDD.
                               Parallel Data Input/GPIO. Defaults to parallel data input on power-
        7       DIN11/GPIO3 up. Parallel data input has internal pulldown to EP. GPIO3 has an        IOVDD          Digital
                               open-drain input/output with internal 60kΩ pullup to IOVDD.
                               Parallel Data Input/GPIO. Defaults to parallel data input on power-
        8       DIN12/GPIO4 up. Parallel data input has internal pulldown to EP. GPIO4 has an        IOVDD          Digital
                               open-drain input/output with internal 60kΩ pullup to IOVDD.
                               Parallel Data Input/GPIO/Data Enable with Internal Pulldown to EP.
                   DIN13/      Defaults to parallel data input on power-up. GPIO5 has an open-
        9                                                                                            IOVDD          Digital
                 GPIO5/DE      drain input/output with internal 60kΩ pullup to IOVDD. Data enable
                               input in high-bandwidth mode.
                               Parallel Data Input/Horizontal Sync with Internal Pulldown to EP.
                               Defaults to parallel data input on power-up. Defaults to horizontal-
       10         DIN14/HS                                                                           IOVDD          Digital
                               sync input when HS/VS encoding is enabled, or when in high-
                               bandwidth mode.
                               Parallel Data Input/Vertical Sync with Internal Pulldown to EP.
                               Defaults to parallel data input on power-up. Defaults to vertical-
       11         DIN15/VS                                                                           IOVDD          Digital
                               sync input when HS/VS encoding is enabled, or when in high-
                               bandwidth mode.
 Multifunction Configuration (from LCCEN)
www.maximintegrated.com                                                                                   Maxim Integrated │ 16


MAX96705A                                                    16-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
Pin Description (continued)
                                                                                                    REF
     PIN            NAME                                   FUNCTION                                                TYPE
                                                                                                  SUPPLY
                             GPIO1/Bus-Width Select Input. Function is determined by the state
                             of LCCEN. GPIO1 (LCCEN = high): Open-drain, general-purpose
      14        GPIO1/BWS    input/output with internal 60kΩ pullup to IOVDD. BWS (LCCEN =         IOVDD          Digital
                             low): Input with internal pulldown to EP. Set BWS = low for 22-bit
                             input latch. Set BWS = high for 30-bit input latch.
                             Mode-Select/HS and VS Encoding Enable Input with Internal
                             Pulldown to EP. Function is determined by the state of LCCEN.
                             MS (LCCEN high): Set MS low to select base mode. Set MS high
      15          MS/HVEN                                                                          IOVDD          Digital
                             to select bypass mode. HVEN: (LCCEN low): Set HVEN = high to
                             enable HS/VS encoding. Set HVEN = low to disable HS/VS
                             encoding.
                             Local Control-Channel Enable input with internal Pulldown to EP.
                             LCCEN = high enables the control-channel interface pins. LCCEN
      17           LCCEN                                                                           IOVDD          Digital
                             = low disables the control-channel interface pins and selects an
                             alternate function on the indicated pins.
                             Transmit/Serial Clock/Double Mode. Function is determined by the
                             state of LCCEN. TX/SCL (LCCEN = high): Input/output with internal
                             30kΩ pullup to IOVDD. In UART mode, TX/SCL is the Tx output of
                             the serializer's UART. In I2C mode, TX/SCL is the SCL input/output
      24        TX/SCL/DBL                                                                         IOVDD          Digital
                             of the serializer's I2C master/slave. TX/SCL has an open-drain
                             driver and requires a pullup resistor. DBL (LCCEN = low): Input with
                             internal pulldown to EP. Set DBL = high to use double-input mode.
                             Set DBL = low to use single-input mode.
 Configuration and Interface
                             General-Purpose Output/High-Immunity Mode Input with internal
                             Pulldown to EP. HIM is latched at power-up or when resuming from
                             power-down mode (PWDNB = low), and switches to GPO output
                             automatically after power-up. Connect HIM to IOVDD with a 30kΩ
      13          GPO/HIM    resistor to set high, or leave open to set low. HIGHIMM can be        IOVDD          Digital
                             programmed to a different value after power-up. HIGHIMM in the
                             deserializer must be set to the same value. GPO output follows the
                             state of the GPI (or INT) input on the GMSL deserializer. GPO is
                             low upon power-up or when PWDNB is low.
                             Active-Low, Power-Down Input with Internal Pulldown to EP.
      16           PWDNB     To reduce power consumption, set PWDNB low to enter power-            IOVDD          Digital
                             down mode.
                             Configuration 0. Three-level configuration input (Table 13). CONF0
      18           CONF0     pin value is latched at power-up, or when resuming from power-        IOVDD          3-Level
                             down mode.​
                             Configuration 1. Three-level configuration input (Table 13). CONF1
      19           CONF1     pin value is latched at power up or when resuming from power-         IOVDD          3-Level
                             down mode.​
      20            OUT-     Inverting Coax/Twisted-Pair Serial Output.                                           Digital
      21            OUT+     Noninverting Coax/Twisted-Pair Serial Output                                         Digital
                             Receive/Serial Data. Input/output with internal 30kΩ pullup to
                             IOVDD. In UART mode, RX/SDA is the Rx input of the serializer's
      23           RX/SDA    UART. In I2C mode, RX/SDA is the SDA input/output of the              IOVDD          Digital
                             serializer's I2C master/slave. RX/SDA has an open-drain driver and
                             requires a pullup resistor.
www.maximintegrated.com                                                                                 Maxim Integrated │ 17


MAX96705A                                                               16-Bit GMSL Serializer with High-Immunity/
                                                                     Bandwidth Mode and Coax/STP Cable Drive
Functional Block Diagram
         PCLKIN                                                                        SSPLL
                                                                                                                                  MAX96705A
                                                                                      CLKDIV
        DIN[9:0]                        16 x 1
                      TIMING         HSLATCH
       DIN14/HS                      (SINGLE)
                    GENERATOR        VS                 CROSSPOINT
       DIN15/VS                                            SWITCH           VIDEO                                                                    OUT+
                                         OR
                                                                                                  SCRAMBLE/             PARALLEL
                                                           ANY 32                                                                     CML TX         OUT-
                                                                                                  HVEN/CRC/             TO SERIAL
                             4          16 x 2           INPUTS TO
                                       LATCH                                 FIFO                    PARITY/
                                                        ANY 22/24/30
    DIN10/GPIO2                         (DBL)                                SYNC                    ENCODE
                                                          OUTPUTS
    DIN11/GPIO3
    DIN12/GPIO4            4                                                           FCC
                                                                                                                                        RX
 DIN13/GPIO5/DE                                                      DBL
                                            BWS
                                                                     HIM
                                GPIO                  CONTROL
                                                                                                                  REVERSE CONTROL
     GPIO1/BWS                                                                          UART/I2C
                                                                                                                      CHANNEL
                                              PWDNB CONF[1:0] LCCEN MS/HVEN                 TX/
                                                                              GPO/HIM                    RX/
                                                                                           SCL/
                                                                                           DBL          SDA
                                                                                               RL/2
                                                                             OUT+
                                                                                 VOD
                                                                                                                            VOS
                                                                             OUT-
                                                                                               RL/2
                                                                                                                     GND
                                                                                                ((OUT+) + (OUT-))/2
        OUT-
                             VOS(-)                                                 VOS(+)                                             VOS(-)
        OUT+
                                                                            DVOS = |VOS(+) - VOS(-)|
                                                                                  VOD(+)
                                                                                                                                              VOD = 0V
                                 VOD(-)                                     DVOD = |VOD(+) - VOD(-)|                                   VOD(-)
    (OUT+) - (OUT-)
Figure 1. Serial-Output Parameters
www.maximintegrated.com                                                                                                           Maxim Integrated │ 18


MAX96705A                                                         16-Bit GMSL Serializer with High-Immunity/
                                                                Bandwidth Mode and Coax/STP Cable Drive
                                       OUT+
                                   VOS                                                     VOD(P)    VOD(D)
                                       OUT-
                                                                  SERIAL-BIT
                                                                      TIME
Figure 2. Output Waveforms at OUT+, OUT-
                                       OUT+                  VO/2    VO            VO/2       VO
                                         OR
                                        OUT-
Figure 3. Single-Ended Output Template
                                              PCLKIN
                                                 DIN_
                                       NOTE: PCLKIN PROGRAMMED FOR RISING LATCH EDGE.
Figure 4. Worst-Case Pattern Input
                                                                                                  tT
                                                                                                                                 VIH MIN
PCLKIN                                                                                                      tHIGH
                                                                                                                                 VIL MAX
                        tF                         tR                                 tLOW
Figure 5. Parallel Clock Input Requirements
www.maximintegrated.com                                                                                           Maxim Integrated │ 19


MAX96705A                                                                   16-Bit GMSL Serializer with High-Immunity/
                                                                          Bandwidth Mode and Coax/STP Cable Drive
                          START             BIT 7                                                                     STOP
                        CONDITION           MSB                     BIT 6              BIT 0      ACKNOWLEDGE      CONDITION
 PROTOCOL
                           (S)              (A7)                    (A6)               (R/W)              (A)          (P)
                 tSU;STA               tLOW     tHIGH
                                                                 1/fSCL
                                                                                                                                   VIOVDD x 0.7
      SCL
                                                                                                                                   VIOVDD x 0.3
                   tBUF                                                            tSP
                                             tr         tf
                                                                                                                                        VIOVDD x 0.7
      SDA
                                                                                                                                        VIOVDD x 0.3
                             tHD;STA                         tSU;DAT       tHD;DAT           tVD;DAT          tVD;ACK      tSU;STO
Figure 6. I2C Timing Parameters
                                     800mVP-P
                                                     t TSOJ1                                       t TSOJ1
                                                         2                                             2
Figure 7. Differential Output Template
www.maximintegrated.com                                                                                                      Maxim Integrated │ 20


MAX96705A                                                          16-Bit GMSL Serializer with High-Immunity/
                                                                 Bandwidth Mode and Coax/STP Cable Drive
                                                                                          VIH MIN
              PCLKIN
                                                                  VIL MAX
                                                           tSET                                   tHOLD
                                                VIH MIN                                                   VIH MIN
                 DIN_
                                                VIL MAX                                                   VIL MAX
                                                        NOTE: PCLKIN PROGRAMMED FOR RISING LATCHING EDGE.
Figure 8. Input Setup and Hold Times
                                                                                    VIH_MIN
                                 DESERIALIZER
                                     GPI
                                              VIL_MAX
                                                          tGPIO                   tGPIO
                                                                   VOH_MIN
                                  SERIALIZER
                                     GPO
                                                                                            VOL_MAX
Figure 9. GPI-to-GPO Delay
www.maximintegrated.com                                                                                           Maxim Integrated │ 21


MAX96705A                                                    16-Bit GMSL Serializer with High-Immunity/
                                                            Bandwidth Mode and Coax/STP Cable Drive
                                                                               EXPANDED TIME SCALE
            DIN_
                       N      N+1           N+2                            N+3                                   N+4
         PCLKIN
                                                                N-1                                  N
         OUT+/-
                                                 tSD
                                                                                 FIRST BIT              LAST BIT
Figure 10. Serializer Delay
                              PCLKIN
                                                             tLOCK
                                                                    500Fs
                                       SERIAL LINK INACTIVE                       SERIAL LINK ACTIVE
                             REVERSE CONTROL CHANNEL              CHANNEL       REVERSE CONTROL CHANNEL
                                     ENABLED                      DISABLED               AVAILABLE
                                                            PWDNB MUST BE HIGH
Figure 11. Link Startup Time
www.maximintegrated.com                                                                                 Maxim Integrated │ 22


MAX96705A                                                          16-Bit GMSL Serializer with High-Immunity/
                                                                Bandwidth Mode and Coax/STP Cable Drive
                         PCLKIN
                                          VIH1
                      PWDNB
                                                     tPU
                                                  POWERED UP,
                          POWERED DOWN         SERIAL LINK INACTIVE               POWERED UP, SERIAL LINK ACTIVE
                                                                               500µs
                                                                                                     REVERSE CONTROL
                                       REVERSE CONTROL CHANNEL DISABLED
                                                                                                     CHANNEL ENABLED
 Figure 12. Power-Up Delay
Detailed Description                                                    Operating Modes
The MAX96705A is a compact device with features                         The GMSL devices are configurable to operate in many
especially suited for automotive camera applications. The               modes depending on the application. These modes allow
device operates at a variety of input widths and word                   for a more efficient use of serial bandwidth. Most of these
rates up to a total serial-data rate up to 1.74Gbps. High-              settings are set during system design, and are configured
bandwidth mode offers a 116MHz parallel clock rate with                 using the external configuration pins or through register
12 bits of video data and 2 bits of sync (HS/VS) data. An               bits.
embedded 9.6kbps to 1Mbps control channel programs                      Video/Configuration Link
the serializer, deserializer, and any attached UART or I2C
                                                                        In normal operation, the serializer runs in video link mode
peripherals.
                                                                        (serializer SEREN = 1) with video data and control data
To promote safety applications, the device features                     sent across the serial link. Set SEREN = 0 in the serializer
CRC protection of video and control data. In addition,                  to turn off serialization. The serializer powers up in video
control-channel retransmission and high-immunity modes                  link mode and requires a valid PCLK for operation.
reduce the effects of bit errors corrupting communication.
                                                                        A configuration link is available to set up the serializer,
Preemphasis and a PRBS tester allow for in-system
                                                                        deserializer, and peripherals when PCLK is not available.
evaluation and optimization of the link quality.
                                                                        Set SEREN = 0 and CLINK = 1 in the serializer to enable
This MAX96705A operates over the -40°C to +115°C                        the configuration link (SEREN = 1 forces the serializer into
automotive temperature range.                                           video link mode). Once PCLK has been established, turn
Serial Link Signaling and Data Format                                   on the video link (SEREN = 1).
The serializer scrambles the input parallel data and                    By default, video link mode requires a valid PCLK for
combines this with the forward control data. The data                   operation. Set AUTO_CLINK bit = 1 and SEREN = 1 in the
is then encoded for transmission and output as a single                 serializer to have the device automatically switch between
serialized bitstream at several times the input word rate               the video link and configuration link whenever PCLK is
(depending on bus width). The deserializer receives the                 not present.
serial data and recovers the clock signal. The data is then
deserialized, decoded, and descrambled into parallel
output data and forward control data.
www.maximintegrated.com                                                                                              Maxim Integrated │ 23


MAX96705A                                                 16-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
Single/Double Mode                                            Bus Widths
Single-/double-mode operation configures the available        The serial link has multiple bus-width settings that
1.74Gbps bandwidth into a variety of widths and word          determine the parallel bus width and the resulting parallel
rates. Single-mode operation is compatible with all GMSL      word rate. The serial link operates to a maximum serial
devices and serializers, yielding one parallel word for       bit rate of 1.74Gbps. The BWS bit determines if each
each serial word. Double mode serializes two half-width       serial packet is 30 or 40 bits long, which translates to a
parallel words for each serial word, resulting in a 2x        maximum serial packet rate (and resulting maximum
increase in the parallel word rate range (compared to         parallel word rate) of 58MHz or 43.5MHz when BWS = 0
single mode). Set DBL = 0 for single-mode operation and       or 1 respectively. Encoding translates the 24, 27, or 32
DBL = 1 for double-mode operation.                            parallel bits into 30- or 40-bit serial packets. One bit is
                                                              used for parity, while a second is reserved for the control
HS/VS Encoding
                                                              channel. An additional 6 bits are used during optional
By default, GMSL assigns a video bit slot to HSYNC,           6-bit CRC. In addition, double mode splits the remaining
VSYNC, and DE (if used). With HS/VS encoding, the             word size in half, if used. The remaining bits can be used
device instead encodes special packets to sync signals to     for video bits (minus any sync bits if H/V encoding is not
free up additional video bit slots. HS/VS encoding is on by   used)
default when the device is in high-bandwidth mode (HIBW
= 1). DE is encoded only when HIBW = 1 and DE_EN =            The following modes list the internal bus widths. The
1. Set HVEN = 1 to turn on HS/VS encoding when HIBW           number of available input and output pins may limit the
= 0 (DE, if enabled, uses up a video bit). HS/VS encoding     actual bus width available.
requires that HSYNC, VSYNC, and DE (if used) remain           ●● 24-Bit Mode (Figure 13)
high during the active video and low during the blanking      When BWS = 0 and HIBW = 0, the 30-bit serial packet
period. Use HS/VS inversion when using reverse-polarity       corresponds with three 8b/10b symbols representing 24
sync signals.                                                 bits (24-bit mode). After the parity and control channel,
Error Detection                                               this leaves 16/22 bits of video data if CRC is/or is not used
                                                              (single mode), or 8/11 bits of video data if CRC is/or is not
The serial link's 8b/10b encoding/decoding and 1-bit
                                                              used (double mode).
parity detect bit errors that occur on the serial link. An
optional 6-bit CRC check is available at the expense of 6     ●● 27-Bit High-Bandwidth Mode (Figure 14)
video bits (when HIBW = 0). To activate 6-bit CRC mode,       When BWS = 0 and HIBW = 1 (high-bandwidth mode),
set PXL_CRC = 1 in the remote-side device first, then in      the 30-bit serial packet represents three 9b/10b symbols
the local-side device. When using 6-bit CRC mode, the         representing 27 bits. After the parity and control channel,
available internal bus width is reduced by 6 bits in single-  this leaves 19/25 bits of video data if CRC is/or is not used
input mode (DBL = 0) and 3 bits in double-input mode          (single mode), or 9/12 bits of video data if CRC is/or is not
(DBL = 1). Note that the input bus width may already have     used (double mode).
been reduced due to pin availability of the serializer or
                                                              ●● 32-Bit Mode (Figure 15)
deserializer; thus, the reduction of bandwidth from CRC
may not be visible (see Table 3).                             When BWS = 1, the 40-bit serial packet corresponds with
                                                              four 8b/10b symbols representing 32 bits (32-bit mode).
An additional 32-bit video line CRC is available by
                                                              After parity and control channel, this leaves 24/30 bits of
setting LINE_CRC_EN = 1. When enabled, the serializer
                                                              video data if CRC is/or is not used (single mode), or 12/15
calculates the 32-bit CRC of the video line and sends this
                                                              bits of video data if CRC is/or is not used (double mode).
information during the blanking period. The deserializer
compares the received CRC with the video line data. The
deserializer's LINE_CRC_ERR bit latches when a CRC
error is detected. LINE_CRC_ERR clears when read.
www.maximintegrated.com                                                                                Maxim Integrated │ 24


MAX96705A                                                                       16-Bit GMSL Serializer with High-Immunity/
                                                                              Bandwidth Mode and Coax/STP Cable Drive
                                                                    24-BIT
                                                                    MODE
                                                           22 BITS                                              2 BITS
        SERIAL
                      D0     D1                          D15     D16     D17    D18     D19   D20     D21     FCC    PCB
         DATA
                         NO PXL_CRC                                          PXL_CRC ON
                                                                                                                                   PACKET PARITY-
                                                                                                                                     CHECK BIT
                                                                                                           6
              22 VIDEO                                             16 VIDEO                            PXL_CRC                        FORWARD
                BITS                                                 BITS                                BITS                     CONTROL-CHANNEL
                                                                                                                                         BIT
                                                                                                                                     RX/     TX/
       D0     D1          D21                              D0      D1           D15     D16   D17     D18     D19     D20  D21
                                                                                                                                     SDA     SCL
                                                                                                                                        UART/I2C
          DBL = 0                   DBL = 1
                                                                        DBL = 0               DBL = 1
                                               11 x 2
                                               VIDEO                                                                 8x2
              22 VIDEO                         BITS*                                                                VIDEO          PXL_CRC
                BITS*                                                             16 VIDEO                           BITS*
                                                                                    BITS*
                                      D11    D12          D21
       D0     D1          D21                                                                              D8      D9         D15
                                      D0      D1          D10              D0     D1          D15
        NO PXL_CRC, DBL = 0
                                                                                                           D0      D1          D7
            58MHz (max)                 NO PXL_CRC, DBL = 1                  PXL_CRC ON, DBL = 0
                                            116MHz (max)                         58MHz (max)                 PXL_CRC ON, DBL = 1
                                                                                                                116MHz (max)
             *INTERNAL BITS. INPUT/OUTPUT PIN AVAILABILITY MAY LIMIT THE EXTERNAL BUS WIDTH.
Figure 13. 24-Bit Mode Serial-Data Format
www.maximintegrated.com                                                                                                           Maxim Integrated │ 25


MAX96705A                                                                        16-Bit GMSL Serializer with High-Immunity/
                                                                              Bandwidth Mode and Coax/STP Cable Drive
                                                                               27-BIT
                                                                               MODE
                                                                      25 BITS                                                         2 BITS
        SERIAL
                      D0     D1                          D15    D16     D17     D18    D19      D20    D21    D22    D23     D24   FCC     PCB
         DATA
                              NO PXL_CRC                                PXL_CRC ON
                                                                                                                                                  PACKET PARITY-
                                                                                                                                                    CHECK BIT
                                                                                                            6
              25 VIDEO                                            19 VIDEO                              PXL_CRC                                      FORWARD
                BITS                                                BITS                                  BITS                                   CONTROL-CHANNEL
                                                                                                                                                         BIT
                                                                                                                                                     RX/     TX/
      D0      D1          D24                              D0     D1            D15    D16      D17    D18    D22    D23     D24                     SDA     SCL
                                                                                                                                                       UART/I2C
          DBL = 0                   DBL = 1
                                                                       DBL = 0                 DBL = 1
                                                12 x 2
                                               VIDEO                                                                       9x2
              25 VIDEO                          BITS*                                                                     VIDEO                  PXL_CRC
                BITS*                                                                   19 VIDEO                          BITS*
                                                                                          BITS*
                                      D12     D13         D23      D24
      D0      D1          D24                                                                                     D9    D10         D17      D18
                                      D0      D1          D11                    D0     D1            D18
        NO PXL_CRC, DBL = 0
                                                                                                                  D0     D1          D8
            58MHz (max)                 NO PXL_CRC, DBL = 1                       PXL_CRC ON, DBL = 0
                                            116MHz (max)                              58MHz (max)                  PXL_CRC ON, DBL = 1
                                                                                                                      116MHz (max)
             *INTERNAL BITS. INPUT/OUTPUT PIN AVAILABILITY MAY LIMIT THE EXTERNAL BUS WIDTH.
Figure 14. 27-Bit High-Bandwidth Mode Serial-Data Format
www.maximintegrated.com                                                                                                                          Maxim Integrated │ 26


MAX96705A                                                                       16-Bit GMSL Serializer with High-Immunity/
                                                                             Bandwidth Mode and Coax/STP Cable Drive
                                                                   32-BIT
                                                                   MODE
                                                          30 BITS                                                2 BITS
        SERIAL
                      D0    D1                          D23     D24     D25     D26     D27   D28     D29     FCC     PCB
         DATA
                          NO PXL_CRC                                    PXL_CRC ON
                                                                                                                                     PACKET
                                                                                                                                     PARITY-
                                                                                                                                    CHECK BIT
                                                                                                            6
              30 VIDEO                                            24 VIDEO                              PXL_CRC                     FORWARD
                BITS                                                BITS                                  BITS                   CONTROL-CHANNEL
                                                                                                                                       BIT
                                                                                                                                   RX/     TX/
      D0      D2          D29                             D0      D2            D23       D24   D25    D26    D27     D28   D29    SDA    SCL
                                                                                                                                      UART/I2C
           DBL = 0                DBL = 1
                                                                       DBL = 0                DBL = 1
                                              15 x 2
                                              VIDEO                                                                 12 x 2
              30 VIDEO                        BITS*                                                                VIDEO           PXL_CRC
                BITS*                                                             24 VIDEO                          BITS*
                                                                                    BITS*
                                     D15    D16          D29
      D0      D1          D29                                                                             D12    D13         D23
                                     D0      D1          D14              D0      D1          D23
        NO PXL_CRC, DBL = 0
                                                                                                           D0     D1         D11
            43.5MHz (max)              NO PXL_CRC, DBL = 1                  PXL_CRC ON, DBL = 0
                                           87MHz (max)                         43.5MHz (max)                PXL_CRC ON, DBL = 1
                                                                                                                87MHz (max)
        *INTERNAL BITS. INPUT/OUTPUT PIN AVAILABILITY MAY LIMIT THE EXTERNAL BUS WIDTH.
Figure 15. 32-Bit Mode Serial-Data Format
www.maximintegrated.com                                                                                                           Maxim Integrated │ 27


MAX96705A                                                 16-Bit GMSL Serializer with High-Immunity/
                                                        Bandwidth Mode and Coax/STP Cable Drive
Control Channel and Register Programming                           I2C Interface
The control channel sends information across the serial            The serial link connects the serializer and deserializer I2C
link for control of the serializer, deserializer, and any          interfaces together through the control channel. When
attached peripherals. The control channel is multiplexed           an I2C master sends a command to one side of the link
onto the serial link and is available with or without the          (local side) the control channel forwards this information
video channel.                                                     to and from the other side of the link (remote side),
                                                                   allowing a single microcontroller to configure the serializer,
Forward Control Channel                                            deserializer, and peripherals. The microcontroller can
Control data sent from the serializer to the deserializer is       be located on the serializer side (display applications)
sent on the forward control channel. The data is encoded           and the deserializer side (camera applications). Dual
as one of the serial bits in the forward high-speed link.          microcontroller operations are supported as long as
After deserialization, the forward control-channel data is         a software-arbitration method is used. The serial link
extracted from the serial link. The forward control-channel        assumes that only one microcontroller is talking at any
bandwidth exceeds the maximum external control data                given time.
rate, and all data sent on the forward control channel
appears on the remote side after transmission delay of a           Remote-End Operation
few bit times.                                                     When an I2C master initiates communication on the local
                                                                   slave device (the serializer/deserializer directly connected
Reverse Control Channel                                            to the master), the remote-side device acts as a master
Control data sent from the deserializer to the serializer          device that sends data forwarded from the local-side
is sent on the reverse control channel. The data is                device, and forwards any data received from peripherals
encoded as a series of 1μs pulses, with a maximum raw              attached to the remote-side device. This remote-
data rate of 1Mbps. High-immunity mode is available to             side master device operates according to the timing
increase the robustness of the reverse control channel             settings in the I2C master setting register. Set the master
at a reduced raw bit rate of 500kbps. In Table 1, setting          settings to match the timing settings used by the
the REV_FAST bit = 1 increases this rate back to 1Mbps.            external microcontroller.
In I2C mode, when the input data rate (after encoding)
exceeds the reverse data rate, the input clock is held             Clock-Stretch Timing
through clock stretching to slow the external clock to             The I2C interface uses clock stretching to allow time for
match the internal bit rate.                                       data to be forwarded across the serial link. The master
                                                                   microcontroller, along with any attached peripherals, must
UART Interface                                                     accept clock stretching of the GMSL devices.
The UART interface, compatible with all GMSL devices,
sends commands from device to device through several               Packet-Based I2C
UART packets. Two modes are available: base mode                   A packet-based control channel is available for enhanced
and bypass mode. Base mode is used to communicate                  error handling of the control channel. This control-
with the serializer, deserializer, and to I2C peripherals          channel method handles simultaneous GPI/GPO and
using UART-to-I2C translation. Bypass mode allows for              I2C transmission, along with error detection and
full-duplex UART communication to peripherals using any            retransmission.
UART protocol.
Table 1. Reverse Control-Channel Modes
                                                                  REVERSE CONTROL-                MAXIMUM UART/I2C BIT
      HIM PIN SETTING                 REVFAST BIT
                                                                     CHANNEL MODE                        RATE (kBPS)
                                                            Legacy reverse control-channel
              Low                          X                mode (compatible with all GMSL                    1000
                                                            devices)
                                           0                High-immunity mode                                 500
             High                                           Fast high-immunity mode
                                           1                (requires HIBW = 0, serial-data                   1000
                                                            rate > 1.25Gbps)
X = Don’t care.
www.maximintegrated.com                                                                                    Maxim Integrated │ 28


MAX96705A                                                16-Bit GMSL Serializer with High-Immunity/
                                                        Bandwidth Mode and Coax/STP Cable Drive
Packet Protocol Summary                                      Crossbar Switch
The packet-based control channel uses a synchronous,         The crossbar switch routes data between the parallel
symbol-based system to send data across the control          input/output and the SerDes. The anything-to-anything
channel. Data to be sent across the control channel          routing assures the mapping between the video source
is split into symbols and stored in a transmit queue         and destination. For each crossbar output (XBO_) an
and then sent across the link. If both GPI and I2C data      input multiplexer selects from the available crossbar
needs to be sent (e.g., when GPI transitions during an       inputs (XBI_) using the CROSSBAR_ register bits (Figure
I2C transmission), the symbols from both commands            17). Multiple crossbar outputs can use the same crossbar
are combined in the queue. If the transmit queue is          input. By default, the sync signals share the same inputs
empty, idle packets are sent across the link to maintain     as the MSBs of the video data.
control-channel lock. Received I2C packets are output as
determined by the microcontroller SCL rate (local device)    Video Timing Generator
or the programmed master bit rate (remote device). The       The serializer includes a programmable video timing
device holds SCL low (clock stretch) until data has been     generator to generate/retime the input sync signals. The
received from the remote-side device.                        timing generator can be used to modify a camera's input
                                                             timing, filter out glitches in the sync signals, or to reduce
Control-Channel Error Detection and Packet                   the number of required input sync signals. Each sync
Retransmission
                                                             signal can be individually retimed or left unmodified.
When the packet-based control channel is used, all           Several registers determine the length of the timing
packets are checked for errors through CRC. Using 1, 5,      parameters (in PCLK cycles) shown in Figure 18. Timing
or 8 bits, CRC detects 1, 3, or 4 random bit errors in a     parameters include high/low period length, line count, and
packet. The transmitter retransmits packets whenever an      delay from the input VS signal.
error is detected. The transmitter sets a flag if a number
of retries exceed 8. The receiver filters out packets with   The timing generator uses three different trigger modes,
errors.                                                      tracking, single trigger, and autorun. Tracking mode looks
                                                             at the input VSYNC and locks once it receives three
GPO/GPI Control                                              consecutive identical VSYNC signals. The tracker then
GPO on the serializer follows GPI transitions on the         continues to output the same identical signal, erasing
deserializer. This GPO/GPI function can be used to           any glitches that may appear on VSYNC. The tracker
transmit signals such as a frame sync in a surround-         attempts to relock to a new signal if three consecutive
view camera system (see the Providing a Frame Sync           input waveforms do not match the locked signal. Single
(Camera Applications) section). Optionally, GPO can be       trigger generates one generated frame for each input
set directly by register bits.                               VSYNC edge. Autorun generates a new frame at the rate
                                                             determined by the VSYNC high/low period. If a new VSYNC
Spread Spectrum                                              signal appears before a frame is complete in either single
The serializer contains a programmable spread-spectrum       trigger or autorun modes, a new frame immediately starts,
output to lower emission levels by spreading the clock-      cutting the previous frame short.
frequency peaks across a frequency spectrum. In addition,
the serializer and deserializer can track a spread input
clock, eliminating the need for multiple spread clocks.
                                                                        GMSL                                   GMSL
Cable Type Configuration                                             SERIALIZER                             DESERIALIZER
The driver output is programmable for two kinds of
                                                                             OUT+                         IN+
cable,100Ω twisted pair and 50Ω coax (contact the
factory for devices compatible with 75Ω cables). In coax
                                                                              OUT-                        IN-
mode, connect OUT+ to IN+ of the deserializer. Leave                                    AVDD
the unused IN_ pin unconnected, or connect it to ground
through 50Ω, and a capacitor for increased power-supply                                             OPTIONAL COMPONENTS
                                                                                            50Ω
rejection. Connect OUT- to VDD through a 50Ω resistor                                               FOR INCREASED
                                                                                                    POWER-SUPPLY REJECTION
(Figure 16).
                                                             Figure 16. Coax Connection
www.maximintegrated.com                                                                                Maxim Integrated │ 29


MAX96705A                                                                   16-Bit GMSL Serializer with High-Immunity/
                                                                           Bandwidth Mode and Coax/STP Cable Drive
                                                                                                           DATA
    LOW INPUT                                           XBI0
          DIN0              XBI0                                                           XBO0             D0
                                                        XBI1
                                                          :
                                                        XB30
          DIN1              XBI1                                                           XBO1             D1
                                                        XB31
            :       :         :                                                              :               :
                                                                      CROSSBAR_
           DIN9             XBI9                                                           XBO29            D29
                                                             :
          DIN10             XBI10                                      5                   XBO30            D30
          DIN11             XBI11
          DIN12             XBI12                  0
          DIN13             XBI13                                                         XBOHS              HS
       DIN14/HS             XBI14                                 FORCE_MUX_              XBOVS              VS
       DIN15/VS             XBI15                                                         XBODE              DE
                                                   1         0
    HIGH INPUT                                                                                             SYNC
   (DBL = 1 only)
            DIN0            XBI16                                                                           PCLK
            DIN1            XBI17
              :     :         :
                                                             INVERT_MUX_
            DIN9            XBI25                                                                          HS/DE*           HS/DE                          HS/DE
          DIN10             XBI26
                                                                                                           HI_LO*
          DIN11             XBI27           1            0
          DIN12             XBI28                                                                        DIN15/VS   XBI31           XBI15          XBI31           XBI15
          DIN13             XBI29                                                                        DIN14/HS   XBI30           XBI14          XBI30           XBI14
       DIN14/HS             XBI30                                                                         DIN13     XBI29           XBI13          XBI29           XBI13
       DIN15/VS             XBI31                                                                           ...                             ...
                                                                                                          DIN1      XBI17           XBI1           XBI17           XBI1
                                                 XBO_
                                                                                                          DIN0      XBI16           XBI0           XBI16           XBI0
                                                        34 SWITCHES
                                  *REGISTER SETTINGS DECIDE IF HS, DE, OR HI_LO DETERMINES THE HIGH/LOW INPUT TIMING.
Figure 17. Crossbar Switch Dataflow
      VS_IN
                VS_DLY                                                                 VS_L
     VS_OUT
                          VS_H
                         HS_DLY                  HS_L
     HS OUT
                                          HS_H
                                                                                  HS_CNT (PULSE COUNT)
                        DE_DLY              DE_L
     DE OUT
                                     DE_H
                                                                               DE_CNT (PULSE COUNT)
Figure 18. Sync-Signal Format For Video-Timing Generation
www.maximintegrated.com                                                                                                                           Maxim Integrated │ 30


MAX96705A                                                                16-Bit GMSL Serializer with High-Immunity/
                                                                      Bandwidth Mode and Coax/STP Cable Drive
                                                                                                           CLINKEN = 0
                                                                                                          OR SEREN = 1
                                                                                              CLINKEN = 0                                   CONFIG LINK
                           SLEEP = 1                                                         OR SEREN = 1                  CONFIG LINK
                                                                           POWER ON                             CONFIG                      OPERATING
                           FOR > 8ms                     SLEEP = 0,                                                         UNLOCKED
             SLEEP                         WAKEUP                                                                LINK
                                                         SEREN = 0                         CLINKEN = 1                     CONFIG LINK
                                                                             IDLE                              STARTED                       PROGRAM
                     LINK WAKEUP SIGNAL                                                                                      LOCKED
                                                                                                                                            REGISTERS
                                                             SEREN = 1,
                                                         PCLKIN RUNNING                                                SEREN = 0 OR
                                 PWDNB = HIGH,
    SLEEP = 1                                     SLEEP = 0,                                                            NO PCLKIN
                                   POWER ON                                    SEREN = 0 OR
                                                  SEREN = 1                     NO PCLKIN
                                           POWER                                                                         PRBSEN = 0
                                                                     VIDEO
                   PWDNB = LOW OR           DOWN                                  VIDEO LINK           VIDEO LINK                      VIDEO LINK
      ALL STATES                                                      LINK
                      POWER OFF              OR                                    LOCKED              OPERATING       PRBSEN = 1      PRBS TEST
                                                                    LOCKING
                                         POWER OFF
                                                                                  VIDEO LINK
                                                                                  UNLOCKED
Figure 19. State Diagram
Shutdown/Sleep Modes                                                             Sleep Mode
Several sleep and shutdown modes are available when                              To reduce power consumption further, the devices can
full operation is not needed.                                                    be put into sleep mode. In this mode, all registers keep
                                                                                 their programmed values, and all functions in the device
Configuration Link                                                               are powered down except for the wake-up detectors
When the high-speed video link is not needed, or                                 on the local control interface, and the serial link. Any
unavailable, a configuration link can be used in its place.                      activity seen by the wake-up detectors temporarily turns
In configuration link mode, the parallel digital input/output                    on the control-channel interface. During this time, a
is disabled, the LOCK pin remains low, and the serial link                       microcontroller can command the device to exit sleep
internally generates its own clock to allow full operation of                    mode. See the Shutdown/Sleep Modes section.
the control channel (UART/I2C and GPIO).
Serialization Disable
When the serial link is not needed, such as when
downstream devices are powered off, the user can disable
serialization. In this mode, all forward communication is
shut down. The user can reenable serialization either
locally, or through the reverse channel.
www.maximintegrated.com                                                                                                             Maxim Integrated │ 31


MAX96705A                                                           16-Bit GMSL Serializer with High-Immunity/
                                                                 Bandwidth Mode and Coax/STP Cable Drive
Power-Down Mode                                                            Link Startup Procedure
The lowest power consumption mode is power-down                            Table 2 lists the startup procedure for image-sensing
mode. In this mode, all functions are powered down, and                    applications. The control channel is available after the
all register values are lost.                                              video link or the configuration link is established. If the
                                                                           deserializer powers up after the serializer, the control
                                                                           channel becomes unavailable until 2ms after power-up.
Table 2. Link-Startup Procedure
  NO.                                μC                                          SERIALIZER                     DESERIALIZER
    —                 μC Connected to Deserializer                        Set Configuration Inputs         Set Configuration Inputs
                                                                     Powers up and loads default        Powers up and loads default
    1    Powers up (wait tPU).                                       settings. Establishes video link   settings. Locks to video link
                                                                     when valid PCLK is available.      signal if available.
         If no PCLK, programs CLINKEN, SEREN, and/or                                                    Locks to configuration link if
   1a                                                                Establishes configuration link.
         AUTOCLINK bits. Wait 5ms after each command.                                                   available.
         If not locked, sets any additional configuration bits
                                                                     Configuration changed.
         that are mismatched between the serializer and                                                 Configuration changed. Locks
   1b                                                                Reestablishes configuration/video
         deserializer (e.g., BWS, CX/TP). Wait 5ms for lock                                             to configuration/video link.
                                                                     link if needed.
         after each command.
                                                                     Configuration changed.
         Sets register 0x07 configuration bits in the serializer
    2                                                                Reestablishes configuration/video  Loss-of-lock may occur.
         (DBL, BWS, HIBW, PXL_CRC, etc.). Wait 2ms.
                                                                     link if needed.
         Sets register 0x07 configuration bits in the deserializer
                                                                                                        Configuration changed. Locks
    3    (DBL, BWS, HIBW, PXL_CRC, etc.). Wait 5ms for               —
                                                                                                        to configuration/video link.
         lock to reestablish.
    4    Writes rest of serializer/deserializer configuration bits.  Configuration changed.             Configuration changed.
                                                                     Forwards commands from μC to       Forwards commands to
    5    Writes camera/peripheral configuration bits.
                                                                     serializer.                        camera/peripherals.
         If in configuration link, when PCLK is available, set
   5a                                                                Enables video link.                Locks to video link.
         SEREN = 1. Wait 5ms for lock.
www.maximintegrated.com                                                                                             Maxim Integrated │ 32


MAX96705A                                       16-Bit GMSL Serializer with High-Immunity/
                                              Bandwidth Mode and Coax/STP Cable Drive
Register Map
GMSL Register Map
 OFFSET            NAME       MSB                                                                         LSB
  0x00     seraddr                                      SERADDR[6:0]                                  CFGBLOCK
  0x01     desaddr                                      DESADDR[6:0]                                     RSVD
  0x02     ss                        SS[2:0]                RSVD            PRNG[1:0]           SRNG[1:0]
  0x03     sdiv                AUTOFM[1:0]                                   SDIV[5:0]
  0x04     main_control      SEREN   CLINKEN PRBSEN        SLEEP          INTTYPE[1:0]     REVCCEN FWDCCEN
  0x05     prbs_len      I2CMETHOD     RSVD        PRBS_LEN[1:0]       RSVD       RSVD       RSVD        RSVD
  0x06     cmllvl_preemp                 CMLLVL[3:0]                                  PREEMP[3:0]
  0x07     config             DBL       HIBW      BWS        ES        RSVD       HVEN       RSVD      PXL_CRC
  0x08     rsvd_8            RSVD      RSVD       RSVD      RSVD       RSVD       RSVD       RSVD        RSVD
  0x09     i2c_source A                                I2C_SRC_A[6:0]                                    RSVD
  0x0A     i2c_dest A                                  I2C_DST_A[6:0]                                    RSVD
  0x0B     i2c_source B                                I2C_SRC_B[6:0]                                    RSVD
  0x0C     i2c_dest B                                  I2C_DST_B[6:0]                                    RSVD
                           I2C_LOC_
  0x0D     i2c_config                   I2C_SLV_SH[1:0]          I2C_MST_BT[2:0]             I2C_SLV_TO[1:0]
                              ACK
                                                 GPIO_     GPIO_       GPIO_      GPIO_
  0x0E     gpio_en           RSVD      RSVD                                               GPIO_EN_1      RSVD
                                                  EN_5      EN_4       EN_3        EN_2
                            EN_SET_              GPIO_     GPIO_       GPIO_      GPIO_     GPIO_
  0x0F     gpio_out                    RSVD                                                            SET_GPO
                              GPO                OUT_5     OUT_4       OUT_3      OUT_2     OUT_1
                                                 GPIO_     GPIO_       GPIO_      GPIO_
  0x10     gpio_in           RSVD      RSVD                                               GPIO_IN_1     GPO_L
                                                  IN_5      IN_4         IN_3      IN_2
  0x11     errg              ERRG_RATE[1:0]      ERRG_TYPE[1:0]         ERRG_CNT[1:0]     ERRG_PER ERRG_EN
  0x12     rsvd_12           RSVD      RSVD       RSVD                           RSVD[4:0]
                                      ALLOW_
  0x13     pd              SOFT_PD                RSVD      RSVD       RSVD       RSVD          RSVD[1:0]
                                       PKTCC
                                                                                              CC_        REM_
  0x14     pktcc_lock           RSVD[1:0]         RSVD      RSVD       RSVD       RSVD
                                                                                           WBLOCK      CCLOCK
  0x15     input_status      CX_TP     RSVD      LCCEN      RSVD       RSVD       RSVD    OUTPUTEN PCLKDET
                                     MAX_RT_
  0x16     max_rt_err        RSVD                                            RSVD[5:0]
                                         ERR
  0x17     rsvd_17                                             RSVD[7:0]
  0x18     crc 0                                           CRC_VALUE_0[7:0]
  0x19     crc 1                                           CRC_VALUE_1[7:0]
  0x1A     crc 2                                           CRC_VALUE_2[7:0]
  0x1B     crc 3                                           CRC_VALUE_3[7:0]
  0x1C     cc_crc_errcnt                                 CC_CRC_ERRCNT[7:0]
  0x1D     rsvd_1d                                             RSVD[7:0]
  0x1E     id[7:0]                                               ID[7:0]
  0x1F     revision          RSVD      RSVD       RSVD    HDCPCAP                    REVISION[3:0]
www.maximintegrated.com                                                                      Maxim Integrated │ 33


MAX96705A                              16-Bit GMSL Serializer with High-Immunity/
                                      Bandwidth Mode and Coax/STP Cable Drive
GMSL Register Map (continued)
 OFFSET            NAME   MSB                                                       LSB
                               FORCE_  INVERT_
  0x20     crossbar 0     RSVD                           CROSSBAR_0[4:0]
                                MUX_0   MUX_0
                               FORCE_  INVERT_
  0x21     crossbar 1     RSVD                           CROSSBAR_1[4:0]
                                MUX_1   MUX_1
                               FORCE_  INVERT_
  0x22     crossbar 2     RSVD                           CROSSBAR_2[4:0]
                                MUX_2   MUX_2
                               FORCE_  INVERT_
  0x23     crossbar 3     RSVD                           CROSSBAR_3[4:0]
                                MUX_3   MUX_3
                               FORCE_  INVERT_
  0x24     crossbar 4     RSVD                           CROSSBAR_4[4:0]
                                MUX_4   MUX_4
                               FORCE_  INVERT_
  0x25     crossbar 5     RSVD                           CROSSBAR_5[4:0]
                                MUX_5   MUX_5
                               FORCE_  INVERT_
  0x26     crossbar 6     RSVD                           CROSSBAR_6[4:0]
                                MUX_6   MUX_6
                               FORCE_  INVERT_
  0x27     crossbar 7     RSVD                           CROSSBAR_7[4:0]
                                MUX_7   MUX_7
                               FORCE_  INVERT_
  0x28     crossbar 8     RSVD                           CROSSBAR_8[4:0]
                                MUX_8   MUX_8
                               FORCE_  INVERT_
  0x29     crossbar 9     RSVD                           CROSSBAR_9[4:0]
                                MUX_9   MUX_9
                               FORCE_  INVERT_
  0x2A     crossbar 10    RSVD                          CROSSBAR_10[4:0]
                               MUX_10   MUX_10
                               FORCE_  INVERT_
  0x2B     crossbar 11    RSVD                          CROSSBAR_11[4:0]
                               MUX_11   MUX_11
                               FORCE_  INVERT_
  0x2C     crossbar 12    RSVD                          CROSSBAR_12[4:0]
                               MUX_12   MUX_12
                               FORCE_  INVERT_
  0x2D     crossbar 13    RSVD                          CROSSBAR_13[4:0]
                               MUX_13   MUX_13
                               FORCE_  INVERT_
  0x2E     crossbar 14    RSVD                          CROSSBAR_14[4:0]
                               MUX_14   MUX_14
                               FORCE_  INVERT_
  0x2F     crossbar 15    RSVD                          CROSSBAR_15[4:0]
                               MUX_15   MUX_15
                               FORCE_  INVERT_
  0x30     crossbar 16    RSVD                          CROSSBAR_16[4:0]
                               MUX_16   MUX_16
                               FORCE_  INVERT_
  0x31     crossbar 17    RSVD                          CROSSBAR_17[4:0]
                               MUX_17   MUX_17
                               FORCE_  INVERT_
  0x32     crossbar 18    RSVD                          CROSSBAR_18[4:0]
                               MUX_18   MUX_18
                               FORCE_  INVERT_
  0x33     crossbar 19    RSVD                          CROSSBAR_19[4:0]
                               MUX_19   MUX_19
                               FORCE_  INVERT_
  0x34     crossbar 20    RSVD                          CROSSBAR_20[4:0]
                               MUX_20   MUX_20
                               FORCE_  INVERT_
  0x35     crossbar 21    RSVD                          CROSSBAR_21[4:0]
                               MUX_21   MUX_21
www.maximintegrated.com                                                Maxim Integrated │ 34


MAX96705A                                     16-Bit GMSL Serializer with High-Immunity/
                                             Bandwidth Mode and Coax/STP Cable Drive
GMSL Register Map (continued)
 OFFSET            NAME      MSB                                                                 LSB
                                     FORCE_   INVERT_
  0x36     crossbar 22       RSVD                                     CROSSBAR_22[4:0]
                                     MUX_22    MUX_22
                                     FORCE_   INVERT_
  0x37     crossbar 23       RSVD                                     CROSSBAR_23[4:0]
                                     MUX_23    MUX_23
                                     FORCE_   INVERT_
  0x38     crossbar 24       RSVD                                     CROSSBAR_24[4:0]
                                     MUX_24    MUX_24
                                     FORCE_   INVERT_
  0x39     crossbar 25       RSVD                                     CROSSBAR_25[4:0]
                                     MUX_25    MUX_25
                                     FORCE_   INVERT_
  0x3A     crossbar 26       RSVD                                     CROSSBAR_26[4:0]
                                     MUX_26    MUX_26
                                     FORCE_   INVERT_
  0x3B     crossbar 27       RSVD                                     CROSSBAR_27[4:0]
                                     MUX_27    MUX_27
                                     FORCE_   INVERT_
  0x3C     crossbar 28       RSVD                                     CROSSBAR_28[4:0]
                                     MUX_28    MUX_28
                                     FORCE_   INVERT_
  0x3D     crossbar 29       RSVD                                     CROSSBAR_29[4:0]
                                     MUX_29    MUX_29
                                     FORCE_   INVERT_
  0x3E     crossbar 30       RSVD                                     CROSSBAR_30[4:0]
                                     MUX_30    MUX_30
                                     FORCE_ INVERT_
  0x3F     crossbar_hs       RSVD                                     CROSSBARHS[4:0]
                                    MUX_HS MUX_HS
                                     FORCE_ INVERT_
  0x40     crossbar_vs       RSVD                                     CROSSBARVS[4:0]
                                     MUX_VS MUX_VS
                                     FORCE_ INVERT_
  0x41     crossbar_de       RSVD                                     CROSSBARDE[4:0]
                                    MUX_DE MUX_DE
                                                                          GPI_
                                                LINE_  MAX_                       GPI_RT_
  0x42     link_config     LINE_CRC_LOC[1:0]                    RSVD     COMP_                GPO_EN
                                              CRC_EN   RT_EN                         EN
                                                                           EN
                                                                           VS_
  0x43     sync_gen_config   RSVD     RSVD    GEN_VS  GEN_HS   GEN_DE               VTG_MODE[1:0]
                                                                          TRIG
  0x44     vs_dly 2                                      VS_DLY[7:0]
  0x45     vs_dly 1                                      VS_DLY[7:0]
  0x46     vs_dly 0                                      VS_DLY[7:0]
  0x47     vs_h 2                                         VS_H[7:0]
  0x48     vs_h 1                                         VS_H[7:0]
  0x49     vs_h 0                                         VS_H[7:0]
  0x4A     vs_l 2                                         VS_L[7:0]
  0x4B     vs_l 1                                         VS_L[7:0]
  0x4C     vs_l 0                                         VS_L[7:0]
                                                               VSYNC_    HSYNC_
  0x4D     cxtp            HIGHIMM    CXTP      RSVD   RSVD                       DE_INV        RSVD
                                                                  INV      INV
  0x4E     hs_dly 2                                      HS_DLY[7:0]
  0x4F     hs_dly 1                                      HS_DLY[7:0]
  0x50     hs_dly 0                                      HS_DLY[7:0]
www.maximintegrated.com                                                             Maxim Integrated │ 35


MAX96705A                                 16-Bit GMSL Serializer with High-Immunity/
                                         Bandwidth Mode and Coax/STP Cable Drive
GMSL Register Map (continued)
 OFFSET            NAME   MSB                                                                    LSB
  0x51     rsvd51                                        RSVD[7:0]
  0x52     rsvd52                                        RSVD[7:0]
  0x53     rsvd53                                        RSVD[7:0]
  0x54     hs_h 1                                        HS_H[7:0]
  0x55     hs_h 0                                        HS_H[7:0]
  0x56     hs_l 1                                        HS_L[7:0]
  0x57     hs_l 0                                        HS_L[7:0]
  0x58     hs_cnt 1                                     HS_CNT[7:0]
  0x59     hs_cnt 0                                     HS_CNT[7:0]
  0x5A     de_dly 2                                     DE_DLY[7:0]
  0x5B     de_dly 1                                     DE_DLY[7:0]
  0x5C     de_dly 0                                     DE_DLY[7:0]
  0x5D     rsvd5D                                        RSVD[7:0]
  0x5E     rsvd5E                                        RSVD[7:0]
  0x5F     rsvd5F                                        RSVD[7:0]
  0x60     de_h 1                                        DE_H[7:0]
  0x61     de_h 0                                        DE_H[7:0]
  0x62     de_l 1                                        DE_L[7:0]
  0x63     de_l 0                                        DE_L[7:0]
  0x64     de_cnt 1                                    DE_CNT_1[7:0]
  0x65     de_cnt 0                                    DE_CNT_0[7:0]
                                           PRBS_      REV_                DIS_
  0x66     prbs_type        RSVD[1:0]                          DE_EN               RSVD        CXSEL
                                            TYPE      FAST              RWAKE
                                           AUTO_
  0x67     dbl_align_to     RSVD[1:0]                RSVD      RSVD           DBL_ALIGN_TO[2:0]
                                           CLINK
                                                                                        CC_CRC_
  0x68     cc_crc_length  RSVD            RSVD[2:0]                RSVD[1:0]
                                                                                       LENGTH[1:0]
                                  EN_HI_  INVERT_
  0x69     hi_lo          RSVD                                     CROSSBAR_HI_LO[4:0]
                                      LO    HI_LO
  0x96     rsvd_96        RSVD     RSVD     RSVD     RSVD      RSVD      RSVD           RSVD[1:0]
  0x97     rsvd_97        RSVD     RSVD     RSVD     RSVD      RSVD               RSVD[2:0]
  0x98     rsvd_98          RSVD[1:0]               RSVD[2:0]                     RSVD[2:0]
  0x99     rsvd_99        RSVD     RSVD     RSVD     RSVD      RSVD      RSVD           RSVD[1:0]
                                                              PKTCC_
  0x9A     pktcc_en         RSVD[1:0]          RSVD[1:0]                     RSVD[1:0]          RSVD
                                                                 EN
  0xC8     rsvd_c8        RSVD     RSVD     RSVD     RSVD      RSVD      RSVD      RSVD         RSVD
  0xC9     rsvd_c9                                       RSVD[7:0]
www.maximintegrated.com                                                             Maxim Integrated │ 36


MAX96705A                                                 16-Bit GMSL Serializer with High-Immunity/
                                                        Bandwidth Mode and Coax/STP Cable Drive
GMSL Register Map (continued)
 OFFSET            NAME               MSB                                                                               LSB
   0xFC    rsvd_fc                   RSVD         RSVD      RSVD       RSVD      RSVD         RSVD         RSVD        RSVD
   0xFD    rsvd_fd                                                        RSVD[7:0]
   0xFE    rsvd_fe                                  RSVD[3:0]                                      RSVD[3:0]
   0xFF    rsvd_ff                   RSVD         RSVD      RSVD       RSVD                        RSVD[3:0]
seraddr (0x00)
      BIT             7           6               5            4           3              2               1              0
 Field                                                  SERADDR[6:0]                                               CFGBLOCK
 Reset                                                     1000000                                                      0b
 Access Type                                             Write, Read                                               Write, Read
  BITFIELD       BITS                        DESCRIPTION                                         DECODE
                                                                            0000000: Write/read device address is 0x00/0x01
 SERADDR          7:1    Serializer Address: Serializer device address      0000001: Write/read device address is 0x02/0x03
                                                                            1111111: Write/read device address is 0xFE/0xFF
                         Configuration Block: Set to 1 to make all
                                                                            0: Make all registers read/write
 CFGBLOCK          0     registers read-only. Set PWDNB low, or a power-on
                                                                            1: Make all registers read-only
                         reset to clear this bit.
desaddr (0x01)
      BIT             7           6               5            4           3              2               1              0
 Field                                                  DESADDR[6:0]                                                  RSVD
 Reset                                                    1001000b                                                      0b
 Access Type                                             Write, Read                                               Write, Read
 BITFIELD       BITS                       DESCRIPTION                                          DECODE
                                                                           0000000: Write/read device address is 0x00/0x01
 DESADDR         7:1    Deserializer Address: Deserializer device address 0000001: Write/read device address is 0x02/0x03
                                                                           1111111: Write/read device address is 0xFE/0xFF
 RSVD             0     Reserved: Do not change from default value         0: Reserved
www.maximintegrated.com                                                                                    Maxim Integrated │ 37


MAX96705A                                                   16-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
 ss (0x02)
      BIT            7              6              5             4        3              2              1             0
 Field                          SS[2:0]                       RSVD          PRNG[1:0]                      SRNG[1:0]
 Reset                             010                          1b              11b                            11b
 Access Type                   Write, Read                 Write, Read      Write, Read                   Write, Read
 BITFIELD       BITS                         DESCRIPTION                                      DECODE
                                                                         000: Spread is off
                                                                         001: 0.5% Spread setting
                                                                         010: 1.5% Spread setting
                                                                         011: 2% Spread setting
 SS              7:5     Spread Spectrum: Spread-spectrum setting
                                                                         100: Spread is off
                                                                         101: 1% Spread setting
                                                                         110: 3% Spread setting
                                                                         111: 4% Spread setting
 RSVD             4      Reserved: Do not change from default value      1: Reserved
                                                                         00: Select 12.5MHz to 25MHz (DBL = 0) or 25MHz
                                                                         to 50MHz (DBL = 1) pixel clock range
                         Pixel Clock Range: Pixel clock-range selection  01: Select 25MHz to 58MHz (DBL = 0) or 50MHz to
 PRNG            3:2
                         Stated ranges depend on DBL = setting           116MHz (DBL = 1) pixel clock range
                                                                         10: Automatically detect pixel clock range
                                                                         11: Automatically detect pixel clock range.
                                                                         00: 0.5Gbps to 1Gbps serial-data range
                                                                         01: 1Gbps to 1.74Gbps serial-data range
 SRNG            1:0     Serial-Data Rate Range
                                                                         10: Automatically detect serial-data range
                                                                         11: Automatically detect serial-data range
sdiv (0x03)
      BIT            7              6              5             4        3              2              1             0
 Field                AUTOFM[1:0]                                            SDIV[5:0]
 Reset                     00b                                               000000b
 Access Type           Write, Read                                          Write, Read
 BITFIELD       BITS                         DESCRIPTION                                      DECODE
                                                                         00: Calibration occurs once
                         Automatic Frequency Modulation: Modulation-     01: Calibration occurs every 2ms
 AUTOFM          7:6
                         rate calibration interval                       10: Calibration occurs every 16ms
                                                                         11: Calibration occurs every 256ms
                                                                         000000: Sawtooth divider automatically calibrates
                         Sawtooth Divider: Sawtooth divider value
                                                                         the divider value
 SDIV            5:0     0x00 sets the sawtooth divider to autocalibrate
                                                                         000001: Sawtooth divider set to 1
                         mode
                                                                         111111: Sawtooth divider set to 63
www.maximintegrated.com                                                                                  Maxim Integrated │ 38


MAX96705A                                                    16-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
main_control (0x04)
      BIT             7              6              5             4        3              2              1              0
 Field            SEREN         CLINKEN         PRBSEN         SLEEP        INTTYPE[1:0]            REVCCEN       FWDCCEN
 Reset               1b             0b             0b            0b              01b                    1b             1b
 Access Type    Write, Read    Write, Read    Write, Read   Write, Read      Write, Read           Write, Read    Write, Read
  BITFIELD       BITS                        DESCRIPTION                                        DECODE
                          Serialization Enable: Requires a valid PCLK for 0: Disable serialization
 SEREN             7
                          serialization                                   1: Enable serialization
                          Configuration Link Enable: Configuration link
                                                                          0: Disable configuration link
 CLINKEN           6      enabled only when the video link is not enabled
                                                                          1: Enable configuration link
                          (SEREN = 1)
                          PRBS Test Enable: See the PRBS test section for 0: Disable PRBS test
 PRBSEN            5
                          more details                                    1: Enable PRBS test
                          Sleep Mode Enable: Activates sleep mode
                                                                          0: Disable sleep mode
 SLEEP             4      (see the Shutdown/Sleep Modes section for more
                                                                          1: Enable sleep mode
                          information)
                                                                          00: Device performs UART-to-I2C conversion when
                                                                          functioning as the remote device
                                                                          01: Device outputs UART packets when functioning
                          UART/I2C Interface Type: Local control-channel
                                                                          as the remote device
 INTTYPE          3:2     interface when in UART/UART or UART/I2C mode
                                                                          10: Tx/Rx input/outputs disabled when functioning
                          (I2CSEL = 0)
                                                                          as the remote device
                                                                          11: Tx/Rx input/outputs disabled when functioning
                                                                          as the remote device
                          Reverse Control-Channel Enable: Enable
                                                                          0: Disable reverse control-channel receiver
 REVCCEN           1      reverse control-channel receiver (data from
                                                                          1: Enable reverse control-channel receiver
                          deserializer)
                          Forward Control-Channel Enable: Enable
                                                                          0: Disable forward control channel transmitter
 FWDCCEN           0      forward control channel receiver
                                                                          1: Enable forward control channel transmitter
                          (data to deserializer)
www.maximintegrated.com                                                                                   Maxim Integrated │ 39


MAX96705A                                                    16-Bit GMSL Serializer with High-Immunity/
                                                            Bandwidth Mode and Coax/STP Cable Drive
prbs_len (0x05)
      BIT             7              6             5             4             3              2              1                0
 Field         I2CMETHOD          RSVD             PRBS_LEN[1:0]           RSVD            RSVD           RSVD             RSVD
 Reset               0b             0b                   00b                  0b             0b             0b               0b
 Access Type    Write, Read    Write, Read           Write, Read         Write, Read    Write, Read    Write, Read      Write, Read
   BITFIELD      BITS                        DESCRIPTION                                           DECODE
                          UART-to-I2C Method: When set, skip the sending
                                                                              0: Do not skip the sending of the register address
 I2CMETHOD         7      of the register address when converting UART to
                                                                              1: Skip the sending of the register address
                          I2C (I2CSEL = 0).
 RSVD              6      Reserved: Do not change from default value.         0: Reserved
                                                                              00: Continuous bit pattern (infinite length)
                                                                              01: 9.8Mbit length
 PRBS_LEN         5:4     PRBS Length: PRBS test pattern length
                                                                              10: 167.1Mbit length
                                                                              11: 1341.5Mbit length
 RSVD              3      Reserved: Do not change from default value          0: Reserved
 RSVD              2      Reserved: Do not change from default value.         0: Reserved
 RSVD              1      Reserved: Do not change from default value.         0: Reserved
 RSVD              0      Reserved: Do not change from default value.         0: Reserved
www.maximintegrated.com                                                                                        Maxim Integrated │ 40


MAX96705A                                                 16-Bit GMSL Serializer with High-Immunity/
                                                        Bandwidth Mode and Coax/STP Cable Drive
cmllvl_preemp (0x06)
      BIT            7            6             5             4        3             2              1             0
 Field                              CMLLVL[3:0]                                       PREEMP[3:0]
 Reset                                 10X0b                                              0000b
 Access Type                        Write, Read                                         Write, Read
 BITFIELD       BITS                      DESCRIPTION                                      DECODE
                                                                       0000: Do not use
                                                                       0001: Do not use
                                                                       0010: 100mV output
                                                                       0011: 150mV output
                                                                       0100: 200mV output
                                                                       0101: 250mV output
                        CML Level: Output CML signal level = (register 0110: 300mV output
 CMLLVL          7:4    value) x 50mV                                  0111: 350mV output
                        Default level depends on cable type (CXTP)     1000: 400mV output (STP default)
                                                                       1001: 450mV output
                                                                       1010: 500mV output (coax default)
                                                                       1011: Do not use
                                                                       1100: Do not use
                                                                       1101: Do not use
                                                                       111X: Do not use
                                                                       0000: Preemphasis off
                                                                       0001: 1.2dB deemphasis
                                                                       0010: 2.5dB deemphasis
                                                                       0011: 4.1dB deemphasis
                                                                       0100: 6.0dB deemphasis
                                                                       0101: Do not use
                                                                       011X: Do not use
                        Preemphasis Level: Preemphasis setting
 PREEMP          3:0                                                   1000: 1.1dB preemphasis
                        Negative preemphasis levels denote deemphasis
                                                                       1001: 2.2dB preemphasis
                                                                       1010: 3.3dB preemphasis
                                                                       1011: 4.4dB preemphasis
                                                                       1100: 6.0dB preemphasis
                                                                       1101: 8.0dB preemphasis
                                                                       1110: 10.5dB preemphasis
                                                                       1111: 14.0dB preemphasis
www.maximintegrated.com                                                                              Maxim Integrated │ 41


MAX96705A                                                   16-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
config (0x07)
      BIT             7              6             5              4             3               2              1               0
 Field              DBL           HIBW           BWS             ES         RSVD            HVEN            RSVD         PXL_CRC
 Reset               1b             0b            Xb             Xb            0b              1b             0b              0b
 Access Type    Write, Read    Write, Read   Write, Read    Write, Read   Write, Read     Write, Read    Write, Read     Write, Read
 BITFIELD       BITS                        DESCRIPTION                                              DECODE
                          Double-Input Mode Enable: Set high to enable
                          double-input mode. Default setting is determined     0: Single-input mode
 DBL              7
                          by LCCEN and TX/SCL/DBL pin setting at               1: Double-input mode
                          power-up.
                          High-Bandwidth Mode Enable: High-bandwidth           0: Use 24-bit mode when BWS = 0
 HIBW             6
                          mode select (effective only when BWS = 0)            1: Use high-bandwidth mode when BWS = 0
                          Bus-Width Select: Default value is determined by     0: 24-bit and high-bandwidth mode
 BWS              5
                          LCCEN and GPIO1/BWS pin setting at power-up.         1: 32-bit mode
                          Edge Select: Default value is determined by          0: Parallel data clocked in on rising edge
 ES               4
                          CONF[1:0] pins at power-up                           1: Parallel data clocked in on falling edge
 RSVD             3       Reserved: Do not change from default value.          0: Reserved
                          HSYNC/VSYNC Encoding Enable: Default value
                                                                               0: Disable HS/VS encoding
 HVEN             2       is determined by LCCEN and MS/HVEN pin setting
                                                                               1: Enable HS/VS encoding
                          at powerup
 RSVD             1       Reserved: Do not change from default value.          0: Reserved
                          Pixel CRC Type: pixel error-detection type           0: Serial data uses 1-bit parity
 PXL_CRC          0
                          Effective only when HIBW = 0                         1: Serial data uses 6-bit CRC
rsvd_8 (0x08)
      BIT             7              6             5              4             3               2              1               0
 Field             RSVD           RSVD          RSVD           RSVD         RSVD            RSVD            RSVD           RSVD
 Reset               0b             0b            0b             0b            0b              0b             0b              0b
 Access Type    Write, Read    Write, Read   Write, Read    Write, Read   Write, Read     Write, Read    Write, Read    Write, Read
 BITFIELD       BITS                        DESCRIPTION                                              DECODE
 RSVD             7       Reserved: Do not change from default value.          0: Reserved
 RSVD             6       Reserved: Do not change from default value.          0: Reserved
 RSVD             5       Reserved: Do not change from default value.          0: Reserved
 RSVD             4       Reserved: Do not change from default value.          0: Reserved
 RSVD             3       Reserved: Do not change from default value.          0: Reserved
 RSVD             2       Reserved: Do not change from default value.          0: Reserved
 RSVD             1       Reserved: Do not change from default value.          0: Reserved
 RSVD             0       Reserved: Do not change from default value.          0: Reserved
www.maximintegrated.com                                                                                         Maxim Integrated │ 42


MAX96705A                                                 16-Bit GMSL Serializer with High-Immunity/
                                                        Bandwidth Mode and Coax/STP Cable Drive
i2c_source (0x09, 0x0B)
      BIT            7           6             5               4            3              2             1               0
 Field                                                  I2C_SRC[6:0]                                                 RSVD
 Reset                                                    0000000b                                                      0b
 Access Type                                             Write, Read                                               Write, Read
  BITFIELD      BITS                     DESCRIPTION                                             DECODE
                                                                            0000000: Write/read device address is 0x00/0x01
 I2C_SRC         7:1    I2C Source: I2C address translator source           0000001: Write/read device address is 0x02/0x03
                                                                            1111111: Write/read device address is 0xFE/0xFF
 RSVD             0     Reserved: Do not change from default value.         0: Reserved
i2c_dest (0x0A, 0x0C)
      BIT            7           6             5              4             3              2             1               0
 Field                                                  I2C_DST[6:0]                                                 RSVD
 Reset                                                    0000000b                                                      0b
 Access Type                                             Write, Read                                               Write, Read
 BITFIELD       BITS                     DESCRIPTION                                             DECODE
                                                                            0000000: Write/read device address is 0x00/0x01
 I2C_DST     7:1        I2C Destination: I2C address translator destination 0000001: Write/read device address is 0x02/0x03
                                                                            1111111: Write/read device address is 0xFE/0xFF
 RSVD        0          Reserved: Do not change from default value.         0: Reserved
www.maximintegrated.com                                                                                   Maxim Integrated │ 43


MAX96705A                                                   16-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
i2c_config (0x0D)
      BIT             7            6              5              4               3               2             1              0
                I2C_LOC_
 Field                            I2C_SLV_SH[1:0]                        I2C_MST_BT[2:0]                      I2C_SLV_TO[1:0]
                    ACK
 Reset               1b                   01b                                  101b                                  10b
 Access Type   Write, Read           Write, Read                            Write, Read                          Write, Read
 BITFIELD      BITS                         DESCRIPTION                                               DECODE
                                                                                 0: Do not send local autoacknowledge when
                         I2C Local Acknowledge: I2C-to-I2C slave
 I2C_LOC_                                                                        control channel is absent
                  7      generates local acknowledge when forward
 ACK                                                                             1: Send local autoacknowledge when control
                         channel is not available
                                                                                 channel is absent
                                                                                 00: (352ns, 117ns) setup/hold time
 I2C_SLV_                I2C Slave Setup/Hold Time: I2C-to-I2C slave             01: (469ns, 234ns) setup/hold time
                 6:5
 SH                      setup and hold-time setting (setup, hold) (typ)         10: (938ns, 352ns) setup/hold time
                                                                                 11: (1406ns, 469ns) setup/hold time
                                                                                 000: (6.61, 8.47, 9.92) kbps
                                                                                 001: (22.1, 28.3, 33.2) kbps
                                                                                 010: (66.1, 84.7, 99.2) kbps
 I2C_MST_                I2C Master Bit Rate: I2C-to-I2C master bit-rate         011: (82, 105, 123) kbps
                 4:2
 BT                      setting (min, typ, max)                                 100: (136, 173, 203) kbps
                                                                                 101: (265, 339, 397) kbps
                                                                                 110: (417, 533, 625) kbps
                                                                                 111: (654, 837, 980) kbps
                                                                                 00: 64μs slave timeout
 I2C_SLV_                I2C Slave Timeout: I2C-to-I2C slave remote-side         01: 256μs slave timeout
                 1:0
 TO                      timeout setting (typ).                                  10: 1024μs slave timeout
                                                                                 11: Slave timeout disabled
www.maximintegrated.com                                                                                          Maxim Integrated │ 44


MAX96705A                                                  16-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
gpio_en (0x0E)
      BIT             7             6            5              4              3              2                1              0
 Field             RSVD         RSVD       GPIO_EN_5 GPIO_EN_4 GPIO_EN_3 GPIO_EN_2 GPIO_EN_1                               RSVD
 Reset               0b            0b           0b             0b             0b             0b               1b             0b
 Access Type    Write, Read   Write, Read  Write, Read    Write, Read    Write, Read    Write, Read     Write, Read     Write, Read
  BITFIELD       BITS                     DESCRIPTION                                               DECODE
 RSVD              7      Reserved: Do not change from default value.         0: Reserved
 RSVD              6      Reserved: Do not change from default value.         0: Reserved
                                                                              0: Pin functions as a parallel input
 GPIO_EN_5         5      GPIO Enable: Disabled by default
                                                                              1: Pin functions as a GPIO
                                                                              0: Pin functions as a parallel input
 GPIO_EN_4         4      GPIO Enable: Disabled by default.
                                                                              1: Pin functions as a GPIO
                                                                              0: Pin functions as a parallel input
 GPIO_EN_3         3      GPIO Enable: Disabled by default.
                                                                              1: Pin functions as a GPIO
                                                                              0: Pin functions as a parallel input
 GPIO_EN_2         2      GPIO Enable: Disabled by default
                                                                              1: Pin functions as a GPIO
                                                                              0: Pin functions as parallel input
 GPIO_EN_1         1      GPIO Enable: Disabled by default
                                                                              1: Pin functions as GPIO
 RSVD              0      Reserved: Do not change from default value          0: Reserved
gpio_out (0x0F)
      BIT             7             6            5             4               3              2               1               0
                 EN_SET_                     GPIO_          GPIO_          GPIO_           GPIO_           GPIO_
 Field                          RSVD                                                                                    SET_GPO
                   GPO                       OUT_5          OUT_4          OUT_3           OUT_2          OUT_1
 Reset               0b            0b           1b            1b              1b             1b              1b              0b
 Access Type    Write, Read   Write, Read  Write, Read   Write, Read     Write, Read    Write, Read    Write, Read      Write, Read
   BITFIELD      BITS                       DESCRIPTION                                               DECODE
                          Enable Set GPO: Set to 1 to enable setting of GPO        0: Disable setting of GPO through SET_GPO
 EN_SET_GPO        7
                          from SET_GPO                                             1: Enable setting of GPO through SET_GPO
 RSVD              6      Reserved: Do not change from default value               0: Reserved
                                                                                   0: Set GPIO output level low
 GPIO_OUT_5        5      GPIO Output Level: Pull down GPIO when 0
                                                                                   1: Set GPIO output level high
                                                                                   0: Set GPIO output level lo
 GPIO_OUT_4        4      GPIO Output Level: Pull down GPIO when 0
                                                                                   1: Set GPIO output level high
                                                                                   0: Set GPIO output leve
 GPIO_OUT_3        3      GPIO Output Level: Pull down GPIO when 0
                                                                                   1: Set GPIO output level high
                                                                                   0: Set GPIO output level low
 GPIO_OUT_2        2      GPIO Output Level: Pull down GPIO when 0
                                                                                   1: Set GPIO output level high
                                                                                   0: Set GPIO output level low
 GPIO_OUT_1        1      GPIO Output Level: Pull down GPIO when 0
                                                                                   1: Set GPIO output level high
                          Set GPO Level: Set GPO output high or low (when          0: Set GPO output low
 SET_GPO           0
                          EN_SET_GPO = 1)                                          1: Set GPO output high
www.maximintegrated.com                                                                                         Maxim Integrated │ 45


MAX96705A                                                  16-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
gpio_in (0x10)
      BIT             7           6             5               4        3              2              1              0
 Field             RSVD        RSVD       GPIO_IN_5        GPIO_IN_4 GPIO_IN_3    GPIO_IN_2       GPIO_IN_1       GPO_L
 Reset               0b          0b            Xb              Xb       Xb             Xb             Xb             Xb
 Access Type     Read Only   Read Only     Read Only       Read Only Read Only     Read Only       Read Only     Read Only
   BITFIELD       BITS                  DESCRIPTION                                           DECODE
 RSVD               7    Reserved                                        0: Reserved
 RSVD               6    Reserved                                        0: Reserved
                                                                         0: GPIO input is low
 GPIO_IN_5          5    GPIO Input Level: Input pin level of GPIO
                                                                         1: GPIO input is high
                                                                         0: GPIO input is low
 GPIO_IN_4          4    GPIO Input Level: Input pin level of GPIO
                                                                         1: GPIO input is high
                                                                         0: GPIO input is low
 GPIO_IN_3          3    GPIO Input Level: Input pin level of GPIO
                                                                         1: GPIO input is high
                                                                         0: GPIO input is low
 GPIO_IN_2          2    GPIO Input Level: Input pin level of GPIO
                                                                         1: GPIO input is high
                                                                         0: GPIO input is low
 GPIO_IN_1          1    GPIO Input Level: Input pin level of GPIO
                                                                         1: GPIO input is high
                                                                         0: GPO output level is low
 GPO_L              0    GPO Output Level
                                                                         1: GPO output level is high
www.maximintegrated.com                                                                                 Maxim Integrated │ 46


MAX96705A                                                    16-Bit GMSL Serializer with High-Immunity/
                                                            Bandwidth Mode and Coax/STP Cable Drive
errg (0x11)
      BIT             7               6            5             4         3               2              1              0
 Field               ERRG_RATE[1:0]              ERRG_TYPE[1:0]            ERRG_CNT[1:0]            ERRG_PER       ERRG_EN
 Reset                       0b                           0b                       0b                    0b             0b
 Access Type            Write, Read                  Write, Read              Write, Read           Write, Read    Write, Read
   BITFIELD       BITS                       DESCRIPTION                                           DECODE
                                                                              00: Generate errors every 2560 bits
                          Error-Generation Rate: Error-generation rate, on    01: Generate errors every 40,960 bits
 ERRG_RATE         7:6
                          average                                             10: Generate errors every 655,360 bits
                                                                              11: Generate errors every 10,485,760 bits
                                                                              00: Single-bit errors
                                                                              01: 2 8b/10b symbols
 ERRG_TYPE         5:4    Error-Generation Type: Type of generated errors
                                                                              10: 3 8b/10b symbols
                                                                              11: 4 8b/10b symbols
                                                                              00: Generate errors continuously
                          Error-Generation Count: Number of generated         01: Generate16 errors
 ERRG_CNT          3:2
                          errors                                              10: Generate 128 errors
                                                                              11: Generate 1024 errors
                                                                              0: Generator creates errors randomly (based on
                                                                              error rate)
 ERRG_PER           1     Periodic Error Generation Enable
                                                                              1: Generator creates errors periodically (based
                                                                              on error rate)
                                                                              0: Disable error generator
 ERRG_EN            0     Error Generator Enable
                                                                              1: Enable error generator
rsvd_12 (0x12)
      BIT             7               6            5             4         3               2              1              0
 Field             RSVD           RSVD         RSVD                                   RSVD[4:0]
 Reset               0b              1b           0b                                    00000b
 Access Type    Write, Read     Write, Read  Write, Read                              Write, Read
 BITFIELD       BITS                        DESCRIPTION                                          DECODE
 RSVD             7       Reserved: Do not change from default value       0: Reserved
 RSVD             6       Reserved: Do not change from default value       1: Reserved
 RSVD             5       Reserved: Do not change from default value       0: Reserved
 RSVD            4:0      Reserved: Do not change from default value       00000: Reserved
www.maximintegrated.com                                                                                    Maxim Integrated │ 47


MAX96705A                                                        16-Bit GMSL Serializer with High-Immunity/
                                                               Bandwidth Mode and Coax/STP Cable Drive
pd (0x13)
      BIT             7               6                5               4             3              2               1               0
                                ALLOW_
 Field           SOFT_PD                            RSVD           RSVD          RSVD            RSVD                  RSVD[1:0]
                                 PKTCC
 Reset               0b              0b               0b              0b            0b             0b                       10b
                 Write 1 to
 Access Type                   Write, Read       Write, Read     Write, Read   Write, Read    Write, Read             Write, Read
                 Set, Read
 BITFIELD       BITS                           DESCRIPTION                                               DECODE
                           Soft Power Down: Set this bit to 1 to reset the          0: Normal operation
 SOFT_PD          7
                           device; this bit is cleared after the device resets      1: Reset the device (bit clears itself)
                                                                                    0: Do not allow special signal to turn on packet-
                           Allow Packet Control Channel: Set this bit to 1
 ALLOW_                                                                             based control channel
                  6        before turning on the packet-based control
 PKTCC                                                                              1: Allow special signal to turn on packet-based
                           channel.
                                                                                    control channel
 RSVD             5        Reserved: Do not change from default value               0: Reserved
 RSVD             4        Reserved: Do not change from default value               0: Reserved
 RSVD             3        Reserved: Do not change from default value               0: Reserved
 RSVD             2        Reserved: Do not change from default value               0: Reserved
 RSVD            1:0       Reserved: Do not change from default value               10: Reserved
pktcc_lock (0x14)
      BIT             7               6                5               4             3              2               1               0
                                                                                                                  CC_            REM_
 Field                  RSVD[1:0]                   RSVD           RSVD          RSVD            RSVD
                                                                                                                WBLOCK          CCLOCK
 Reset                      XXb                      Xb              Xb            Xb              Xb              Xb              Xb
                                                                               Read Clears
 Access Type            Read Only                 Read Only      Read Only                     Read Only       Read Only        Read Only
                                                                                    All
 BITFIELD       BITS                           DESCRIPTION                                               DECODE
 RSVD            7:6       Reserved                                                 XX: Reserved
 RSVD             5        Reserved                                                 X: Reserved
 RSVD             4        Reserved                                                 X: Reserved
 RSVD             3        Reserved                                                 X: Reserved
 RSVD             2        Reserved                                                 X: Reserved
 CC_                                                                                0: Control-channel word boundary is not locked
                  1        Control-Channel Word Boundary Locked
 WBLOCK                                                                             1: Control-channel word boundary is locked
 REM_                                                                               0: Remote side control channel is not locked
                  0        Remote-Side Control Channel Locked
 CCLOCK                                                                             1: Remote side control channel is locked
www.maximintegrated.com                                                                                              Maxim Integrated │ 48


MAX96705A                                                      16-Bit GMSL Serializer with High-Immunity/
                                                             Bandwidth Mode and Coax/STP Cable Drive
input_status (0x15)
      BIT             7           6                5               4             3                 2           1              0
 Field            CX_TP         RSVD            LCCEN           RSVD           RSVD             RSVD       OUTPUTEN      PCLKDET
 Reset               Xb           Xb              Xb              0b            0b                0b          Xb             Xb
 Access Type     Read Only     Read Only     Read Only         Read Only    Read Only        Read Only     Read Only     Read Only
  BITFIELD        BITS                       DESCRIPTION                                                 DECODE
                                                                                    0: CX/TP input is low
 CX_TP              7      Coax/Twisted Pair level: CX_TP pin level
                                                                                    1: CX/TP input is high
 RSVD               6      Reserved                                                 X: Reserved
                                                                                    0: Pin is input low
 LCCEN              5      Detected LCCEN pin level
                                                                                    1: Pin is input high
 RSVD               4      Reserved                                                 0: Reserved
 RSVD               3      Reserved                                                 0: Reserved
 RSVD               2      Reserved                                                 0: Reserved
                                                                                    0: Output disabled
 OUTPUTEN           1      Output Enabled
                                                                                    1: Output enabled
                                                                                    0: No valid PCLK detected
 PCLKDET            0      PCLK Detected: Valid PCLK detected
                                                                                    1: Valid PCLK detected
max_rt_err (0x16)
      BIT             7           6                5               4             3                 2           1              0
                               MAX_RT_
 Field             RSVD                                                              RSVD[5:0]
                                 ERR
 Reset               0b           Xb                                                 XXXXXXb
                              Read Clears
 Access Type     Read Only                                                           Read Only
                                  All
   BITFIELD       BITS                      DESCRIPTION                                                  DECODE
 RSVD               7     Reserved                                                0: Reserved
                          Maximum Retransmission Error: maximum                   0: Device has not reached maximum
                          retransmission error bit                                retransmission limit.
 MAX_RT_ERR         6
                          Goes high if packet control channel hits maximum        1: Device has reached maximum retransmission
                          retransmission limit (8 retries). Cleared when read.    limit.
 RSVD              5:0    Reserved                                                XXXXXX: Reserved
www.maximintegrated.com                                                                                         Maxim Integrated │ 49


MAX96705A                                                16-Bit GMSL Serializer with High-Immunity/
                                                      Bandwidth Mode and Coax/STP Cable Drive
rsvd_17 (0x17)
      BIT            7           6             5               4            3             2           1              0
 Field                                                            RSVD[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
 BITFIELD       BITS                     DESCRIPTION                                             DECODE
 RSVD            7:0    Reserved                                            XXXXXXXX: Reserved
 crc (0x18 to 0x1B)
      BIT            7           6             5               4            3             2           1              0
 Field                                                        CRC_VALUE[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
  BITFIELD       BITS                    DESCRIPTION                                             DECODE
                        CRC Value: CRC output for latest line               00000000: Value is 0
 CRC_VALUE        7:0   CRC_VALUE_3 to CRC_VALUE_0 represents               00000001: Value is 1
                        CRC[31:0]                                           11111111: Value is 255
cc_crc_errcnt (0x1C)
      BIT            7           6             5               4            3             2           1              0
 Field                                                    CC_CRC_ERRCNT[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
 BITFIELD       BITS                     DESCRIPTION                                             DECODE
                                                                            00000000: Value is 0
 CC_CRC_                Control-Channel CRC Error Count: Packet-
                 7:0                                                        00000001: Value is 1
 ERRCNT                 based control-channel CRC error counter
                                                                            11111111: Value is 255
rsvd_1d (0x1D)
      BIT            7           6             5               4            3             2           1              0
 Field                                                            RSVD[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
 BITFIELD       BITS                     DESCRIPTION                                             DECODE
 RSVD            7:0    Reserved                                            XXXXXXXX: Reserved
www.maximintegrated.com                                                                                 Maxim Integrated │ 50


MAX96705A                                                 16-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
id (0x1E)
      BIT             7            6              5            4            3               2           1              0
 Field                                                             ID[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
 BITFIELD       BITS                       DESCRIPTION                                          DECODE
                         Device ID: 8-bit value depends on the GMSL
 ID              7:0                                                        01000001 Device is a MAX96705A
                         device attached
revision (0x1F)
      BIT             7            6              5            4            3               2           1              0
 Field             RSVD         RSVD           RSVD       HDCPCAP                           REVISION[3:0]
 Reset               0b           0b             0b           Xb                               XXXXb
 Access Type     Read Only    Read Only      Read Only    Read Only                           Read Only
 BITFIELD       BITS                       DESCRIPTION                                          DECODE
 RSVD        7           Reserved                                           0: Reserved
 RSVD        6           Reserved                                           0: Reserved
 RSVD        5           Reserved                                           0: Reserved
                                                                            0: Device does not have HDCP
 HDCPCAP     4           HDCP Capability: 1 = HDCP capable
                                                                            1: Device is HDCP capable
                                                                            0000: Value is 0
 REVISION    3:0         Device Revision                                    0001: Value is 1
                                                                            1111: Value is 15
www.maximintegrated.com                                                                                   Maxim Integrated │ 51


MAX96705A                                                     16-Bit GMSL Serializer with High-Immunity/
                                                            Bandwidth Mode and Coax/STP Cable Drive
crossbar (0x20 to 0x3E)
      BIT             7             6               5              4             3                2            1              0
                                FORCE_         INVERT_
 Field             RSVD                                                                  CROSSBAR[4:0]
                                  MUX             MUX
 Reset               0b            0b              0b                                         XXXXXb
 Access Type    Write, Read   Write, Read     Write, Read                                   Write, Read
  BITFIELD        BITS                        DESCRIPTION                                               DECODE
 RSVD               7       Reserved: Do not change from default value             0: Reserved
 FORCE_                                                                            0: Input mapped to mux output
                    6       Force Mux Output
 MUX                                                                               1: Force mux output low
 INVERT_                                                                           0: Do not invert mux output
                    5       Invert Mux Output
 MUX                                                                               1: Invert mux output
                            Crossbar Setting
                                                                                   00000: Mux outputs data from input 0
                            Select 1 of 32 input signals. Default values connect
 CROSSBAR          4:0                                                             00001: Mux outputs data from input 1
                            Mux N with input N for flow-through routing (i.e.,
                                                                                   11111: Mux outputs data from input 31
                            DIN_ mapped to DOUT_).
crossbar_hs (0x3F)
      BIT             7             6               5              4             3                2            1              0
                                FORCE_         INVERT_
 Field             RSVD                                                                CROSSBARHS[4:0]
                               MUX_HS          MUX_HS
 Reset               0b            0b              0b                                          01110b
 Access Type    Write, Read   Write, Read     Write, Read                                   Write, Read
    BITFIELD          BITS                         DESCRIPTION                                             DECODE
 RSVD                    7     Reserved: Do not change from default value                0: Reserved
 FORCE_MUX_                                                                              0: Input mapped to mux output
                         6     Force Mux Output
 HS                                                                                      1: Force mux output low
 INVERT_MUX_                                                                             0: Do not invert mux output
                         5     Invert Mux Output
 HS                                                                                      1: Invert mux output
                                                                                         00000: Mux sync signal from DIN0
                               Crossbar Setting HS: Select 1 of 16 input pins
                                                                                         00001: Mux sync signal from DIN1
 CROSSBARHS             4:0    for HS. Default values connect HS with the
                                                                                         01111: Mux sync signal from DIN15
                               corresponding named input pin.
                                                                                         1XXXX: Do Not Use
www.maximintegrated.com                                                                                          Maxim Integrated │ 52


MAX96705A                                                   16-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
crossbar (0x40)
      BIT             7             6             5             4             3                2            1             0
                               FORCE_         INVERT_
 Field             RSVD                                                             CROSSBARVS[4:0]
                               MUX_VS         MUX_VS
 Reset               0b            0b            0b                                        01111b
 Access Type    Write, Read   Write, Read   Write, Read                                  Write, Read
   BITFIELD          BITS                       DESCRIPTION                                            DECODE
 RSVD                   7     Reserved: Do not change from default value             0: Reserved
 FORCE_MUX_                                                                          0: Input mapped to mux output
                        6     Force Mux Output
 VS                                                                                  1: Force mux output low
 INVERT_MUX_                                                                         0: Do not invert mux output
                        5     Invert Mux Output
 VS                                                                                  1: Invert mux output
                                                                                     00000: Mux sync signal from DIN0
                              Crossbar Setting VS: Select 1 of 16 input
                                                                                     00001: Mux sync signal from DIN1
 CROSSBARVS           4:0     pins for VS. Default values connect VS with the
                                                                                     01111: Mux sync signal from DIN15
                              corresponding named input pin.
                                                                                     1XXXX: Do Not Use
 crossbar_de (0x41)
      BIT             7             6             5             4             3                2            1             0
                               FORCE_         INVERT_
 Field             RSVD                                                             CROSSBARDE[4:0]
                               MUX_DE         MUX_DE
 Reset               0b            0b            0b                                        01101b
 Access Type    Write, Read   Write, Read   Write, Read                                  Write, Read
   BITFIELD       BITS                      DESCRIPTION                                             DECODE
 RSVD                7     Reserved: Do not change from default value          0: Reserved
 FORCE_MUX_                                                                    0: Input mapped to mux output.
                     6     Force Mux Output
 DE                                                                            1: Force mux output low.
 INVERT_MUX_                                                                   0: Do not invert mux output.
                     5     Invert Mux Output
 DE                                                                            1: Invert mux output.
                                                                               00000: Mux sync signal from DIN0
                           Crossbar Setting DE: Select 1 of 16 input pins for  00001: Mux sync signal from DIN1
 CROSSBARDE         4:0
                           DE. Default values connect DE with DIN13.           01111: Mux sync signal from DIN15
                                                                               1XXXX: Do Not Use
www.maximintegrated.com                                                                                      Maxim Integrated │ 53


MAX96705A                                                16-Bit GMSL Serializer with High-Immunity/
                                                       Bandwidth Mode and Coax/STP Cable Drive
link_config (0x42)
      BIT            7             6            5             4            3              2               1              0
                                          LINE_CRC_      MAX_RT_                       GPI_
 Field            LINE_CRC_LOC[1:0]                                    RSVD                        GPI_RT_EN        GPO_EN
                                              EN            EN                      COMP_EN
 Reset                     01b                 0b            1b           1b             0b              1b             1b
 Access Type           Write, Read        Write, Read   Write, Read  Write, Read    Write, Read     Write, Read    Write, Read
   BITFIELD      BITS                   DESCRIPTION                                            DECODE
                                                                          00: CRC insertion at [1...4]
 LINE_CRC_               Line CRC Location: Video line CRC insertion      01: CRC insertion at [5...8]
                  7:6
 LOC                     location                                         10: CRC insertion at [9...12]
                                                                          11: CRC insertion at [13...16]
 LINE_CRC_                                                                0: Disable CRC
                   5     Line CRC Enable: Video line CRC enable
 EN                                                                       1: Enable CRC
                                                                          0: Disable maximum retransmission limit
 MAX_RT_EN         4     Maximum Retransmission Limit Enable
                                                                          1: Enable maximum retransmission limit
 RSVD              3     Reserved: Do not change from default value       1: Reserved
 GPI_COMP_                                                                0: Disable GPI compensation
                   2     GPI Compensation Enable
 EN                                                                       1: Enable GPI compensation
                                                                          0: Disable GPI retransmission
 GPI_RT_EN         1     GPI Retransmission Enable
                                                                          1: Enable GPI retransmission
                                                                          0: Disable GPO pin
 GPO_EN            0     GPO Enable: Enable GPO pin
                                                                          1: Enable GPO pin
www.maximintegrated.com                                                                                    Maxim Integrated │ 54


MAX96705A                                                     16-Bit GMSL Serializer with High-Immunity/
                                                             Bandwidth Mode and Coax/STP Cable Drive
sync_gen_config (0x43)
      BIT             7             6               5               4          3              2              1               0
 Field             RSVD          RSVD          GEN_VS          GEN_HS     GEN_DE         VS_TRIG            VTG_MODE[1:0]
 Reset               0b            0b              0b              0b         0b             1b                     01b
 Access Type    Write, Read   Write, Read     Write, Read    Write, Read Write, Read    Write, Read             Write, Read
 BITFIELD       BITS                         DESCRIPTION                                            DECODE
 RSVD             7       Reserved: Do not change from default value          0: Reserved
 RSVD             6       Reserved: Do not change from default value          0: Reserved
                                                                              0: Disable VS output generation (VS used from
                          VSYNC Generation: Enable to generate VS output input)
 GEN_VS           5
                          according to the timing definition                  1: Enable VS output generation (VS internally
                                                                              generated)
                                                                              0: Disable HS output generation (HS used from
                          HSYNC Generation: Enable to generate HS             input)
 GEN_HS           4
                          utput according to the timing definition            1: Enable HS output generation (HS internally
                                                                              generated)
                                                                              0: Disable DE output generation (DE used from
                          DE Generation: Enable to generate DE output         input)
 GEN_DE           3
                          according to the timing definition                  1: Enable DE output generation (DE internally
                                                                              generated)
                                                                              0: VS trigger uses falling edge
 VS_TRIG          2       VSYNC Trigger Edge Select
                                                                              1: VS trigger uses rising edge
                                                                              00: VS input is tracked and then locked after
                                                                              three consecutive matches (three consecutive
                                                                              mismatches unlock tracking)
                                                                              01: VS edge triggers one VS frame (current frame
 VTG_                                                                         is extended/cut short to adjust timing to next
                 1:0      Video Timing Generator Mode
 MODE                                                                         trigger)
                                                                              10: VS edge triggers VS generation (current frame
                                                                              is extended/cut short to adjust timing to next
                                                                              trigger)
                                                                              11: Same as above
www.maximintegrated.com                                                                                       Maxim Integrated │ 55


MAX96705A                                               16-Bit GMSL Serializer with High-Immunity/
                                                      Bandwidth Mode and Coax/STP Cable Drive
vs_dly (0x44 to 0x46)
      BIT            7            6             5           4              3             2           1              0
 Field                                                        VS_DLY[7:0]
 Reset                                                         00000000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                     DESCRIPTION                                            DECODE
                        VSYNC Delay: VS delay in terms of PCLK cycles;     00000000: Value is 0
 VS_DLY          7:0    the output VS delay by VS_DELAY cycles from the    00000001: Value is 1
                        input VS.                                          11111111: Value is 255
vs_h (0x47 to 0x49)
      BIT            7            6             5           4              3             2           1              0
 Field                                                         VS_H[7:0]
 Reset                                                         00000000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                     DESCRIPTION                                            DECODE
                                                                           00000000: Value is 0
                        VSYNC High: VS high period in terms of PCLK
 VS_H            7:0                                                       00000001: Value is 1
                        cycles.
                                                                           11111111: Value is 255
vs_l (0x4A to 0x4C)
      BIT            7            6             5           4              3             2           1              0
 Field                                                          VS_L[7:0]
 Reset                                                         00000000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                     DESCRIPTION                                            DECODE
                                                                           00000000: Value is 0
                        VSYNC Low: VS low period in terms of PCLK
 VS_L            7:0                                                       00000001: Value is 1
                        cycles
                                                                           11111111: Value is 255
www.maximintegrated.com                                                                                Maxim Integrated │ 56


MAX96705A                                                   16-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
cxtp (0x4D)
      BIT            7              6               5            4            3              2               1              0
                                                                         VSYNC_          HSYNC_
 Field           HIGHIMM         CXTP            RSVD         RSVD                                       DE_INV          RSVD
                                                                            INV            INV
 Reset               Xb            0b              0b           0b           0b             0b              0b             0b
 Access Type    Write, Read   Write, Read     Write, Read  Write, Read  Write, Read    Write, Read     Write, Read    Write, Read
  BITFIELD       BITS                        DESCRIPTION                                           DECODE
                          High-Immunity Mode: Default value depends on       0: Use legacy reverse-channel mode
  HIGHIMM          7
                          the state of the HIM input                         1: Use high-immunity mode
                          Coax/Twisted Pair Select
                                                                             0: Use differential output (STP mode)
 CXTP              6      Default value depends on the state of the CONF0,
                                                                             1: Use dual single ended outputs (coax)
                          CONF1 inputs
 RSVD              5      Reserved: Do not change from default value         0: Reserved
 RSVD              4      Reserved: Do not change from default value         0: Reserved
 VSYNC_                   VSYNC Inversion: Invert output VSYNC in            0: Do not invert VS in timing generator
                   3
 INV                      TIMING GEN                                         1: Invert VS in timing generator
 HSYNC_                   HSYNC Inversion: Invert output HSYNC in            0: Do not invert HS in timing generator
                   2
 INV                      TIMING GEN                                         1: Invert HS in timing generator
                                                                             0: Do not invert DE in timing generator
 DE_INV            1      DE Inversion: Invert output DE in TIMING GEN
                                                                             1: Invert DE in timing generator
 RSVD              0      Reserved: Do not change from default value         0: Reserved
www.maximintegrated.com                                                                                       Maxim Integrated │ 57


MAX96705A                                                  16-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
hs_dly (0x4E to 0x50)
      BIT             7            6              5            4             3             2           1              0
 Field                                                           HS_DLY[7:0]
 Reset                                                            00000000b
 Access Type                                                     Write, Read
 BITFIELD       BITS                       DESCRIPTION                                            DECODE
                        VSYNC to HSYNC Delay: VS edge to the rising          00000000: Value is 0
 HS_DLY          7:0    edge of the first HS in terms of PCLK cycles         00000001: Value is 1
                        (bits [15:8])                                        11111111: Value is 255
rsvd (0x51 to 0x53, 0x5D to 0x5F)
      BIT             7            6              5            4             3             2           1              0
 Field                                                            RSVD[7:0]
 Reset                                                            00000000b
 Access Type                                                     Write, Read
 BITFIELD       BITS                       DESCRIPTION                                            DECODE
 RSVD           [7:0]   Reserved: Do not change from default value           00000000: Reserved
www.maximintegrated.com                                                                                  Maxim Integrated │ 58


MAX96705A                                              16-Bit GMSL Serializer with High-Immunity/
                                                     Bandwidth Mode and Coax/STP Cable Drive
hs_h (0x54, 0x55)
      BIT            7          6            5               4             3             2           1              0
 Field                                                          HS_H[7:0]
 Reset                                                          00000000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                  DESCRIPTION                                               DECODE
                                                                           00000000: Value is 0
                        HSYNC High Period: HS high period in terms of
 HS_H            7:0                                                       00000001: Value is 1
                        PCLK cycles
                                                                           11111111: Value is 255
hs_l (0x56, 0x57)
      BIT            7          6            5               4             3             2           1              0
 Field                                                           HS_L[7:0]
 Reset                                                          00000000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                  DESCRIPTION                                               DECODE
                                                                           00000000: Value is 0
                        HSYNC Low Period: HS low period in terms of
 HS_L            7:0                                                       00000001: Value is 1
                        PCLK cycles.
                                                                           11111111: Value is 255
hs_cnt (0x58, 0x59)
      BIT            7          6            5               4             3             2           1              0
 Field                                                         HS_CNT[7:0]
 Reset                                                          00000000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                  DESCRIPTION                                               DECODE
                                                                           00000000: Value is 0
 HS_CNT          7:0    HSYNC Count: Lines per panel (bits [7:0]).         00000001: Value is 1
                                                                           11111111: Value is 255
www.maximintegrated.com                                                                                Maxim Integrated │ 59


MAX96705A                                                   16-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
de_dly (0x5A to 0x5C)
      BIT            7            6               5              4              3             2           1              0
 Field                                                             DE_DLY[7:0]
 Reset                                                              00000000b
 Access Type                                                        Write, Read
 BITFIELD       BITS                      DESCRIPTION                                                DECODE
                        VSYNC to DE                                             00000000: Value is 0.
 DE_DLY          7:0    VS falling edge to the rising edge of the first DE in   00000001: Value is 1.
                        terms of PCLK cycles.                                   11111111: Value is 255.
de_h (0x60, 0x61)
      BIT            7            6               5              4              3             2           1              0
 Field                                                               DE_H[7:0]
 Reset                                                              00000000b
 Access Type                                                        Write, Read
 BITFIELD       BITS                      DESCRIPTION                                                DECODE
                                                                                00000000: Value is 0
                        DE High Period: DE high period in terms of PCLK
 DE_H        7:0                                                                00000001: Value is 1
                        cycles.
                                                                                11111111: Value is 255
de_l (0x62, 0x63)
      BIT            7            6               5              4              3             2           1              0
 Field                                                               DE_L[7:0]
 Reset                                                              00000000b
 Access Type                                                        Write, Read
 BITFIELD       BITS                      DESCRIPTION                                                DECODE
                                                                                00000000: Value is 0
                        DE Low Period: DE low period in terms of PCLK
 DE_L            7:0                                                            00000001: Value is 1
                        cycles
                                                                                11111111: Value is 255
www.maximintegrated.com                                                                                     Maxim Integrated │ 60


MAX96705A                                                 16-Bit GMSL Serializer with High-Immunity/
                                                        Bandwidth Mode and Coax/STP Cable Drive
de_cnt (0x64, 0x65)
      BIT            7             6              5             4               3               2            1              0
 Field                                                            DE_CNT[7:0]
 Reset                                                             00000000b
 Access Type                                                      Write, Read
 BITFIELD       BITS                     DESCRIPTION                                                DECODE
                                                                               00000000: Value is 0
 DE_CNT          7:0     DE Count: Active lines per panel                      00000001: Value is 1
                                                                               11111111: Value is 255
prbs_type (0x66)
      BIT            7             6              5             4               3               2            1              0
                                              PRBS_                                          DIS_
 Field                  RSVD[1:0]                         REV_FAST         DE_EN                          RSVD          CXSEL
                                               TYPE                                        RWAKE
 Reset                     01b                   1b            0b              0b              0b           0b             1b
 Access Type           Write, Read          Write, Read   Write, Read     Write, Read     Write, Read  Write, Read    Write, Read
 BITFIELD       BITS                     DESCRIPTION                                                DECODE
 RSVD            7:6     Reserved: Do not change from default value            01: Reserved
 PRBS_                                                                         0: Select legacy PRBS mode
                  5      PRBS Type: PRBS type select
 TYPE                                                                          1: Select MAX9271–MAX9273 PRBS mode
 REV_                                                                          0: Disable reverse channel fast mode
                  4      Reverse Channel Fast-Mode Enable
 FAST                                                                          1: Enable reverse channel fast mode
                                                                               0: Disable separate processing of HS and DE
                         DE Enable: Enable processing separate HS and          signals
 DE_EN            3
                         DE signals                                            1: Enable separate processing of HS and DE
                                                                               signals
 DIS_                    Disable Remote Wake-Up: Disable wake-up               0: Do not disable remote wake-up receiver
                  2
 RWAKE                   receiver                                              1: Disable remote wake-up receiver
 RSVD             1      Reserved: Do not change from default value            0: Reserved
                                                                               0: Coax cable connected to inverting output
 CXSEL            0      Coax Select
                                                                               1: Coax cable connected to noninverting output
www.maximintegrated.com                                                                                       Maxim Integrated │ 61


MAX96705A                                                    16-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
dbl_align_to (0x67)
      BIT             7             6                5            4           3              2              1              0
                                                 AUTO_
 Field                  RSVD[1:0]                              RSVD       RSVD                    DBL_ALIGN_TO[2:0]
                                                  CLINK
 Reset                      11b                     0b           0b          0b                           111b
 Access Type            Write, Read           Write, Read   Write, Read Write, Read                    Write, Read
 BITFIELD       BITS                         DESCRIPTION                                           DECODE
 RSVD            7:6      Reserved: Do not change from default value         11: Reserved
                                                                             0: Enable configuration link only when
 AUTO_                    Auto Configuration Link: Automatic control of      CLINKEN = 1 and SEREN = 0
                  5
 CLINK                    configuration link                                 1: Automatically enable configuration link when
                                                                             SEREN = 1 and PCLKDET = 0
 RSVD             4       Reserved: Do not change from default value         0: Reserved
 RSVD             3       Reserved: Do not change from default value         0: Reserved
                                                                             000: Align at each rising edge of HS. Turn off
                                                                             alignment after HS is low (MAX9286). Use this
                                                                             setting when an external high/low signal is used.
                          Double Alignment Mode: Sets the alignment
                                                                             001: Do not use
                          mode when DBL = 1 in the serializer and DBL =
 DBL_                                                                        010: Force align
                 2:0      0 in the deserializer. Set DBL_ALIGN_TO = 000
 ALIGN_TO                                                                    011: Do not use
                          when an external high-low signal is used
                                                                             100: Align at each rising edge of HS
                          (EN_HI_LO =1).
                                                                             101: Align at each rising edge of DE
                                                                             110: Force align
                                                                             111: No alignment done while in DBL mode
cc_crc_length (0x68)
      BIT             7             6                5            4           3              2              1              0
 Field             RSVD                        RSVD[2:0]                         RSVD[1:0]              CC_CRC_LENGTH[1:0]
 Reset               0b                           001b                              10b                            01b
 Access Type    Write, Read                   Write, Read                       Write, Read                    Write, Read
 BITFIELD       BITS                         DESCRIPTION                                           DECODE
 RSVD             7       Reserved: Do not change from default value         0: Reserved
 RSVD            6:4      Reserved: Do not change from default value         001: Reserved
 RSVD            3:2      Reserved: Do not change from default value         10: Reserved
                                                                             00: 1-bit CC CRC length
 CC_CRC_                                                                     01: 5-bit CC CRC length
                 1:0      Control-Channel CRC Length
 LENGTH                                                                      10: 8-bit CC CRC length
                                                                             11: Do not use
www.maximintegrated.com                                                                                       Maxim Integrated │ 62


MAX96705A                                                      16-Bit GMSL Serializer with High-Immunity/
                                                            Bandwidth Mode and Coax/STP Cable Drive
hi_lo (0x69)
      BIT             7             6               5              4             3               2              1             0
                                               INVERT_
 Field             RSVD        EN_HI_LO                                             CROSSBAR_HI_LO[4:0]
                                                 HI_LO
 Reset               0b            0b              0b                                         01111b
 Access Type    Write, Read   Write, Read     Write, Read                                  Write, Read
   BITFIELD       BITS                         DESCRIPTION                                              DECODE
 RSVD                7      Reserved: Do not change from default value             0: Reserved
                                                                                   0: Do not align using a Hi-Lo signal
 EN_HI_LO            6      Enable High/Low Signal Alignment
                                                                                   1: Use a Hi-Lo signal to align input data
 INVERT_HI_                                                                        0: Do not invert Hi-Lo signal
                     5      Invert High/Low Signal Alignment
 LO                                                                                1: Invert Hi-Lo signal
                            Crossbar High Low: Select 1 of 16 input pins for       00000: Mux Hi-Lo signal from DIN0
 CROSSBAR_                  the Hi-Lo signal. Default values connect the Hi-Lo     00001: Mux Hi-Lo signal from DIN1
                    4:0
 HI_LO                      signal to the VS input pin (effective when             01111: Mux Hi-Lo signal from DIN15
                            DBL_ALIGN_TO = 000).                                   1XXXX: Do Not Use
rsvd_96 (0x96)
      BIT             7             6               5              4             3               2              1             0
 Field             RSVD          RSVD            RSVD            RSVD        RSVD             RSVD                 RSVD[1:0]
 Reset               0b            0b              0b             0b            0b              Xb                    10b
 Access Type    Write, Read   Write, Read     Write, Read    Write, Read   Write, Read     Write, Read            Write, Read
 BITFIELD       BITS                        DESCRIPTION                                               DECODE
 RSVD             7       Reserved: Do not change from default value            0: Reserved
 RSVD             6       Reserved: Do not change from default value            0: Reserved
 RSVD             5       Reserved: Do not change from default value            0: Reserved
 RSVD             4       Reserved: Do not change from default value            0: Reserved
 RSVD             3       Reserved: Do not change from default value            0: Reserved
 RSVD             2       Reserved: Do not change from default value            X: Reserved
 RSVD            1:0      Reserved: Do not change from default value            10: Reserved
www.maximintegrated.com                                                                                          Maxim Integrated │ 63


MAX96705A                                                 16-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
rsvd_97 (0x97)
      BIT             7               6            5           4           3            2        1              0
 Field             RSVD           RSVD         RSVD        RSVD        RSVD                  RSVD[2:0]
 Reset               0b              0b           0b          1b          1b                   111b
 Access Type    Write, Read     Write, Read  Write, Read Write, Read Write, Read            Write, Read
 BITFIELD       BITS                        DESCRIPTION                                   DECODE
 RSVD        7            Reserved: Do not change from default value      0: Reserved
 RSVD        6            Reserved: Do not change from default value      0: Reserved
 RSVD        5            Reserved: Do not change from default value      0: Reserved
 RSVD        4            Reserved: Do not change from default value      1: Reserved
 RSVD        3            Reserved: Do not change from default value      1: Reserved
 RSVD        2:0          Reserved: Do not change from default value      111: Reserved
rsvd_98 (0x98)
      BIT             7               6            5           4           3            2        1              0
 Field                  RSVD[1:0]                         RSVD[2:0]                          RSVD[2:0]
 Reset                      01b                             001b                               010b
 Access Type            Write, Read                      Write, Read                        Write, Read
 BITFIELD       BITS                        DESCRIPTION                                   DECODE
 RSVD            7:6      Reserved: Do not change from default value      01: Reserved
 RSVD            5:3      Reserved: Do not change from default value      001: Reserved
 RSVD            2:0      Reserved: Do not change from default value      010: Reserved
www.maximintegrated.com                                                                            Maxim Integrated │ 64


MAX96705A                                                    16-Bit GMSL Serializer with High-Immunity/
                                                            Bandwidth Mode and Coax/STP Cable Drive
rsvd_99 (0x99)
      BIT             7               6            5               4           3              2             1               0
 Field             RSVD           RSVD         RSVD            RSVD        RSVD           RSVD                RSVD[1:0]
 Reset               0b              0b           0b              0b          1b             1b                   01b
 Access Type    Write, Read     Write, Read  Write, Read     Write, Read Write, Read    Write, Read           Write, Read
 BITFIELD       BITS                        DESCRIPTION                                            DECODE
 RSVD        7            Reserved: Do not change from default value          0: Reserved
 RSVD        6            Reserved: Do not change from default value          0: Reserved
 RSVD        5            Reserved: Do not change from default value          0: Reserved
 RSVD        4            Reserved: Do not change from default value          0: Reserved
 RSVD        3            Reserved: Do not change from default value          1: Reserved
 RSVD        2            Reserved: Do not change from default value          1: Reserved
 RSVD        1:0          Reserved: Do not change from default value          01: Reserved
pktcc_en (0x9A)
      BIT             7               6            5               4           3              2             1               0
 Field                  RSVD[1:0]                    RSVD[1:0]           PKTCC_EN               RSVD[1:0]               RSVD
 Reset                      00b                          01b                  0b                    00b                    0b
 Access Type            Write, Read                  Write, Read         Write, Read            Write, Read           Write, Read
 BITFIELD       BITS                        DESCRIPTION                                            DECODE
 RSVD            7:6      Reserved: Do not change from default value          00: Reserved
 RSVD            5:4      Reserved: Do not change from default value          01: Reserved
 PKTCC_                                                                       0: Disable packet-based control-channel mode
                  3       Packet-Based Control-Channel-Mode Enable
 EN                                                                           1: Enable packet-based control-channel mode
 RSVD            2:1      Reserved: Do not change from default value          00: Reserved
 RSVD             0       Reserved: Do not change from default value          0: Reserved
www.maximintegrated.com                                                                                      Maxim Integrated │ 65


MAX96705A                                                16-Bit GMSL Serializer with High-Immunity/
                                                        Bandwidth Mode and Coax/STP Cable Drive
rsvd_C8 (0xC8)
      BIT             7           6             5              4             3            2           1              0
 Field             RSVD         RSVD          RSVD         RSVD           RSVD          RSVD       RSVD           RSVD
 Reset               0b          Xb            Xb            Xb             0b           0b          0b             0b
 Access Type    Write, Read   Read Only     Read Only    Read Only      Read Only     Read Only   Read Only     Read Only
 BITFIELD       BITS                     DESCRIPTION                                           DECODE
 RSVD             7       Reserved: Do not change from default value        0: Reserved
 RSVD             6       Reserved                                          X: Reserved
 RSVD             5       Reserved                                          X: Reserved
 RSVD             4       Reserved                                          X: Reserved
 RSVD             3       Reserved                                          0: Reserved
 RSVD             2       Reserved                                          0: Reserved
 RSVD             1       Reserved                                          0: Reserved
 RSVD             0       Reserved                                          0: Reserved
rsvd_c9 (0xC9)
      BIT             7           6             5              4             3            2           1              0
 Field                                                            RSVD[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
 BITFIELD       BITS                     DESCRIPTION                                           DECODE
 RSVD            7:0      Reserved                                          XXXXXXXX: Reserved
www.maximintegrated.com                                                                                Maxim Integrated │ 66


MAX96705A                                                16-Bit GMSL Serializer with High-Immunity/
                                                        Bandwidth Mode and Coax/STP Cable Drive
rsvd_fc (0xFC)
      BIT             7            6             5             4               3             2           1              0
 Field             RSVD         RSVD          RSVD         RSVD            RSVD           RSVD       RSVD            RSVD
 Reset               0b           0b            0b            0b              0b            0b          0b             0b
 Access Type    Write, Read  Write, Read   Write, Read  Write, Read      Write, Read   Write, Read Write, Read    Write, Read
 BITFIELD       BITS                     DESCRIPTION                                             DECODE
 RSVD        7            Reserved: Do not change from default value          0: Reserved
 RSVD        6            Reserved: Do not change from default value          0: Reserved
 RSVD        5            Reserved: Do not change from default value          0: Reserved
 RSVD        4            Reserved: Do not change from default value          0: Reserved
 RSVD        3            Reserved: Do not change from default value          0: Reserved
 RSVD        2            Reserved: Do not change from default value          0: Reserved
 RSVD        1            Reserved: Do not change from default value          0: Reserved
 RSVD        0            Reserved: Do not change from default value          0: Reserved
rsvd_fd (0xFD)
      BIT             7            6             5             4               3             2           1              0
 Field                                                           RSVD[7:0]
 Reset                                                           00000000b
 Access Type                                                     Write, Read
 BITFIELD       BITS                     DESCRIPTION                                             DECODE
 RSVD            7:0      Reserved: Do not change from default value          00000000: Reserved
www.maximintegrated.com                                                                                   Maxim Integrated │ 67


MAX96705A                                                 16-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
rsvd_fe (0xFE)
      BIT             7            6               5           4     3            2             1             0
 Field                               RSVD[3:0]                                      RSVD[3:0]
 Reset                                 0000b                                          0000b
 Access Type                         Write, Read                                    Write, Read
 BITFIELD       BITS                       DESCRIPTION                                 DECODE
 RSVD            7:4      Reserved: Do not change from default value 0000: Reserved
 RSVD            3:0      Reserved: Do not change from default value 0000: Reserved
rsvd_ff (0xFF)
      BIT             7            6               5           4     3            2             1             0
 Field             RSVD         RSVD           RSVD        RSVD                     RSVD[3:0]
 Reset               0b           0b              0b          0b                     XXXXb
 Access Type    Write, Read  Write, Read     Write, Read Write, Read                Read Only
 BITFIELD       BITS                       DESCRIPTION                                 DECODE
 RSVD             7       Reserved: Do not change from default value 0: Reserved
 RSVD             6       Reserved: Do not change from default value 0: Reserved
 RSVD             5       Reserved: Do not change from default value 0: Reserved
 RSVD             4       Reserved: Do not change from default value 0: Reserved
 RSVD            3:0      Reserved                                   XXXX: Reserved
www.maximintegrated.com                                                                          Maxim Integrated │ 68


MAX96705A                                                        16-Bit GMSL Serializer with High-Immunity/
                                                              Bandwidth Mode and Coax/STP Cable Drive
Applications Information                                                or when in double mode (DBL = 1). Table 3 shows the
                                                                        available bit widths and default mapping for various
Parallel Interface                                                      modes.
The CMOS parallel interface-data width is programmable
and depends on the application. Using a larger width                    Bus Data Rates
(BWS = 1) results in a lower-pixel clock rate, while a                  The bus data rate depends on the settings for BWS and
smaller width (BWS = 0) allows a higher-pixel clock rate.               DBL. Table 4 lists the available PCLK rates available for
                                                                        different bus-width settings. For lower PCLK rates, set
Bus Data Width                                                          DBL = 0 (if DBL = 1 in both the serializer and deserializer).
The bus data width depends on the selected modes. The
available bus width is less when using error detection
Table 3. Input Data-Width Selection
                      REGISTER BIT SETTINGS                                    INPUT MAPPING                 INPUT MAPPING
    DBL            BWS             HIBW      PXL_CRC           HVEN              (WITH 96706)                  (WITH OTHER)
      1               1              —             1             1              DIN11:0, HS, VS                DIN11:0, HS, VS
      1               1              —             1             0                   DIN11:0                       DIN11:0
      1               1              —             0             1              DIN11:0**, HS, VS             DIN13:0*, HS, VS
      1               1              —             0             0                  DIN13:0**                      DIN14:0
      1               0               1            1             —               DIN8:0, HS, VS                 DIN8:0, HS, VS
      1               0               1            0             —              DIN11:0, HS, VS                DIN11:0, HS, VS
      1               0               0            1             1               DIN7:0, HS, VS                 DIN7:0, HS, VS
      1               0               0            1             0                    DIN7:0                        DIN7:0
      1               0               0            0             1              DIN10:0, HS, VS               DIN10:0, HS, VS
      1               0               0            0             0                   DIN10:0                       DIN10:0
      0               1              —             1             1             DIN11:0**, HS, VS              DIN13:0*, HS, VS
      0               1              —             1             0                  DIN13:0**                      DIN15:0*
      0               1              —             0             1             DIN11:0**, HS, VS              DIN13:0*, HS, VS
      0               1              —             0             0                   DIN13:0*                      DIN15:0*
      0               0               1            -             —             DIN11:0**, HS, VS              DIN13:0*, HS, VS
      0               0               0            1             1             DIN11:0**, HS, VS              DIN13:0*, HS, VS
      0               0               0            1             0                  DIN13:0**                      DIN15:0*
      0               0               0            0             1             DIN11:0**, HS, VS              DIN13:0*, HS, VS
      0               0               0            0             0                  DIN13:0**                      DIN15:0*
*The input bit width is limited by the number of available inputs.
**The input bit width is limited by the number of available outputs on the deserializer.
Table 4. Data-Rate Selection
          DBL                        BWS                     HIBW                              PCLK RANGE (MHz)
            1                           1                      0                                    25 to 87
            1                           0                      0                                   33.3 to 116
            1                           0                      1                                   73.3 to 116
            0                           1                      0                                  12.5 to 43.5
            0                           0                      0                                   16.7 to 58
            0                           0                      1                                   36.6 to 58
www.maximintegrated.com                                                                                          Maxim Integrated │ 69


MAX96705A                                                  16-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
Crossbar Switch                                                 2. Set the low- and high-input crossbar bits (CROSSBAR0,
By default, the crossbar switch connects the serializer         CROSSBAR 16) to the desired selected mapped input
input pins DIN_ and HS/VS (when HV encoding is used)            (e.g., CROSSBAR0 = 00100, CROSSBAR16 = 10100).
to the corresponding deserializer output pins DOUT_ and         3. Repeat for the other crossbar outputs, making sure
HS/VS. Reprogram the crossbar switch when changing              the set of high and low crossbar outputs are assigned
the input or output pin assignments, or when connecting         to the same crossbar input set. In general, XBO[i] and
to devices that do not have a DBL = 1 mode.                     XBO[i+16] should be assigned to XBI[j] and XBI[j+16].
Crossbar-Switch Programming                                     4. For XBOHS, XBOVS, and XBODE, set crossbar to use
                                                                the low-input pins (CROSSBAR_ = 00000 to 01111). Note
Each crossbar-switch output can select any of the 16
                                                                that HS, VS, and DE use both the low and high input.
DIN_ inputs for either high or low words (when DBL =
1) for a total of 32 possible inputs. Multiple outputs can      ●● Both Devices' DBL Do Not Match
share the same input. HS, VS, and DE remain the same            1. Table 5, Table 6, and Table 7 list which crossbar output
for both word halves, and should be programmed to use           (XBO_) maps to each serial bit.
the low-word input of the corresponding pin. To invert
                                                                2. For each crossbar output, select which pin and high/
an input data bit, set the respective INVERT_MUX_ =
                                                                low clock cycle (if needed) to map (e.g., DIN4 low input).
1. To force an output low, (and ignore the input) set the
FORCE_MUX_ bit = 1. To force an output high set both            3. Set the crossbar bits (CROSSBAR_) to select the
INVERT_MUX_ and FORCE_MUX_ = 1.                                 desired selected mapped input (e.g., CROSSBAR0 =
                                                                00100 maps DIN4 low input to XBO0).
Recommended Crossbar-Switch Program Procedure
                                                                4. Repeat for the other crossbar outputs; any unused
The procedure to program the crossbar switch depends on         serial bits should have a force low mapped to the
the DBL settings on the serializer and deserializer. Devices    respective crossbar output.
without double mode can be assumed to have DBL = 0.
                                                                5. For XBOHS, XBOVS, and XBODE, set crossbar to use
●● Both Devices' DBL Set to the Same Value                      the low-input pins (CROSSBAR_ = 00000 to 01111). Note
1. For the crossbar-output equivalent of DIN0 (XBO0,            that HS, VS, and DE use both the low and high input.
XBO16) select which pin to map (e.g., DIN4 ➔ XBI4,
XBI20).
Table 5. Crossbar Output to Serial Link Map (D23:0)
      BIT SETTING                                                  SERIAL BITS
 DB HV BW HB CR DE        0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15 16 17 18 19 20 21 22 23
  0  0   0   0    0  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   Z    Z  Z    F    P
  0  0   0   0    1  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         F    E   E   E    E  E    E    P
  0  0   0   1    0  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   Z    Z  Z    F    P
  0  0   0   1    1  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   F    E  E    E    P
  0  0   1   0    0  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   Z    Z  Z    Z    Z
  0  0   1   0    1  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   Z    Z  Z    Z    Z
  0  1   0   0    0  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   Z    Z  Z    F    P
  0  1   0   0    1  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         F    E   E   E    E  E    E    P
  0  1   1   0    0  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   Z    Z  Z    Z    Z
  0  1   1   0    1  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   Z    Z  Z    Z    Z
  1  0   0   0    0  X   16 17 18 19 20 21 22 23 24 25 26              0    1   2   3   4   5    6   7   8    9  10   F    P
  1  0   0   0    1  X   16 17 18 19 20 21 22 23            0 1    2   3    4   5   6   7   F    E   E   E    E  E    E    P
  1  0   0   1    0  X   16 17 18 19 20 21 22 23 24 25 26 27                0   1   2   3   4    5   6   7    8  Z    F    P
www.maximintegrated.com                                                                                 Maxim Integrated │ 70


MAX96705A                                            16-Bit GMSL Serializer with High-Immunity/
                                                   Bandwidth Mode and Coax/STP Cable Drive
Table 5. Crossbar Output to Serial Link Map (D23:0) (continued)
    BIT SETTING                                             SERIAL BITS
DB HV BW HB CR DE         0    1 2  3    4  5 6  7    8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
 1  0   0   1    1   X   16 17 18 19 20 21 22 23 24      0  1  2  3   4   5  6  7   8 Z  F    E   E    E     P
 1  0   1   0    0   X   16 17 18 19 20 21 22 23 24 25 26 27 28 29 30        0  1   2 3   4   5    6   7     8
 1  0   1   0    1   1   16 17 18 19 20 21 22 23 24 25 26 DH 0        1   2  3  4   5 6   7   8    9  10 DL
 1  0   1   0    1   0   16 17 18 19 20 21 22 23 24 25 26 27      0   1   2  3  4   5 6   7   8    9  10 11
 1  1   0   0    0   1   16 17 18 19 20 21 22 23 24 25 DH 0       1   2   3  4  5   6 7   8   9   DL   F     P
 1  1   0   0    0   0   16 17 18 19 20 21 22 23 24 25 26      0  1   2   3  4  5   6 7   8   9   10   F     P
 1  1   0   0    1   1   16 17 18 19 20 21 22 DH 0       1  2  3  4   5   6 DL  F   E E  E    E   E    E     P
 1  1   0   0    1   0   16 17 18 19 20 21 22 23      0  1  2  3  4   5   6  7  F   E E  E    E   E    E     P
 1  1   1   0    0   X   16 17 18 19 20 21 22 23 24 25 26 27 28 29 30        0  1   2 3   4   5    6   7     8
 1  1   1   0    1   1   16 17 18 19 20 21 22 23 24 25 26 DH 0        1   2  3  4   5 6   7   8    9  10 DL
 1  1   1   0    1   0   16 17 18 19 20 21 22 23 24 25 26 27      0   1   2  3  4   5 6   7   8    9  10 11
Table 6. Crossbar Output to Serial Link Map (D31:24 and Special Packets)
         BIT SETTING                                                           SPECIAL PACKETS
 DB HV BW       HB    CR    DE   24   25   26 27   28   29  30   31    C0   C1   C2   C3    HS    VS     DE
  0   0    0     0     0     X   —    —    —  —    —    —    —   —      —   —     —   —     —      —      —
  0   0    0     0     1     X   —    —    —  —    —    —    —   —      —   —     —   —     —      —      —
  0   0    0     1     0     X   Z    Z    Z  —    —    —    —   —      Z   Z     Z   Z     H      V      D
  0   0    0     1     1     X   E    E    E  —    —    —    —   —      Z   Z     Z   Z     H      V      D
  0   0    1     0     0     X   Z    Z    Z  Z    Z    Z    F   P      —   —     —   —     —      —      —
  0   0    1     0     1     X   F    E    E  E    E    E    E   P      —   —     —   —     —      —      —
  0   1    0     0     0     X   —    —    —  —    —    —    —   —      —   —     —   —     H      V      —
  0   1    0     0     1     X   —    —    —  —    —    —    —   —      —   —     —   —     H      V      —
  0   1    1     0     0     X   Z    Z    Z  Z    Z    Z    F   P      —   —     —   —     H      V      —
  0   1    1     0     1     X   F    E    E  E    E    E    E   P      —   —     —   —     H      V      —
  1   0    0     0     0     X   —    —    —  —    —    —    —   —      —   —     —   —     —      —      —
  1   0    0     0     1     X   —    —    —  —    —    —    —   —      —   —     —   —     —      —      —
  1   0    0     1     0     X    9   10   11 —    —    —    —   —      A   Z     A   A     H      V      D
  1   0    0     1     1     X   E    E    E  —    —    —    —   —      A   Z     A   A     H      V      D
  1   0    1     0     0     X    9   10   11 12   13   14   F   P      —   —     —   —     —      —      —
  1   0    1     0     1     1   F    E    E  E    E    E    E   P      —   —     —   —     —      —      —
  1   0    1     0     1     0   F    E    E  E    E    E    E   P      —   —     —   —     —      —      —
  1   1    0     0     0     1   —    —    —  —    —    —    —   —      —   —     —   —    HH/L VH/L      —
  1   1    0     0     0     0   —    —    —  —    —    —    —   —      —   —     —   —    HH/L VH/L      —
  1   1    0     0     1     1   —    —    —  —    —    —    —   —      —   —     —   —    HH/L VH/L      —
  1   1    0     0     1     0   —    —    —  —    —    —    —   —      —   —     —   —    HH/L VH/L      —
  1   1    1     0     0     X    9   10   11 12   13   14   F   P      —   —     —   —    HH/L VH/L      —
  1   1    1     0     1     1   F    E    E  E    E    E    E   P      —   —     —   —    HH/L VH/L      —
  1   1    1     0     1     0   F    E    E  E    E    E    E   P      -    -    -    -   HH/L VH/L       -
www.maximintegrated.com                                                                  Maxim Integrated │ 71


MAX96705A                                                 16-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
Table 7. Legend
 BIT SETTINGS                                                         MAP INPUTS
   DB     Double-mode bit DBL                                             H    HSYNC ( when DBL = 0 or HIBW = 1)
   HV     H/V Encoding bit HVEN                                           V    VSYNC ( when DBL = 0 or HIBW = 1)
   BW     BWS bit                                                         D    DE ( when DBL = 0 or HIBW = 1)
   HB     HIBW bit                                                       HH    HSYNC (high word, DBL = 1)
   CR     PXL_CRC bit                                                    VH    VSYNC (high word, DBL = 1)
   DE     DE = 1 when DEEN = 1 and not processed in RGB888 mode          DH    DE (high word, DBL = 1)
    X     1 or 0                                                         HL    HSYNC (low word, DBL = 1)
 SPECIAL PACKETS                                                         VL    VSYNC (low word, DBL = 1)
   C0     CNT_0                                                          DL    DE (low word, DBL = 1)
   C1     CNT_1                                                           #    XBO output from crossbar switch
   C2     CNT_2                                                           F    Internal forward control-channel bit
   C3     CNT_3                                                           E    Internal pixel CRC bit
 BIT COLOR                                                                P    Internal pixel parity bit
          Output bits from crossbar                                      —     Serial bit not sent
          Internal bits                                                   Z    Zero
          Other output bits                                               A    Internal alignment bit (used when HIBW=1)
          Output bits from sync
                              INPUT PIN
                                   PIXEL        N              N+1
                                   PCLK
                                DIN15/VS  XBI31    XBI15 XBI31     XBI15
                                DIN14/HS  XBI30    XBI14 XBI30     XBI14
                                 DIN13    XBI29    XBI13 XBI29     XBI13
                                 DIN12    XBI28    XBI12 XBI28     XBI12
                                 DIN11    XBI27    XBI11 XBI27     XBI11
                                 DIN10    XBI26    XBI10 XBI26     XBI10
                                  DIN9    XBI25    XBI9  XBI25     XBI9
                                  DIN8    XBI24    XBI8  XBI24     XBI8
                                  DIN7    XBI23    XBI7  XBI23     XBI7
                                  DIN6    XBI22    XBI6  XBI22     XBI6
                                  DIN5    XBI21    XBI5  XBI21     XBI5
                                  DIN4    XBI20    XBI4  XBI20     XBI4
                                                                             *REGISTER SETTINGS
                                  DIN3    XBI19    XBI3  XBI19     XBI3
                                                                             DECIDE IF HS, DE, OR HI_LO
                                  DIN2    XBI18    XBI2  XBI18     XBI2
                                                                             DETERMINES THE HIGH/LOW
                                  DIN1    XBI17    XBI1  XBI17     XBI1
                                                                             INPUT TIMING.
                                  DIN0    XBI16    XBI0  XBI16     XBI0
                             ALIGNMENT
                                    HS*         HS             HS
                                    DE*         DE             DE
                                   HI_LO*
Figure 20. Crossbar-Switch Default Mapping
www.maximintegrated.com                                                                                     Maxim Integrated │ 72


MAX96705A                                                    16-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
Timing-Generator Programming                                     Align from HS or DE
Timing-generator parameters are stored in the registers          To align from a sync signal, set the DBL_ALIGN_TO to
as unsigned integers as PCLK periods. To prevent output          select the input signal. When using this mode, ensure
glitches, program all timing-generator parameters while          that the signal used for alignment uses the same value
the device is in configuration-link mode, or when PCLK           for both the high and low word (e.g., for pixels [1H, 1L,
is not applied. By default, the timing generator is set to       2H, 2L...], aligning on DE requires values of [DE1, DE1,
single trigger, and is disabled. Figure 18 show the timing       DE2, DE2...]).
waveforms under the default conditions with rising-edge
trigger, and noninverted signals. Do not program the
                                                                 Control-Channel Interfaces
HSYNC or DE signals such that the total length exceeds           I2C
the length of a VSYNC period (Table 8). All delay                Set I2CSEL = 1 to configure the control channel for I2C
parameters are positive. To implement a negative delay,          to I2C. In this mode, the control channel forwards I2C
set the delay value subtracted from the VSYNC period             commands from the microcontroller side to the other
(e.g., a delay value of VS_HIGH + VS_LOW - N creates             side of the GMSL link. The remote device acts as an I2C
a delay of -N PCLK cycles). Do not set any delay lengths         master to the other peripherals connected to the remote-
larger than the VSYNC period.                                    side device. I2C-to-I2C mode uses clock stretching to hold
                                                                 the microcontroller until the data and an acknowledge or
Double-Mode Alignment
                                                                 not acknowledge have been sent across the link.
When DBL = 1 in both the serializer and deserializer, GMSL
automatically keeps the pixels in order. Use double-mode         I2C Bit Rate
alignment when DBL = 1 in the serializer and DBL = 0             The I2C interface accepts bit rates from 9.6kbps to
(or is not supported) in the deserializer. Two different         1Mbps. The local I2C rate is set by the microcontroller.
methods are available for double-mode alignment.                 The remote I2C rate is set by the remote device. By
                                                                 default, the control channel is set up for a 400kbps I2C bit
External High/Low Signal
                                                                 rate. Program the I2C_MSTBT and SLV_SH bits (register
To use an external alignment signal, set EN_HI_LO =              0x0D) to match the desired microcontroller I2C rate.
1, DBL_ALIGN_TO = 000, and select which input DIN_
pin to use by setting the CROSSBAR_HI_LO bits. The               Software Programming of Device Addresses
external signal designates whether the clocked word is           The serializer and deserializer have programmable device
the high or low word (e.g., for pixels [1H, 1L, 2H, 2L...] the   addresses. This allows multiple GMSL devices, along with
high/low signal would be [1, 0, 1, 0...]).                       I2C peripherals, to coexist on the same control channel.
                                                                 The serializer device address is in register 0x00 of each
                                                                 device, while the deserializer device address is in register
                                                                 0x01 of each device. To change a device address, first
Table 8. Timing-Generator Parameter Restrictions
                              MIN VALUE                           MAXIMUM VALUE RESTRICTION
    SIGNAL      SIZE (BITS)
                                 (HEX)                                           (HEX)
   VS_HIGH          24             1        VS_HIGH + VS_LOW < 0xFFFFFF
    VS_LOW          24             1        VS_HIGH + VS_LOW < 0xFFFFFF
    VS_DLY          24             0        VS_DLY < VS_HIGH + VS_LOW
   HS_HIGH          16             1        (HS_HIGH + HS_LOW) x HS_CNT < VS_HIGH + VS_LOW
   HS_LOW           16             1        (HS_HIGH + HS_LOW) x HS_CNT < VS_HIGH + VS_LOW
    HS_CNT          16             1        (HS_HIGH + HS_LOW) x HS_CNT < VS_HIGH + VS_LOW
    HS_DLY          24             0        HS_DLY < VS_HIGH + VS_LOW
   DE_HIGH          16             1        (DE_HIGH + DE_LOW) x DE_CNT < VS_HIGH + VS_LOW
   DE_LOW           16             1        (DE_HIGH + DE_LOW) x DE_CNT < VS_HIGH + VS_LOW
    DE_CNT          16             1        (DE_HIGH + DE_LOW) x DE_CNT < VS_HIGH + VS_LOW
    DE_DLY          24             0        DE_DLY < VS_HIGH + VS_LOW
www.maximintegrated.com                                                                                   Maxim Integrated │ 73


MAX96705A                                                  16-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
write to the device whose address changes (register 0x00       UART
of the serializer for serializer device address change, or     Set I2CSEL = 0 to configure the control channel for UART
register 0x01 of the deserializer for deserializer device      or UART-to-I2C mode. In this mode, the control channel
address change). Then, write the same address into the         forwards UART commands from the microcontroller side
corresponding register on the other device (register 0x00      to the other side of the GMSL link. When INTTYPE =
of the deserializer for serializer device address change,      00, the remote device acts as an I2C master to the other
or register 0x01 of the serializer for deserializer device     peripherals connected to the remote-side device. UART-
address change).                                               to-I2C mode does not support devices that use clock
I2C Address Translation                                        stretching.
The device supports I2C address translation for up to          Base Mode
two device addresses. Use address translation to assign        In base mode, UART packets control the serializer,
unique device addresses to peripherals with limited            deserializer, and attached peripherals.
I2C addresses. Source addresses (address to translate
from) are stored in registers 0x09 and 0x0B. Destination       UART Timing
addresses (address to translate to) are stored in registers    In base mode, the UART idles high (through a pullup
0x0A and 0x0C.                                                 resistor). Each GMSL UART byte consists of a START bit,
                                                               8 data bits, an even-parity bit, and a STOP bit (Figure 21).
Configuration Blocking                                         Keep the idle time between bytes of the same UART packet
The device can block changes to its registers. Set             to less than 4 bit times. The GMSL-UART protocol is listed in
CFGBLOCK to make all registers read-only. Once set, the        Figure 22. A write packet consists of a SYNC byte (Figure 23),
registers remain blocked until the supplies are removed or     device address byte, starting register address byte,
until PWDNB is low.                                            number of bytes to write, and the data bytes. The slave
Cascaded/Parallel Devices                                      device responds with an ACK byte (Figure 24) if the write
                                                               was successful. A read packet consists of a SYNC byte,
GMSL supports both cascaded and parallel devices
                                                               device address byte, starting register address byte, and
connected through I2C. When cascading or using parallel
                                                               number of bytes to read. The slave device responds with
links, all I2C commands are forwarded to all links. Each
                                                               an ACK byte, and the read data bytes.
link attempts to hold the control channel until it receives
an acknowledge/not acknowledge from the remote-side            UART-to-I2C Conversion
device. It is important to keep the control channel active     When using the UART control channel, the remote-side
between links to prevent timeout. If a link is unused, keep    device can communicate to I2C peripherals through
the control channel clear by turning on the configuration      UART-to-I2C conversion. Set the INTTYPE bits in
link, disconnecting the I2C lines, or powering down the        the remote-side device to 00 to activate UART-to-I2C
unused device.                                                 conversion. The converted I2C bit rate is the same as
Dual μC Control                                                the incoming UART bit rate. I2C peripherals must not use
Most systems use a single microcontroller; however μCs         clock stretching in order to be compatible with UART-to-
can reside on each side simultaneously and trade off           I2C conversion.
in running the control channel. Contention occurs if both      There are two possible methods the devices use to
μCs attempt to use the control channel at the same time. It    convert UART to I2C. In the first method (I2CMETHOD =
is up to the user to prevent this contention by implementing   0), the register address is sent with the I2C communication
a higher level protocol. In addition, the control channel      (Figure 25). For devices that do not use a register address
does not provide arbitration between I2C masters on            (such as the MAX7324), set I2CMETHOD = 1 and send
both sides of the link. An acknowledge frame is not            a dummy byte in place of the register address (Figure
generated when communication fails due to contention. If       26). In this method, the remote device omits sending the
communication across the serial link is not required, the      register address.
μCs can disable the forward and reverse control channel
                                                               UART Bypass Mode
using the FWDCCEN and REVCCEN bits (0x04, D[1:0])
in the serializer/deserializer. Communication across the       In UART bypass mode, the control channel acts as a
serial link is stopped and contention between μCs cannot       full-duplex 9.6kbps to 1Mbps link that forwards UART
occur.                                                         commands across the serial link without responding to
                                                               the packets themselves. Set MS high to enter bypass
www.maximintegrated.com                                                                                  Maxim Integrated │ 74


MAX96705A                                                      16-Bit GMSL Serializer with High-Immunity/
                                                             Bandwidth Mode and Coax/STP Cable Drive
                                                           1 UART FRAME
           START        D0       D1          D2       D3         D4        D5         D6          D7      PARITY*      STOP
                       FRAME 1                                       FRAME 2                                        FRAME 3
                                         STOP       START                                STOP      START
   *BASE MODE USES EVEN PARITY
Figure 21. GMSL-UART Data Format for Base Mode
                                                          WRITE DATA FORMAT
        SYNC        DEV ADDR + R/W     REG ADDR     NUMBER OF BYTES         BYTE 1                     BYTE N
                                                    MASTER WRITES TO SLAVE                                               ACK
                                                                                                      MASTER READS FROM SLAVE
                                                        READ DATA FORMAT
        SYNC        DEV ADDR + R/W     REG ADDR NUMBER OF BYTES
                                 MASTER WRITES TO SLAVE                       ACK            BYTE 1                     BYTE N
                                                                      MASTER READS FROM SLAVE
Figure 22. GMSL-UART Protocol for Base Mode
            D0   D1   D2   D3  D4   D5    D6    D7                             D0  D1     D2   D3    D4   D5   D6   D7
     START   1    0    0    1   1    1     1     0 PARITY STOP          START   1   1      0    0     0    0    1    1  PARITY STOP
Figure 23. SYNC Byte (0x79)                                          Figure 24. ACK Byte (0xC3)
www.maximintegrated.com                                                                                          Maxim Integrated │ 75


MAX96705A                                                                      16-Bit GMSL Serializer with High-Immunity/
                                                                            Bandwidth Mode and Coax/STP Cable Drive
mode (wait 1ms after setting bypass mode if the μC is                                 Device Address
connected on the deserializer side). Do not send a UART                               The serializer/deserializer both have a 7-bit-long slave
vommand during this time. Bypass uses bit rates from                                  address stored in registers 0x00 and 0x01. The bit
9.6kbps to 1Mbps. Although MS on either device sets the                               following a 7-bit slave address is the R/W bit, which is
control-channel bypass mode, only the local-side device                               low for a write command and high for a read command.
(connected to the μC) should be used to set bypass                                    The default slave address is 0x80. After startup, a
mode. Do not switch MS while a UART command is being                                  microcontroller can reprogram the slave address as
sent. Do not send a logic-low value longer than 100μs                                 needed.
when using the GPI/GPO functionality.
        UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 0)
        µC           SERIALIZER/DESERIALIZER
                  11                 11                    11                 11                  11                          11                      11
            SYNC FRAME         DEVICE ID + WR     REGISTER ADDRESS NUMBER OF BYTES             DATA 0                       DATA N                ACK FRAME
   SERIALIZER/DESERIALIZER             PERIPHERAL
                                                  1     7      1 1        8      1                                     8     1                  8       1 1
                                                  S  DEV ID   W A     REG ADDR   A                                 DATA 0    A                DATA N    A P
        UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 0)
        µC           SERIALIZER/DESERIALIZER
                  11                 11                    11                 11                              11                    11                       11
            SYNC FRAME         DEVICE ID + RD     REGISTER ADDRESS NUMBER OF BYTES                       ACK FRAME                DATA 0                   DATA N
   SERIALIZER/DESERIALIZER             PERIPHERAL
                                                  1     7      1 1        8      1 1      7      1 1        8       1            8      1 1
                                                  S  DEV ID   W A     REG ADDR   A S   DEV ID   R A      DATA 0     A        DATA N     A P
                                             : MASTER TO SLAVE      : SLAVE TO MASTER   S: START     P: STOP      A: ACKNOWLEDGE
Figure 25. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)
            UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 1)
       µC               SERIALIZER/DESERIALIZER
               11                   11                    11                  11                   11                           11                      11
         SYNC FRAME           DEVICE ID + WR     REGISTER ADDRESS NUMBER OF BYTES               DATA 0                       DATA N                 ACK FRAME
 SERIALIZER/DESERIALIZER                PERIPHERAL
                                                 1     7      1 1                                                       8     1                   8       1 1
                                                 S DEV ID     W A                                                    DATA 0   A                DATA N     A P
            UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 1)
       µC               SERIALIZER/DESERIALIZER
               11                   11                   11                   11                               11                    11                        11
          SYNC FRAME         DEVICE ID + RD     REGISTER ADDRESS NUMBER OF BYTES                          ACK FRAME                DATA 0                   DATA N
 SERIALIZER/DESERIALIZER                PERIPHERAL
                                                                                   1      7      1 1           8         1                8      1 1
                                                                                   S   DEV ID    R A       DATA 0        A             DATA N    A P
                                           MASTER TO SLAVE         SLAVE TO MASTER     S: START       P: STOP      A: ACKNOWLEDGE
Figure 26. Format Conversion Between GMSL UART and I2C without Register Address (I2CMETHOD = 1)
www.maximintegrated.com                                                                                                                         Maxim Integrated │ 76


MAX96705A                                                  16-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
Spread Spectrum                                                where:
Program the SS bits in the serializer to turn on spread        fM = Modulation frequency
spectrum in the serializer (Table 9). If the deserializer      fPCLKIN = PCLKIN frequency
driven by the serializer has programmable spread
spectrum, do not enable spread for both at the same            MOD = Modulation coefficient given in Table 11
time or their interaction cancels benefits. The deserializer   SDIV = 6-bit SDIV setting, manually programmed by the μC
tracks the serializer’s spread and passes the spread to the    To program the SDIV setting, first look up the modulation
deserializer output. Some spread-spectrum amplitudes           coefficient according to the desired bus-width and spread-
can only be used at lower PCLKIN frequencies (Table            spectrum settings. Solve the above equation for SDIV using
10). When the spread spectrum is turned on or off, the         the desired pixel clock and modulation frequencies. If the
serial link stops for several microseconds and then            calculated SDIV value is larger than the maximum allowed
restarts in order for the deserializer to lose and relock      SDIV value in Table 11, set SDIV to the maximum value.
to the new serial-data stream. Changing the spread-
spectrum amplitude does not cause a loss of lock.              Board Layout
Manual Programming of the Spread-Spectrum                      Power-Supply Circuits and Bypassing
Divider                                                        The serializer uses an AVDD and DVDD of 1.7V to 1.9V.
By default, autodetection of the PCLKIN operation range        All inputs and outputs, except for the serial output, derive
guarantees a spread-spectrum modulation frequency              power from an IOVDD of 1.7V to 3.6V that scales with
within 20kHz to 40kHz. Additionally, manual configuration      IOVDD. Proper voltage-supply bypassing is essential for
of the sawtooth divider (SDIV: 0x03,D[5:0]) allows the         high-frequency circuit stability.
user to set a modulation frequency (typically 20kHz)
according to the PCLKIN frequency.
Equation:
Relation of modulation rate to the PCLKIN frequency:
                fM = fPCLKIN/(MOD x SDIV)
Table 9. Output Spread
                               SS                                                     SPREAD (%)
                              000                                   POWER-UP DEFAULT (NO SPREAD SPECTRUM)
                              001                                              ±0.5% SPREAD SPECTRUM
                              010                                              ±1.5% SPREAD SPECTRUM
                              011                                               ±2% SPREAD SPECTRUM
                              100                                               NO SPREAD SPECTRUM
                              101                                               ±1% SPREAD SPECTRUM
                              110                                               ±3% SPREAD SPECTRUM
                              111                                               ±4% SPREAD SPECTRUM
Table 10. Spread Limitations
   BWS = 0 MODE, PCLKIN            BWS = 1 MODE, PCLKIN         SERIAL LINK BIT RATE             AVAILABLE SPREAD
      FREQUENCY (MHz)                FREQUENCY (MHz)                     (MBPS)                          RATES
        < 33.3 (DBL = 0)                < 25 (DBL = 0)
                                                                          < 1000                   All rates available
        < 66.6 (DBL = 1)                < 50 (DBL = 1)
      33.3 to 58 (DBL = 0)           25 to 43.5 (DBL = 0)
                                                                          ≥ 1000                    1.5%, 1%, 0.5%
      66.6 to 116 (DBL = 1)           50 to 87 (DBL = 1)
www.maximintegrated.com                                                                                 Maxim Integrated │ 77


MAX96705A                                                 16-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
Table 11. Modulation Coefficients and
Maximum SDIV Settings                                                                  1MΩ
                                                                                                  RD
                                                                                                1.5kΩ
             SPREAD-         MODULATION
                                              SDIV UPPER                      CHARGE-CURRENT- DISCHARGE
  BWS       SPECTRUM         COEFFICIENT                                       LIMIT RESISTOR RESISTANCE
                                              LIMIT (DEC)
            SETTING (%)           (DEC)                                HIGH-
                                                                                          CS   STORAGE            DEVICE
                                                                      VOLTAGE
                  1                104             40                                  100pF   CAPACITOR          UNDER
                                                                        DC
                                                                                                                   TEST
                 0.5               104             63                 SOURCE
                  3                152             27
    1
                 1.5               152             54
                  4                204             15         Figure 27. Human Body Model ESD Test Circuit
                  2                204             30
                  1                 80             52
                 0.5                80             63                                             RD
                  3                112             37                                           330Ω
    0
                 1.5               112             63
                                                                              CHARGE-CURRENT- DISCHARGE
                  4                152             21                          LIMIT RESISTOR RESISTANCE
                                                                       HIGH-
                  2                152             42                 VOLTAGE             CS   STORAGE            DEVICE
                                                                                       150pF   CAPACITOR          UNDER
                                                                        DC
                                                                                                                   TEST
                                                                      SOURCE
High-Frequency Signals
Separate the LVCMOS logic signals and CML/coax
highspeed signals to prevent crosstalk. Use a four-layer      Figure 28. IEC 61000-4-2 Contact Discharge ESD Test Circuit
PCB with separate layers for power, ground, CML/coax,
and LVCMOS logic signals. Layout STP-PCB traces
close to each other for a 100Ω differential characteristic
impedance. The trace dimensions depend on the type of                                             RD
                                                                                                 2kΩ
trace used (microstrip or stripline).
Note: Two 50Ω PCB traces do not have 100Ω differential                        CHARGE-CURRENT- DISCHARGE
                                                                               LIMIT RESISTOR RESISTANCE
impedance when brought close together; the impedance                   HIGH-
                                                                                                                  DEVICE
goes down when the traces are brought closer. Use a 50Ω               VOLTAGE             CS   STORAGE
                                                                                       330pF   CAPACITOR          UNDER
trace for the single-ended output when driving coax. Route              DC
                                                                                                                   TEST
                                                                      SOURCE
the PCB traces for differential CML in parallel to maintain
the differential characteristic impedance. Avoid via arrays.
Keep PCB traces that make up a differential pair equal in
length to avoid skew within the differential pair.            Figure 29. ISO 10605 Contact Discharge ESD Test Circuit
ESD Protection
ESD tolerance is rated for Human Body Model, IEC
                                                              Compatibility with Other GMSL Devices
61000-4-2, and ISO 10605. The ISO 10605 and IEC
61000-4-2 standards specify ESD tolerance for electronic      The device is designed to pair with the MAX96705A–
systems. The serial outputs are rated for ISO 10605           MAX96711 family of devices, but interoperates with any
ESD protection and IEC 61000-4-2 ESD protection. All          GMSL device. See Table 12 for operating limitations.
pins are tested for the Human Body Model. The Human
Body Model discharge components are CS = 100pF and
RD = 1.5kΩ (Figure 27). The IEC 61000-4-2 discharge
components are CS = 150pF and RD = 330Ω (Figure 28).
The ISO 10605 discharge components are CS = 330pF
and RD = 2kΩ (Figure 29).
www.maximintegrated.com                                                                                  Maxim Integrated │ 78


MAX96705A                                                      16-Bit GMSL Serializer with High-Immunity/
                                                             Bandwidth Mode and Coax/STP Cable Drive
Device Configuration and Component Selection                           Multifunction Inputs
Internal Input Pulldowns                                               The device has several inputs/outputs that serve multiple
The control and configuration inputs (except three-level               functions. GPO/HIM functions as the GPO output, and as
inputs) include a pulldown resistor to GND; external                   a configuration pin. On power-up, or when reverting from
pulldown resistors are not needed.                                     a power-down state, the pins act as the HIM input. After
                                                                       latching the input state, the pin becomes the GPO output.
Three-Level Configuration Inputs                                       Connect a configuration input through a 30kΩ resistor to
CONF1 and CONF0 are three-level inputs that control                    IOVDD to set a high level. Leave the configuration input
the serial interface configuration and power-up defaults               open to set a low level.
(Table 13). Connect CONF1 or CONF0 with 6kΩ (max)                      In addition, several multifunction pins are controlled
pullup to IOVDD to set a high level, a 6kΩ (max) pulldown              by the LCCEN input. When LCCEN = 1, the local
to GND to set a low level, or open to set a mid level. For             control channel (RX/SDA, TX/SCL) is active, and the
digital control, use three-state logic to drive the three-level        GPIO1/BWS and MS/HVEN pins behave as GPIO1 and
logic inputs. CONF pin values are latched at power-up or               the MS input respectively. When LCCEN = 0, the local
resuming from power-down mode.​                                        control channel is disabled, and these pins operate as
                                                                       their alternate function (DBL, BWS, HVEN inputs).
Table 12. Feature Compatibility
         SERIALIZER FEATURE                                                   GMSL DESERIALIZER
 HSYNC/VSYNC Encoding                      If feature not supported in the deserializer, turn off in the serializer.
 I2C to I2C                                If feature not supported in the deserializer, use UART to I2C or UART to UART.
 Packet Control Channel                    If feature not supported in the deserializer, use legacy control channel.
 CRC Error Detection                       If feature not supported in the deserializer, turn off in the serializer.
                                           If feature not supported in the deserializer, data is output as a single word at half the input
 Double Input
                                           frequency. Use crossbar switch and double-mode alignment to correct input mapping.
                                           If feature not supported in the deserializer, connect unused serial input through 200nF
 Coax
                                           and 50Ω in series to AVDD, and set the reverse control-channel amplitude to 100mV.
 I2S Encoding                              If supported in the deserializer, disable I2S in the deserializer.
 High-Bandwidth Mode                       If feature not supported in the deserializer, turn off in the serializer.
 High-Immunity Mode                        If feature not supported in the deserializer, turn off in the serializer.
 Low-Speed Mode                            If supported in the deserializer, set DRS to 0 in the deserializer.
Table 13. Three-Level Configuration Input Map
                                                CXTP                                ES                                 I2CSEL
    CONF1           CONF0
                                  (OUT+/OUT- OUTPUT TYPE)              (PCLKIN LATCH EDGE)              (CONTROL-CHANNEL TYPE)
      LOW             LOW                    1 (COAX)                          1 (FALLING)                          1 (I2C O I2C)
      LOW             MID                    1 (COAX)                          1 (FALLING)                   0 (UART TO I2C/UART)
      LOW            HIGH                    1 (COAX)                           0 (RISING)                         1 (I2C TO I2C)
      MID             LOW                    1 (COAX)                           0 (RISING)                   0 (UART TO I2C/UART)
      MID             MID                      0 (STP)                         1 (FALLING)                         1 (I2C TO I2C)
      MID            HIGH                      0 (STP)                         1 (FALLING)                   0 (UART TO I2C/UART)
     HIGH             LOW                      0 (STP)                          0 (RISING)                         1 (I2C TO I2C)
     HIGH             MID                      0 (STP)                          0 (RISING)                   0 (UART TO I2C/UART)
     HIGH            HIGH                 DO NOT USE                          DO NOT USE                           DO NOT USE
www.maximintegrated.com                                                                                                 Maxim Integrated │ 79


MAX96705A                                                 16-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
Table 14. Suggested Connectors and Cables for GMSL
            VENDOR                      CONNECTOR                       CABLE                          TYPE
          Rosenberger                  59S2AX-400A5-Y                  Dacar 302                        Coax
          Rosenberger                  D4S10A-40ML5-Z                 Dacar 535-2                       STP
              Nissei                       GT11L-2S                F-2WME AWG28                         STP
               JAE                         MX38-FF                    A-BW-Lxxxxx                       STP
I2C/UART Pullup Resistors                                     Cables and Connectors
The I2C and UART open-drain lines require a pullup            Interconnect for CML typically has a differential
resistor to provide a logic-high level. There are tradeoffs   impedance of 100Ω. Use cables and connectors that have
between power dissipation and speed, and a compromise         matched differential impedance to minimize impedance
may be required when choosing pullup resistor values.         discontinuities. Coax cables typically have a characteristic
Every device connected to the bus introduces some             impedance of 50Ω; contact the factory for 75Ω operation).
capacitance even when the device is not in operation.         Table 14 lists the suggested cables and connectors used
I2C specifies 300ns rise times (30% to 70%) for fast          in the GMSL link.
mode, which is defined for data rates up to 400kbps (see
the I2C/UART Port Timing section in the AC Electrical         PRBS
Characteristics table for details). To meet the fast-mode     The serializer includes a PRBS pattern generator that
rise-time requirement, choose the pullup resistors so         works with bit-error verification in the deserializer. To
that rise time tR = 0.85 x RPULLUP x CBUS < 300ns.            run the PRBS test, set PRBSEN = 1 (0x04, D5) in the
The waveforms are not recognized if the transition time       deserializer, then in the serializer. To exit the PRBS
becomes too slow. GMSL supports I2C/UART rates up             test, set PRBSEN = 0 (0x04, D5) in the serializer. The
to 1Mbps (UART-to-I2C mode) and 400kbps (I2C-to-I2C           deserializer automatically ends PRBS checking and sets
mode).                                                        the PRBS_OK bit high. During PRBS mode, the forward
                                                              control channel is not available except to exit PRBS
AC-Coupling Capacitors                                        mode if autoacknowledge is enabled in the deserializer;
Voltage droop and the digital-sum variation (DSV) of          otherwise, the remote control channel is not available at
transmitted symbols cause signal transitions to start         all.
from different voltage levels. Because the transition
                                                              To run the PRBS with a 3Gbps SerDes, or when HIBW
time is fixed, starting the signal transition from different
                                                              = 1, first set the PRBS_TYPE bit = 0 in the MAX967XX.
voltage levels causes timing jitter. The time constant for
                                                              Then set PRBSEN = 1 (0x04, D5) in the serializer
an AC-coupled link needs to be chosen to reduce droop
                                                              and then in the deserializer. To exit the PRBS test, set
and jitter to an acceptable level. The RC network for
                                                              PRBSEN = 0 (0x04, D5) in the deserializer, then in the
an AC-coupled link consists of the CML/coax receiver
                                                              serializer. PRBS_TYPE = 0 does not support DBL = 1.
termination resistor (RTR), the CML/coax-driver
termination resistor (RTD), and the series AC-coupling        During PRBS test, ERRB function changes to reflect
capacitors (C). The RC time constant for four equal-value     PRBS errors only. ERRB goes low when any PRBS errors
series capacitors is (C x (RTD + RTR))/4. RTD and RTR         occur. ERRB goes high when the PRBS error counter is
are required to match the transmission-line impedance         reset when PRBS_ERR is read. Normal ERRB function
(usually 100Ω differential, 50Ω single-ended). This           resumes when exiting the PRBS test.
leaves the capacitor selection to change the system time      GPI/GPO
constant. Use 0.22μF or larger high-frequency, surface-
                                                              GPO on the serializer follows GPI transitions on the
mount ceramic capacitors with sufficient voltage rating
                                                              deserializer. By default, the GPI-to-GPO delay is 0.35ms
to withstand a short to battery, to pass the lower speed
                                                              (max). Keep the time between GPI transitions to a
reverse control-channel signal. Use capacitors with a case
                                                              minimum 0.35ms. GPI_IN the deserializer stores the GPI
size less than 3.2mm x 1.6mm to have lower-parasitic
                                                              input state. GPO is low after power-up. The μC can set
effects to the high-speed signal.
                                                              GPO by writing to the SET_GPO register bit. Do not send
                                                              a logic-low value on the deserializer RX/SDA input (UART
                                                              mode) longer than 100μs in either base or bypass mode
                                                              to ensure proper GPO/GPI functionality.
www.maximintegrated.com                                                                               Maxim Integrated │ 80


MAX96705A                                                 16-Bit GMSL Serializer with High-Immunity/
                                                        Bandwidth Mode and Coax/STP Cable Drive
Fast Detection of Loss-of-Lock                                Entering/Exiting Sleep Mode
A measure of link quality is the recovery time from loss-     The procedure for entering and exiting sleep mode
of-synchronization. The host can be quickly notified of       depends on the location of the microcontroller, and the
loss-of-lock by connecting the deserializer’s LOCK output     type of control-channel interface used. If wake up from a
to the GPI input (when PKTCC_EN = 0). If other sources        remote (deserializer) side microcontroller is not needed or
use the GPI input, such as a touch-screen controller,         desired, set the DIS_RWAKE bit = 1 to shut down remote
the μC can implement a routine to distinguish between         wake-up for further power savings.
interrupts from loss-of-sync and normal interrupts.           Legacy Control Channel:
Reverse control-channel communication does not require
an active forward link to operate and accurately tracks the   To enter sleep mode, set SLEEP = 1. The device sleeps
LOCK status of the GMSL link. LOCK asserts for video          after 8ms. To wake up the device, send an arbitrary
link only and not for the configuration link.                 control-channel command to the serializer (the serializer
                                                              does not send an acknowledge), wait for 5ms for the chip
Providing a Frame Sync (Camera Applications)                  to power up and then set SLEEP = 0 to make the wake-
The GPI and GPO provide a simple solution for camera          up permanent.
applications that require a frame-sync signal from the        Packet-Based Control Channel:
ECU (e.g., surround-view systems). Connect the ECU
frame-sync signal to the GPI input and connect the GPO        ●● When μC is on the deserializer side, set SLEEP = 1 in
output to the camera frame-sync input. GPI/GPO have a             serializer. Next set REVCCEN = 0 in the deserializer to
typical delay of 275μs in legacy mode and 21μs in packet          stop reverse-control transmission to the serializer. The
mode (with 5-bit CRC). Skew between multiple GPI/ GPO             device sleeps after 8ms.
channels is 115μs (max) in legacy mode and 21μs (max)             To wake up the serializer, first set REVCCEN = 1, wait
in packet mode. If a lower skew signal is required in             8ms for the device to wake up and then set SLEEP = 0
legacy mode, connect the camera’s frame-sync input to             to exit sleep mode permanently.
one of the serializer’s GPIOs and use an I2C broadcast-       ●● When μC is on the serializer side, first set SLEEP =
write command to change the GPIO output state. This               1 in the deserializer. If the deserializer must remain
has a maximum skew of 1.5μs, independent from the                 awake, switch to legacy control-channel mode. Next,
used I2C bit rate. In packet-based control-channel mode,          set SLEEP = 1 in the serializer. The device sleeps after
set GPI_COMP_EN = 1 in both the serializer and                    8ms.
deserializer to turn on GPI/GPO compensation. This                To wake up the device, send an arbitrary control-
reduces the device-to-device skew to 0.35μs.                      channel command to the serializer (the serializer does
                                                                  not send an acknowledge). Wait for 5ms for the chip to
                                                                  power up and then set SLEEP = 0 to make the wake-
                                                                  up permanent. The deserializer wakes up and clears its
                                                                  SLEEP bit when serialization is enabled and it locks to
                                                                  the serializer.
www.maximintegrated.com                                                                                Maxim Integrated │ 81


MAX96705A                                                         16-Bit GMSL Serializer with High-Immunity/
                                                               Bandwidth Mode and Coax/STP Cable Drive
Typical Application Circuits
            PCLK              PCLKIN                                                                PCLKOUT          PCLK
         DIN[11:0]            DIN[11:0]                                                            DOUT[11:0]        DIN[11:0]
              HS              DIN14/HS                                                             DOUT12/HS         HS
               VS             DIN15/VS                                                             DOUT13/VS         VS
                                  MAX96705A                                                     MAX96706                  GPU
    CAMERA
                                                                            45.3kΩ
             SDA              RX/SDA
                                                    49.9Ω                                   LMN0
             SCL              TX/SCL/DBL
                                                                            4.99kΩ                     RX/SDA
                                          OUT-                                                                          SDA I2C
                                                                                                        TX/SCL          SCL
                                          OUT+                                              IN+
                                               49.9kΩ                                                       GPI   FSYNC
                                                                                            IN-
                              LCCEN                                            49.9Ω                      LOCK    LOCK
                              CONF0                                                                      ERRB     ERR
                              CONF1                                                                      LFLTB    LFLT
                              MS/HVEN
                                                                                           I2CSEL = 1, CX/TP = 1
                                                                                                                             ECU
       NOTE: NOT ALL PULLUP/PULLDOWN RESISTORS ARE SHOWN. SEE PIN DESCRIPTION FOR DETAILS.
                                                              CAMERA APPLICATION
Ordering Information
                                                 PIN-
     PART NUMBER              TEMP RANGE
                                                 PACKAGE
 MAX96705AGTJ+**             -40°C to +115°C     32 TQFN-EP*
 MAX96705AGTJ+T**            -40°C to +115°C     32 TQFN-EP*
 MAX96705AGTJ/V+             -40°C to +115°C     32 TQFN-EP*
 MAX96705AGTJ/V+T            -40°C to +115°C     32 TQFN-EP*
+Denotes a lead(Pb)-free/RoHS-compliant package.
T = Tape and reel.
/V denotes an automotive qualified product.
*EP = Exposed pad.
**Future product—contact factory for availability.
www.maximintegrated.com                                                                                          Maxim Integrated │ 82


MAX96705A                                                                       16-Bit GMSL Serializer with High-Immunity/
                                                                             Bandwidth Mode and Coax/STP Cable Drive
Revision History
  REVISION          REVISION                                                                                                                           PAGES
                                                                                  DESCRIPTION
  NUMBER                DATE                                                                                                                        CHANGED
        0                6/17         Initial release                                                                                                      —
For pricing, delivery, and ordering information, please visit Maxim Integrated’s online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.                  © 2017 Maxim Integrated Products, Inc. │ 83


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX96705AGTJ/V+ MAX96705AGTJ/V+T
