
`timescale 1 ps / 1 ps


module tb_Lcd_12864b_top;



bit clk, rs, rw, e; 
logic [7:0] data;


initial
begin

 clk = 0;

 forever
   #10 clk = ~clk;
	
end


	lcd_12864b_top		lcd_12864b_top_inst(.osc(clk), .rs(rs), .rw(rw), .e(e), .data(data));

	
	always @(negedge e) begin
	
		$display("data = %x", data);
	end 
	
endmodule
