Warning (10268): Verilog HDL information at control.sv(21): always construct contains both blocking and non-blocking assignments File: D:/mine/UIUC/ECE385/Git/exp5/control.sv Line: 21
