Release 14.7 par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WEDASP78::  Tue May 13 15:35:19 2014

par -w -intstyle ise -pl high -rl high -xe n -t 1 Test_ADAT_Loopback_map.ncd
Test_ADAT_Loopback.ncd Test_ADAT_Loopback.pcf 


Constraints file: Test_ADAT_Loopback.pcf.
Loading device for application Rf_Device from file '3s200a.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "Test_ADAT_Loopback" is an NCD, version 3.2, device xc3s200a, package vq100, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.42 2013-10-13".



Design Summary Report:

 Number of External IOBs                          18 out of 68     26%

   Number of External Input IOBs                  5

      Number of External Input IBUFs              5
        Number of LOCed External Input IBUFs      5 out of 5     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BUFGMUXs                        2 out of 24      8%
   Number of RAMB16BWEs                      9 out of 16     56%
   Number of Slices                       1103 out of 1792   61%
      Number of SLICEMs                    203 out of 896    22%



Overall effort level (-ol):   Not applicable because -pl and -rl switches are used
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

Starting Router


Phase  1  : 6410 unrouted;      REAL time: 7 secs 

Phase  2  : 4640 unrouted;      REAL time: 8 secs 

Phase  3  : 2127 unrouted;      REAL time: 8 secs 

Phase  4  : 2127 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 11 secs 

Updating file: Test_ADAT_Loopback.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 12 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 12 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 12 secs 

Total REAL time to Router completion: 12 secs 
Total CPU time to Router completion: 12 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|IN_PLATINENTAKT_BUFG |              |      |      |            |             |
|                   P | BUFGMUX_X2Y11| No   |   18 |  0.098     |  0.972      |
+---------------------+--------------+------+------+------------+-------------+
| DEBUG_ADATTAKT_OBUF | BUFGMUX_X1Y11| No   |  905 |  0.216     |  1.086      |
+---------------------+--------------+------+------+------------+-------------+
|INST_DYNAMISCHERADAT |              |      |      |            |             |
|   PUFFERBRAM/BR_CLK |         Local|      |   17 |  2.382     |  3.578      |
+---------------------+--------------+------+------+------------+-------------+
|ADAT_FRAME_SYNC_ENKO |              |      |      |            |             |
|                 DER |         Local|      |    1 |  0.000     |  1.008      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_in_Platinentakt = PERIOD TIMEGRP "in_P | SETUP       |    14.281ns|     5.719ns|       0|           0
  latinentakt" 20 ns HIGH 50%               | HOLD        |     0.829ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_in_AdatTakt = PERIOD TIMEGRP "in_AdatT | SETUP       |    31.858ns|    17.664ns|       0|           0
  akt" 81.3802 ns HIGH 50%                  | HOLD        |     0.448ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 12 secs 
Total CPU time to PAR completion: 12 secs 

Peak Memory Usage:  208 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file Test_ADAT_Loopback.ncd



PAR done!
