
@InProceedings{	  Botman2014,
  author	= {Botman, F and de Vos, J and Bernard, S and Stas, F and
		  Legat, J D and Bol, D},
  booktitle	= {2014 IEEE Int. Symp. Circuits Syst.},
  doi		= {10.1109/ISCAS.2014.6865358},
  issn		= {0271-4302},
  keywords	= {Bellevue microcontroller,CMOS digital integrated
		  circuits,CMOS image sensors,Clocks,Internet of Things,LP-GP
		  CMOS process,Logic
		  gates,Microcontrollers,Pipelines,Switches,System-on-chip,VLSI,Wireless
		  sensor networks,embedded microcontroller,energy
		  harvesting,energy harvesting SoC,frequency 50 MHz,low-power
		  high-performance computing
		  core,microcontrollers,near-threshold/subthreshold
		  logic,pipeline processing,power 1.55 muW,power aware
		  computing,processing-intensive wireless sensor node,sleep
		  mode,system-on-chip,system-on-chip (SoC),system-on-chip
		  CMOS imager,ultralow power,ultralow voltage,variability
		  mitigation,variable-width SIMD pipeline,video monitoring
		  application,voltage 0.37 V,voltage scaling,wireless sensor
		  networks,word length 32 bit},
  month		= jun,
  pages		= {1207--1210},
  title		= {{Bellevue: A 50MHz variable-width SIMD 32bit
		  microcontroller at 0.37V for processing-intensive wireless
		  sensor nodes}},
  year		= {2014}
}

@InProceedings{	  Conti2014,
  author	= {Conti, F and Rossi, D and Pullini, A and Loi, I and
		  Benini, L},
  booktitle	= {2014 IEEE Work. Signal Process. Syst.},
  doi		= {10.1109/SiPS.2014.6986099},
  issn		= {2162-3562},
  keywords	= {computer vision;multiprocessing systems;parallel p},
  month		= oct,
  pages		= {1--6},
  title		= {{Energy-efficient vision on the PULP platform for
		  ultra-low power parallel computing}},
  year		= {2014}
}

@PhDThesis{	  Delvai2004,
  author	= {Delvai, Martin},
  school	= {Technische Universit{\"{a}}t Wien},
  title		= {{Design of an Asynchronous Processor Based on Code
		  Alternation Logic â€“ Treatment of Non-Linear Data Paths}},
  url		= {http://www.vmars.tuwien.ac.at/documents/extern/1584/thesis.pdf},
  year		= {2004}
}

@InProceedings{	  Diamant2015,
  author	= {Diamant, Ron and Ginosar, Ran and Sotiriou, Christos},
  booktitle	= {2015 25th Int. Work. Power Timing Model. Optim. Simul.},
  doi		= {10.1109/PATMOS.2015.7347592},
  isbn		= {978-1-4673-9419-2},
  month		= sep,
  pages		= {89--96},
  publisher	= {IEEE},
  title		= {{Asynchronous sub-threshold ultra-low power processor}},
  url		= {http://ieeexplore.ieee.org/document/7347592/},
  year		= {2015}
}

@InProceedings{	  Ickes2011,
  author	= {Ickes, Nathan and Sinangil, Yildiz and Pappalardo,
		  Francesco and Guidetti, Elio and Chandrakasan, Anantha P.},
  booktitle	= {2011 Proc. ESSCIRC},
  doi		= {10.1109/ESSCIRC.2011.6044889},
  isbn		= {978-1-4577-0703-2},
  month		= sep,
  pages		= {159--162},
  publisher	= {IEEE},
  title		= {{A 10 pJ/cycle ultra-low-voltage 32-bit microprocessor
		  system-on-chip}},
  url		= {http://ieeexplore.ieee.org/document/6044889/},
  year		= {2011}
}
