{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761631692427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761631692431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 28 14:08:12 2025 " "Processing started: Tue Oct 28 14:08:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761631692431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631692431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hdmi_colorbar_top -c hdmi_colorbar_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off hdmi_colorbar_top -c hdmi_colorbar_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631692431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761631692723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761631692723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_clk/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_clk/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "ipcore/pll_clk/pll_clk.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/ipcore/pll_clk/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631698386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631698386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddio_out/ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddio_out/ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out " "Found entity 1: ddio_out" {  } { { "ipcore/ddio_out/ddio_out.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/ipcore/ddio_out/ddio_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631698388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631698388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/video_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/video_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "../rtl/video_driver.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/video_driver.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631698391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631698391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/video_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/video_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_display " "Found entity 1: video_display" {  } { { "../rtl/video_display.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/video_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631698394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631698394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/serializer_10_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/serializer_10_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 serializer_10_to_1 " "Found entity 1: serializer_10_to_1" {  } { { "../rtl/serializer_10_to_1.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/serializer_10_to_1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631698396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631698396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/hdmi_colorbar_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/hdmi_colorbar_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_colorbar_top " "Found entity 1: hdmi_colorbar_top" {  } { { "../rtl/hdmi_colorbar_top.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/hdmi_colorbar_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631698398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631698398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/dvi_transmitter_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/dvi_transmitter_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvi_transmitter_top " "Found entity 1: dvi_transmitter_top" {  } { { "../rtl/dvi_transmitter_top.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/dvi_transmitter_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631698401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631698401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/dvi_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/dvi_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvi_encoder " "Found entity 1: dvi_encoder" {  } { { "../rtl/dvi_encoder.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/dvi_encoder.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631698404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631698404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/asyn_rst_syn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/asyn_rst_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_rst_syn " "Found entity 1: asyn_rst_syn" {  } { { "../rtl/asyn_rst_syn.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/asyn_rst_syn.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631698406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631698406 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cartoon_ctr.v(19) " "Verilog HDL information at cartoon_ctr.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/cartoon_ctr.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/cartoon_ctr.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1761631698408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/cartoon_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/cartoon_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 cartoon_ctr " "Found entity 1: cartoon_ctr" {  } { { "../rtl/cartoon_ctr.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/cartoon_ctr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631698409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631698409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/rom_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/15267/desktop/fpgadesktop/assiantantfpga/exampleupgrade/hx1006a_oldlab/lab_3_3_hdmi_ing/rtl/rom_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_rgb " "Found entity 1: rom_rgb" {  } { { "../rtl/rom_rgb.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/rom_rgb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631698411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631698411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hdmi_colorbar_top " "Elaborating entity \"hdmi_colorbar_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761631698466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:u_pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:u_pll_clk\"" {  } { { "../rtl/hdmi_colorbar_top.v" "u_pll_clk" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/hdmi_colorbar_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631698479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk/pll_clk.v" "altpll_component" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/ipcore/pll_clk/pll_clk.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631698511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk/pll_clk.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/ipcore/pll_clk/pll_clk.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631698512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:u_pll_clk\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:u_pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 15 " "Parameter \"clk1_multiply_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631698513 ""}  } { { "ipcore/pll_clk/pll_clk.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/ipcore/pll_clk/pll_clk.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761631698513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/db/pll_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631698541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631698541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631698542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_driver video_driver:u_video_driver " "Elaborating entity \"video_driver\" for hierarchy \"video_driver:u_video_driver\"" {  } { { "../rtl/hdmi_colorbar_top.v" "u_video_driver" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/hdmi_colorbar_top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631698546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 video_driver.v(108) " "Verilog HDL assignment warning at video_driver.v(108): truncated value with size 12 to match size of target (11)" {  } { { "../rtl/video_driver.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/video_driver.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698547 "|hdmi_colorbar_top|video_driver:u_video_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 video_driver.v(118) " "Verilog HDL assignment warning at video_driver.v(118): truncated value with size 12 to match size of target (11)" {  } { { "../rtl/video_driver.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/video_driver.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698547 "|hdmi_colorbar_top|video_driver:u_video_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_display video_display:u_video_display " "Elaborating entity \"video_display\" for hierarchy \"video_display:u_video_display\"" {  } { { "../rtl/hdmi_colorbar_top.v" "u_video_display" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/hdmi_colorbar_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631698548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cartoon_ctr video_display:u_video_display\|cartoon_ctr:u_cartoon_ctr " "Elaborating entity \"cartoon_ctr\" for hierarchy \"video_display:u_video_display\|cartoon_ctr:u_cartoon_ctr\"" {  } { { "../rtl/video_display.v" "u_cartoon_ctr" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/video_display.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631698550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_rgb video_display:u_video_display\|rom_rgb:u_rom_rgb " "Elaborating entity \"rom_rgb\" for hierarchy \"video_display:u_video_display\|rom_rgb:u_rom_rgb\"" {  } { { "../rtl/video_display.v" "u_rom_rgb" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/video_display.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631698552 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(1741) " "Verilog HDL assignment warning at walk.mem(1741): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 1741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698570 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(1742) " "Verilog HDL assignment warning at walk.mem(1742): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 1742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(1743) " "Verilog HDL assignment warning at walk.mem(1743): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 1743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(1744) " "Verilog HDL assignment warning at walk.mem(1744): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 1744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(1995) " "Verilog HDL assignment warning at walk.mem(1995): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 1995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(1996) " "Verilog HDL assignment warning at walk.mem(1996): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 1996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(1997) " "Verilog HDL assignment warning at walk.mem(1997): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 1997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(1998) " "Verilog HDL assignment warning at walk.mem(1998): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 1998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(1999) " "Verilog HDL assignment warning at walk.mem(1999): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 1999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2000) " "Verilog HDL assignment warning at walk.mem(2000): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2001) " "Verilog HDL assignment warning at walk.mem(2001): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2002) " "Verilog HDL assignment warning at walk.mem(2002): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2248) " "Verilog HDL assignment warning at walk.mem(2248): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2249) " "Verilog HDL assignment warning at walk.mem(2249): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2250) " "Verilog HDL assignment warning at walk.mem(2250): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2251) " "Verilog HDL assignment warning at walk.mem(2251): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2252) " "Verilog HDL assignment warning at walk.mem(2252): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2253) " "Verilog HDL assignment warning at walk.mem(2253): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2254) " "Verilog HDL assignment warning at walk.mem(2254): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2255) " "Verilog HDL assignment warning at walk.mem(2255): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2256) " "Verilog HDL assignment warning at walk.mem(2256): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2257) " "Verilog HDL assignment warning at walk.mem(2257): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2258) " "Verilog HDL assignment warning at walk.mem(2258): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2259) " "Verilog HDL assignment warning at walk.mem(2259): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2348) " "Verilog HDL assignment warning at walk.mem(2348): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698571 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2356) " "Verilog HDL assignment warning at walk.mem(2356): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2444) " "Verilog HDL assignment warning at walk.mem(2444): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2502) " "Verilog HDL assignment warning at walk.mem(2502): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2503) " "Verilog HDL assignment warning at walk.mem(2503): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2504) " "Verilog HDL assignment warning at walk.mem(2504): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2505) " "Verilog HDL assignment warning at walk.mem(2505): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2506) " "Verilog HDL assignment warning at walk.mem(2506): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2507) " "Verilog HDL assignment warning at walk.mem(2507): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2508) " "Verilog HDL assignment warning at walk.mem(2508): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2509) " "Verilog HDL assignment warning at walk.mem(2509): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2510) " "Verilog HDL assignment warning at walk.mem(2510): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2511) " "Verilog HDL assignment warning at walk.mem(2511): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2512) " "Verilog HDL assignment warning at walk.mem(2512): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2513) " "Verilog HDL assignment warning at walk.mem(2513): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2514) " "Verilog HDL assignment warning at walk.mem(2514): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2515) " "Verilog HDL assignment warning at walk.mem(2515): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2516) " "Verilog HDL assignment warning at walk.mem(2516): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2572) " "Verilog HDL assignment warning at walk.mem(2572): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2603) " "Verilog HDL assignment warning at walk.mem(2603): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2604) " "Verilog HDL assignment warning at walk.mem(2604): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2635) " "Verilog HDL assignment warning at walk.mem(2635): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2636) " "Verilog HDL assignment warning at walk.mem(2636): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2669) " "Verilog HDL assignment warning at walk.mem(2669): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2699) " "Verilog HDL assignment warning at walk.mem(2699): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2700) " "Verilog HDL assignment warning at walk.mem(2700): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2757) " "Verilog HDL assignment warning at walk.mem(2757): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2758) " "Verilog HDL assignment warning at walk.mem(2758): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2759) " "Verilog HDL assignment warning at walk.mem(2759): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2760) " "Verilog HDL assignment warning at walk.mem(2760): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2761) " "Verilog HDL assignment warning at walk.mem(2761): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2762) " "Verilog HDL assignment warning at walk.mem(2762): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2763) " "Verilog HDL assignment warning at walk.mem(2763): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2764) " "Verilog HDL assignment warning at walk.mem(2764): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2765) " "Verilog HDL assignment warning at walk.mem(2765): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2766) " "Verilog HDL assignment warning at walk.mem(2766): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2767) " "Verilog HDL assignment warning at walk.mem(2767): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2768) " "Verilog HDL assignment warning at walk.mem(2768): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2769) " "Verilog HDL assignment warning at walk.mem(2769): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2770) " "Verilog HDL assignment warning at walk.mem(2770): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2771) " "Verilog HDL assignment warning at walk.mem(2771): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2772) " "Verilog HDL assignment warning at walk.mem(2772): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2773) " "Verilog HDL assignment warning at walk.mem(2773): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698572 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2774) " "Verilog HDL assignment warning at walk.mem(2774): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2775) " "Verilog HDL assignment warning at walk.mem(2775): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2776) " "Verilog HDL assignment warning at walk.mem(2776): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2827) " "Verilog HDL assignment warning at walk.mem(2827): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2828) " "Verilog HDL assignment warning at walk.mem(2828): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2858) " "Verilog HDL assignment warning at walk.mem(2858): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2859) " "Verilog HDL assignment warning at walk.mem(2859): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2860) " "Verilog HDL assignment warning at walk.mem(2860): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2891) " "Verilog HDL assignment warning at walk.mem(2891): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2892) " "Verilog HDL assignment warning at walk.mem(2892): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2924) " "Verilog HDL assignment warning at walk.mem(2924): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2925) " "Verilog HDL assignment warning at walk.mem(2925): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2954) " "Verilog HDL assignment warning at walk.mem(2954): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2955) " "Verilog HDL assignment warning at walk.mem(2955): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2956) " "Verilog HDL assignment warning at walk.mem(2956): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2987) " "Verilog HDL assignment warning at walk.mem(2987): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(2988) " "Verilog HDL assignment warning at walk.mem(2988): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 2988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3013) " "Verilog HDL assignment warning at walk.mem(3013): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3014) " "Verilog HDL assignment warning at walk.mem(3014): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3015) " "Verilog HDL assignment warning at walk.mem(3015): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3016) " "Verilog HDL assignment warning at walk.mem(3016): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3017) " "Verilog HDL assignment warning at walk.mem(3017): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3018) " "Verilog HDL assignment warning at walk.mem(3018): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3019) " "Verilog HDL assignment warning at walk.mem(3019): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3020) " "Verilog HDL assignment warning at walk.mem(3020): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3021) " "Verilog HDL assignment warning at walk.mem(3021): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3022) " "Verilog HDL assignment warning at walk.mem(3022): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3023) " "Verilog HDL assignment warning at walk.mem(3023): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3024) " "Verilog HDL assignment warning at walk.mem(3024): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3025) " "Verilog HDL assignment warning at walk.mem(3025): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3026) " "Verilog HDL assignment warning at walk.mem(3026): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3027) " "Verilog HDL assignment warning at walk.mem(3027): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3028) " "Verilog HDL assignment warning at walk.mem(3028): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3029) " "Verilog HDL assignment warning at walk.mem(3029): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3030) " "Verilog HDL assignment warning at walk.mem(3030): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3031) " "Verilog HDL assignment warning at walk.mem(3031): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3032) " "Verilog HDL assignment warning at walk.mem(3032): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3033) " "Verilog HDL assignment warning at walk.mem(3033): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3082) " "Verilog HDL assignment warning at walk.mem(3082): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3083) " "Verilog HDL assignment warning at walk.mem(3083): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3084) " "Verilog HDL assignment warning at walk.mem(3084): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3113) " "Verilog HDL assignment warning at walk.mem(3113): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3114) " "Verilog HDL assignment warning at walk.mem(3114): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698573 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3115) " "Verilog HDL assignment warning at walk.mem(3115): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3145) " "Verilog HDL assignment warning at walk.mem(3145): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3146) " "Verilog HDL assignment warning at walk.mem(3146): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3147) " "Verilog HDL assignment warning at walk.mem(3147): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3148) " "Verilog HDL assignment warning at walk.mem(3148): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3179) " "Verilog HDL assignment warning at walk.mem(3179): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3180) " "Verilog HDL assignment warning at walk.mem(3180): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3181) " "Verilog HDL assignment warning at walk.mem(3181): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3209) " "Verilog HDL assignment warning at walk.mem(3209): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3210) " "Verilog HDL assignment warning at walk.mem(3210): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3211) " "Verilog HDL assignment warning at walk.mem(3211): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3243) " "Verilog HDL assignment warning at walk.mem(3243): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3244) " "Verilog HDL assignment warning at walk.mem(3244): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3270) " "Verilog HDL assignment warning at walk.mem(3270): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3271) " "Verilog HDL assignment warning at walk.mem(3271): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3272) " "Verilog HDL assignment warning at walk.mem(3272): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3273) " "Verilog HDL assignment warning at walk.mem(3273): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3274) " "Verilog HDL assignment warning at walk.mem(3274): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3275) " "Verilog HDL assignment warning at walk.mem(3275): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3276) " "Verilog HDL assignment warning at walk.mem(3276): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3277) " "Verilog HDL assignment warning at walk.mem(3277): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3278) " "Verilog HDL assignment warning at walk.mem(3278): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3279) " "Verilog HDL assignment warning at walk.mem(3279): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3280) " "Verilog HDL assignment warning at walk.mem(3280): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3281) " "Verilog HDL assignment warning at walk.mem(3281): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3282) " "Verilog HDL assignment warning at walk.mem(3282): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3283) " "Verilog HDL assignment warning at walk.mem(3283): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3284) " "Verilog HDL assignment warning at walk.mem(3284): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3285) " "Verilog HDL assignment warning at walk.mem(3285): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3286) " "Verilog HDL assignment warning at walk.mem(3286): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3287) " "Verilog HDL assignment warning at walk.mem(3287): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3288) " "Verilog HDL assignment warning at walk.mem(3288): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3289) " "Verilog HDL assignment warning at walk.mem(3289): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3290) " "Verilog HDL assignment warning at walk.mem(3290): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3292) " "Verilog HDL assignment warning at walk.mem(3292): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3337) " "Verilog HDL assignment warning at walk.mem(3337): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3338) " "Verilog HDL assignment warning at walk.mem(3338): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3339) " "Verilog HDL assignment warning at walk.mem(3339): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3370) " "Verilog HDL assignment warning at walk.mem(3370): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3401) " "Verilog HDL assignment warning at walk.mem(3401): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3402) " "Verilog HDL assignment warning at walk.mem(3402): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3403) " "Verilog HDL assignment warning at walk.mem(3403): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3434) " "Verilog HDL assignment warning at walk.mem(3434): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698574 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3435) " "Verilog HDL assignment warning at walk.mem(3435): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3436) " "Verilog HDL assignment warning at walk.mem(3436): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3466) " "Verilog HDL assignment warning at walk.mem(3466): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3497) " "Verilog HDL assignment warning at walk.mem(3497): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3498) " "Verilog HDL assignment warning at walk.mem(3498): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3499) " "Verilog HDL assignment warning at walk.mem(3499): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3500) " "Verilog HDL assignment warning at walk.mem(3500): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3525) " "Verilog HDL assignment warning at walk.mem(3525): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3526) " "Verilog HDL assignment warning at walk.mem(3526): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3527) " "Verilog HDL assignment warning at walk.mem(3527): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3528) " "Verilog HDL assignment warning at walk.mem(3528): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3529) " "Verilog HDL assignment warning at walk.mem(3529): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3530) " "Verilog HDL assignment warning at walk.mem(3530): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3531) " "Verilog HDL assignment warning at walk.mem(3531): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3532) " "Verilog HDL assignment warning at walk.mem(3532): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3533) " "Verilog HDL assignment warning at walk.mem(3533): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3534) " "Verilog HDL assignment warning at walk.mem(3534): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3535) " "Verilog HDL assignment warning at walk.mem(3535): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3536) " "Verilog HDL assignment warning at walk.mem(3536): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3537) " "Verilog HDL assignment warning at walk.mem(3537): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3538) " "Verilog HDL assignment warning at walk.mem(3538): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3539) " "Verilog HDL assignment warning at walk.mem(3539): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3540) " "Verilog HDL assignment warning at walk.mem(3540): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3541) " "Verilog HDL assignment warning at walk.mem(3541): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3542) " "Verilog HDL assignment warning at walk.mem(3542): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3543) " "Verilog HDL assignment warning at walk.mem(3543): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3544) " "Verilog HDL assignment warning at walk.mem(3544): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3545) " "Verilog HDL assignment warning at walk.mem(3545): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3546) " "Verilog HDL assignment warning at walk.mem(3546): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3753) " "Verilog HDL assignment warning at walk.mem(3753): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3754) " "Verilog HDL assignment warning at walk.mem(3754): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3755) " "Verilog HDL assignment warning at walk.mem(3755): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3780) " "Verilog HDL assignment warning at walk.mem(3780): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3781) " "Verilog HDL assignment warning at walk.mem(3781): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3782) " "Verilog HDL assignment warning at walk.mem(3782): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3783) " "Verilog HDL assignment warning at walk.mem(3783): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3784) " "Verilog HDL assignment warning at walk.mem(3784): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3785) " "Verilog HDL assignment warning at walk.mem(3785): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3786) " "Verilog HDL assignment warning at walk.mem(3786): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3787) " "Verilog HDL assignment warning at walk.mem(3787): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3788) " "Verilog HDL assignment warning at walk.mem(3788): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3789) " "Verilog HDL assignment warning at walk.mem(3789): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698575 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3790) " "Verilog HDL assignment warning at walk.mem(3790): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3791) " "Verilog HDL assignment warning at walk.mem(3791): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3792) " "Verilog HDL assignment warning at walk.mem(3792): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3793) " "Verilog HDL assignment warning at walk.mem(3793): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3794) " "Verilog HDL assignment warning at walk.mem(3794): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3795) " "Verilog HDL assignment warning at walk.mem(3795): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3796) " "Verilog HDL assignment warning at walk.mem(3796): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3797) " "Verilog HDL assignment warning at walk.mem(3797): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3798) " "Verilog HDL assignment warning at walk.mem(3798): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3799) " "Verilog HDL assignment warning at walk.mem(3799): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3800) " "Verilog HDL assignment warning at walk.mem(3800): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3801) " "Verilog HDL assignment warning at walk.mem(3801): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3802) " "Verilog HDL assignment warning at walk.mem(3802): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3803) " "Verilog HDL assignment warning at walk.mem(3803): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3804) " "Verilog HDL assignment warning at walk.mem(3804): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3828) " "Verilog HDL assignment warning at walk.mem(3828): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3831) " "Verilog HDL assignment warning at walk.mem(3831): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3900) " "Verilog HDL assignment warning at walk.mem(3900): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3932) " "Verilog HDL assignment warning at walk.mem(3932): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3996) " "Verilog HDL assignment warning at walk.mem(3996): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(3997) " "Verilog HDL assignment warning at walk.mem(3997): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 3997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4035) " "Verilog HDL assignment warning at walk.mem(4035): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4036) " "Verilog HDL assignment warning at walk.mem(4036): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4037) " "Verilog HDL assignment warning at walk.mem(4037): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4038) " "Verilog HDL assignment warning at walk.mem(4038): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4039) " "Verilog HDL assignment warning at walk.mem(4039): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4040) " "Verilog HDL assignment warning at walk.mem(4040): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4041) " "Verilog HDL assignment warning at walk.mem(4041): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4042) " "Verilog HDL assignment warning at walk.mem(4042): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4043) " "Verilog HDL assignment warning at walk.mem(4043): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4044) " "Verilog HDL assignment warning at walk.mem(4044): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4045) " "Verilog HDL assignment warning at walk.mem(4045): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4046) " "Verilog HDL assignment warning at walk.mem(4046): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4047) " "Verilog HDL assignment warning at walk.mem(4047): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4048) " "Verilog HDL assignment warning at walk.mem(4048): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4049) " "Verilog HDL assignment warning at walk.mem(4049): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4050) " "Verilog HDL assignment warning at walk.mem(4050): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4051) " "Verilog HDL assignment warning at walk.mem(4051): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4052) " "Verilog HDL assignment warning at walk.mem(4052): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4053) " "Verilog HDL assignment warning at walk.mem(4053): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4054) " "Verilog HDL assignment warning at walk.mem(4054): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698576 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4055) " "Verilog HDL assignment warning at walk.mem(4055): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4056) " "Verilog HDL assignment warning at walk.mem(4056): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4057) " "Verilog HDL assignment warning at walk.mem(4057): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4058) " "Verilog HDL assignment warning at walk.mem(4058): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4059) " "Verilog HDL assignment warning at walk.mem(4059): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4060) " "Verilog HDL assignment warning at walk.mem(4060): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4061) " "Verilog HDL assignment warning at walk.mem(4061): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4062) " "Verilog HDL assignment warning at walk.mem(4062): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4086) " "Verilog HDL assignment warning at walk.mem(4086): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4123) " "Verilog HDL assignment warning at walk.mem(4123): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4124) " "Verilog HDL assignment warning at walk.mem(4124): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4125) " "Verilog HDL assignment warning at walk.mem(4125): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4153) " "Verilog HDL assignment warning at walk.mem(4153): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4154) " "Verilog HDL assignment warning at walk.mem(4154): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4155) " "Verilog HDL assignment warning at walk.mem(4155): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4156) " "Verilog HDL assignment warning at walk.mem(4156): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4157) " "Verilog HDL assignment warning at walk.mem(4157): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4187) " "Verilog HDL assignment warning at walk.mem(4187): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4188) " "Verilog HDL assignment warning at walk.mem(4188): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4189) " "Verilog HDL assignment warning at walk.mem(4189): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4220) " "Verilog HDL assignment warning at walk.mem(4220): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4221) " "Verilog HDL assignment warning at walk.mem(4221): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4222) " "Verilog HDL assignment warning at walk.mem(4222): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4249) " "Verilog HDL assignment warning at walk.mem(4249): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4250) " "Verilog HDL assignment warning at walk.mem(4250): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4251) " "Verilog HDL assignment warning at walk.mem(4251): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4252) " "Verilog HDL assignment warning at walk.mem(4252): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4253) " "Verilog HDL assignment warning at walk.mem(4253): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4284) " "Verilog HDL assignment warning at walk.mem(4284): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4291) " "Verilog HDL assignment warning at walk.mem(4291): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4292) " "Verilog HDL assignment warning at walk.mem(4292): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4293) " "Verilog HDL assignment warning at walk.mem(4293): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4294) " "Verilog HDL assignment warning at walk.mem(4294): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4295) " "Verilog HDL assignment warning at walk.mem(4295): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4296) " "Verilog HDL assignment warning at walk.mem(4296): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4297) " "Verilog HDL assignment warning at walk.mem(4297): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4298) " "Verilog HDL assignment warning at walk.mem(4298): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4299) " "Verilog HDL assignment warning at walk.mem(4299): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4300) " "Verilog HDL assignment warning at walk.mem(4300): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4301) " "Verilog HDL assignment warning at walk.mem(4301): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4302) " "Verilog HDL assignment warning at walk.mem(4302): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4303) " "Verilog HDL assignment warning at walk.mem(4303): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4304) " "Verilog HDL assignment warning at walk.mem(4304): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4305) " "Verilog HDL assignment warning at walk.mem(4305): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4306) " "Verilog HDL assignment warning at walk.mem(4306): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698577 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4307) " "Verilog HDL assignment warning at walk.mem(4307): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4308) " "Verilog HDL assignment warning at walk.mem(4308): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4309) " "Verilog HDL assignment warning at walk.mem(4309): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4310) " "Verilog HDL assignment warning at walk.mem(4310): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4311) " "Verilog HDL assignment warning at walk.mem(4311): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4312) " "Verilog HDL assignment warning at walk.mem(4312): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4313) " "Verilog HDL assignment warning at walk.mem(4313): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4314) " "Verilog HDL assignment warning at walk.mem(4314): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4315) " "Verilog HDL assignment warning at walk.mem(4315): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4316) " "Verilog HDL assignment warning at walk.mem(4316): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4317) " "Verilog HDL assignment warning at walk.mem(4317): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4318) " "Verilog HDL assignment warning at walk.mem(4318): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4337) " "Verilog HDL assignment warning at walk.mem(4337): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4339) " "Verilog HDL assignment warning at walk.mem(4339): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4340) " "Verilog HDL assignment warning at walk.mem(4340): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4341) " "Verilog HDL assignment warning at walk.mem(4341): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4344) " "Verilog HDL assignment warning at walk.mem(4344): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4375) " "Verilog HDL assignment warning at walk.mem(4375): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4376) " "Verilog HDL assignment warning at walk.mem(4376): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4377) " "Verilog HDL assignment warning at walk.mem(4377): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4378) " "Verilog HDL assignment warning at walk.mem(4378): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4379) " "Verilog HDL assignment warning at walk.mem(4379): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4380) " "Verilog HDL assignment warning at walk.mem(4380): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4381) " "Verilog HDL assignment warning at walk.mem(4381): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4401) " "Verilog HDL assignment warning at walk.mem(4401): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4402) " "Verilog HDL assignment warning at walk.mem(4402): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4403) " "Verilog HDL assignment warning at walk.mem(4403): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698578 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4404) " "Verilog HDL assignment warning at walk.mem(4404): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4405) " "Verilog HDL assignment warning at walk.mem(4405): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4406) " "Verilog HDL assignment warning at walk.mem(4406): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4407) " "Verilog HDL assignment warning at walk.mem(4407): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4408) " "Verilog HDL assignment warning at walk.mem(4408): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4409) " "Verilog HDL assignment warning at walk.mem(4409): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4410) " "Verilog HDL assignment warning at walk.mem(4410): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4411) " "Verilog HDL assignment warning at walk.mem(4411): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4412) " "Verilog HDL assignment warning at walk.mem(4412): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4413) " "Verilog HDL assignment warning at walk.mem(4413): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4414) " "Verilog HDL assignment warning at walk.mem(4414): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4438) " "Verilog HDL assignment warning at walk.mem(4438): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4439) " "Verilog HDL assignment warning at walk.mem(4439): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4440) " "Verilog HDL assignment warning at walk.mem(4440): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4441) " "Verilog HDL assignment warning at walk.mem(4441): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4442) " "Verilog HDL assignment warning at walk.mem(4442): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4443) " "Verilog HDL assignment warning at walk.mem(4443): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4444) " "Verilog HDL assignment warning at walk.mem(4444): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4445) " "Verilog HDL assignment warning at walk.mem(4445): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4446) " "Verilog HDL assignment warning at walk.mem(4446): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4472) " "Verilog HDL assignment warning at walk.mem(4472): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4473) " "Verilog HDL assignment warning at walk.mem(4473): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4474) " "Verilog HDL assignment warning at walk.mem(4474): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4475) " "Verilog HDL assignment warning at walk.mem(4475): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4476) " "Verilog HDL assignment warning at walk.mem(4476): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4477) " "Verilog HDL assignment warning at walk.mem(4477): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4478) " "Verilog HDL assignment warning at walk.mem(4478): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4497) " "Verilog HDL assignment warning at walk.mem(4497): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4498) " "Verilog HDL assignment warning at walk.mem(4498): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4499) " "Verilog HDL assignment warning at walk.mem(4499): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4500) " "Verilog HDL assignment warning at walk.mem(4500): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4501) " "Verilog HDL assignment warning at walk.mem(4501): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4502) " "Verilog HDL assignment warning at walk.mem(4502): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4503) " "Verilog HDL assignment warning at walk.mem(4503): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4504) " "Verilog HDL assignment warning at walk.mem(4504): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4505) " "Verilog HDL assignment warning at walk.mem(4505): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4506) " "Verilog HDL assignment warning at walk.mem(4506): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698579 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4507) " "Verilog HDL assignment warning at walk.mem(4507): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4508) " "Verilog HDL assignment warning at walk.mem(4508): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4509) " "Verilog HDL assignment warning at walk.mem(4509): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4510) " "Verilog HDL assignment warning at walk.mem(4510): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4539) " "Verilog HDL assignment warning at walk.mem(4539): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4540) " "Verilog HDL assignment warning at walk.mem(4540): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4541) " "Verilog HDL assignment warning at walk.mem(4541): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4547) " "Verilog HDL assignment warning at walk.mem(4547): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4548) " "Verilog HDL assignment warning at walk.mem(4548): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4549) " "Verilog HDL assignment warning at walk.mem(4549): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4550) " "Verilog HDL assignment warning at walk.mem(4550): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4551) " "Verilog HDL assignment warning at walk.mem(4551): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4552) " "Verilog HDL assignment warning at walk.mem(4552): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4553) " "Verilog HDL assignment warning at walk.mem(4553): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4554) " "Verilog HDL assignment warning at walk.mem(4554): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4555) " "Verilog HDL assignment warning at walk.mem(4555): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4556) " "Verilog HDL assignment warning at walk.mem(4556): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4557) " "Verilog HDL assignment warning at walk.mem(4557): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4558) " "Verilog HDL assignment warning at walk.mem(4558): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4559) " "Verilog HDL assignment warning at walk.mem(4559): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4560) " "Verilog HDL assignment warning at walk.mem(4560): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4561) " "Verilog HDL assignment warning at walk.mem(4561): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4562) " "Verilog HDL assignment warning at walk.mem(4562): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4563) " "Verilog HDL assignment warning at walk.mem(4563): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4564) " "Verilog HDL assignment warning at walk.mem(4564): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4565) " "Verilog HDL assignment warning at walk.mem(4565): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4566) " "Verilog HDL assignment warning at walk.mem(4566): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4567) " "Verilog HDL assignment warning at walk.mem(4567): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4568) " "Verilog HDL assignment warning at walk.mem(4568): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4569) " "Verilog HDL assignment warning at walk.mem(4569): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4570) " "Verilog HDL assignment warning at walk.mem(4570): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4571) " "Verilog HDL assignment warning at walk.mem(4571): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4572) " "Verilog HDL assignment warning at walk.mem(4572): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4573) " "Verilog HDL assignment warning at walk.mem(4573): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4574) " "Verilog HDL assignment warning at walk.mem(4574): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4575) " "Verilog HDL assignment warning at walk.mem(4575): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4597) " "Verilog HDL assignment warning at walk.mem(4597): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4598) " "Verilog HDL assignment warning at walk.mem(4598): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4625) " "Verilog HDL assignment warning at walk.mem(4625): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4626) " "Verilog HDL assignment warning at walk.mem(4626): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4627) " "Verilog HDL assignment warning at walk.mem(4627): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4628) " "Verilog HDL assignment warning at walk.mem(4628): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4629) " "Verilog HDL assignment warning at walk.mem(4629): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4630) " "Verilog HDL assignment warning at walk.mem(4630): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698580 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4631) " "Verilog HDL assignment warning at walk.mem(4631): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4632) " "Verilog HDL assignment warning at walk.mem(4632): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4633) " "Verilog HDL assignment warning at walk.mem(4633): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4634) " "Verilog HDL assignment warning at walk.mem(4634): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4635) " "Verilog HDL assignment warning at walk.mem(4635): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4636) " "Verilog HDL assignment warning at walk.mem(4636): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4637) " "Verilog HDL assignment warning at walk.mem(4637): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4638) " "Verilog HDL assignment warning at walk.mem(4638): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4656) " "Verilog HDL assignment warning at walk.mem(4656): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4657) " "Verilog HDL assignment warning at walk.mem(4657): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4658) " "Verilog HDL assignment warning at walk.mem(4658): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4659) " "Verilog HDL assignment warning at walk.mem(4659): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4660) " "Verilog HDL assignment warning at walk.mem(4660): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4661) " "Verilog HDL assignment warning at walk.mem(4661): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4662) " "Verilog HDL assignment warning at walk.mem(4662): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4663) " "Verilog HDL assignment warning at walk.mem(4663): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4664) " "Verilog HDL assignment warning at walk.mem(4664): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4665) " "Verilog HDL assignment warning at walk.mem(4665): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4667) " "Verilog HDL assignment warning at walk.mem(4667): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4668) " "Verilog HDL assignment warning at walk.mem(4668): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4669) " "Verilog HDL assignment warning at walk.mem(4669): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4670) " "Verilog HDL assignment warning at walk.mem(4670): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4688) " "Verilog HDL assignment warning at walk.mem(4688): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4689) " "Verilog HDL assignment warning at walk.mem(4689): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4690) " "Verilog HDL assignment warning at walk.mem(4690): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4691) " "Verilog HDL assignment warning at walk.mem(4691): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4692) " "Verilog HDL assignment warning at walk.mem(4692): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4693) " "Verilog HDL assignment warning at walk.mem(4693): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4694) " "Verilog HDL assignment warning at walk.mem(4694): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4695) " "Verilog HDL assignment warning at walk.mem(4695): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4696) " "Verilog HDL assignment warning at walk.mem(4696): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4697) " "Verilog HDL assignment warning at walk.mem(4697): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4698) " "Verilog HDL assignment warning at walk.mem(4698): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4699) " "Verilog HDL assignment warning at walk.mem(4699): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4700) " "Verilog HDL assignment warning at walk.mem(4700): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4701) " "Verilog HDL assignment warning at walk.mem(4701): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4702) " "Verilog HDL assignment warning at walk.mem(4702): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4722) " "Verilog HDL assignment warning at walk.mem(4722): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4723) " "Verilog HDL assignment warning at walk.mem(4723): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4724) " "Verilog HDL assignment warning at walk.mem(4724): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4725) " "Verilog HDL assignment warning at walk.mem(4725): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4726) " "Verilog HDL assignment warning at walk.mem(4726): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698581 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4727) " "Verilog HDL assignment warning at walk.mem(4727): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4728) " "Verilog HDL assignment warning at walk.mem(4728): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4729) " "Verilog HDL assignment warning at walk.mem(4729): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4730) " "Verilog HDL assignment warning at walk.mem(4730): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4731) " "Verilog HDL assignment warning at walk.mem(4731): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4732) " "Verilog HDL assignment warning at walk.mem(4732): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4733) " "Verilog HDL assignment warning at walk.mem(4733): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4734) " "Verilog HDL assignment warning at walk.mem(4734): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4735) " "Verilog HDL assignment warning at walk.mem(4735): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4752) " "Verilog HDL assignment warning at walk.mem(4752): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4753) " "Verilog HDL assignment warning at walk.mem(4753): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4754) " "Verilog HDL assignment warning at walk.mem(4754): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4755) " "Verilog HDL assignment warning at walk.mem(4755): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4756) " "Verilog HDL assignment warning at walk.mem(4756): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4757) " "Verilog HDL assignment warning at walk.mem(4757): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4758) " "Verilog HDL assignment warning at walk.mem(4758): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4759) " "Verilog HDL assignment warning at walk.mem(4759): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4763) " "Verilog HDL assignment warning at walk.mem(4763): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4764) " "Verilog HDL assignment warning at walk.mem(4764): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4765) " "Verilog HDL assignment warning at walk.mem(4765): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4766) " "Verilog HDL assignment warning at walk.mem(4766): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4788) " "Verilog HDL assignment warning at walk.mem(4788): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4789) " "Verilog HDL assignment warning at walk.mem(4789): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4790) " "Verilog HDL assignment warning at walk.mem(4790): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4791) " "Verilog HDL assignment warning at walk.mem(4791): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4792) " "Verilog HDL assignment warning at walk.mem(4792): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4793) " "Verilog HDL assignment warning at walk.mem(4793): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4794) " "Verilog HDL assignment warning at walk.mem(4794): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4795) " "Verilog HDL assignment warning at walk.mem(4795): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4796) " "Verilog HDL assignment warning at walk.mem(4796): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4797) " "Verilog HDL assignment warning at walk.mem(4797): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4798) " "Verilog HDL assignment warning at walk.mem(4798): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4803) " "Verilog HDL assignment warning at walk.mem(4803): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4804) " "Verilog HDL assignment warning at walk.mem(4804): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4805) " "Verilog HDL assignment warning at walk.mem(4805): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4806) " "Verilog HDL assignment warning at walk.mem(4806): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4807) " "Verilog HDL assignment warning at walk.mem(4807): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4808) " "Verilog HDL assignment warning at walk.mem(4808): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4809) " "Verilog HDL assignment warning at walk.mem(4809): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4810) " "Verilog HDL assignment warning at walk.mem(4810): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4811) " "Verilog HDL assignment warning at walk.mem(4811): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4812) " "Verilog HDL assignment warning at walk.mem(4812): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4813) " "Verilog HDL assignment warning at walk.mem(4813): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698582 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4814) " "Verilog HDL assignment warning at walk.mem(4814): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4815) " "Verilog HDL assignment warning at walk.mem(4815): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4816) " "Verilog HDL assignment warning at walk.mem(4816): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4817) " "Verilog HDL assignment warning at walk.mem(4817): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4818) " "Verilog HDL assignment warning at walk.mem(4818): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4819) " "Verilog HDL assignment warning at walk.mem(4819): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4820) " "Verilog HDL assignment warning at walk.mem(4820): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4821) " "Verilog HDL assignment warning at walk.mem(4821): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4822) " "Verilog HDL assignment warning at walk.mem(4822): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4823) " "Verilog HDL assignment warning at walk.mem(4823): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4824) " "Verilog HDL assignment warning at walk.mem(4824): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4825) " "Verilog HDL assignment warning at walk.mem(4825): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4826) " "Verilog HDL assignment warning at walk.mem(4826): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4827) " "Verilog HDL assignment warning at walk.mem(4827): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4828) " "Verilog HDL assignment warning at walk.mem(4828): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4829) " "Verilog HDL assignment warning at walk.mem(4829): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4830) " "Verilog HDL assignment warning at walk.mem(4830): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4831) " "Verilog HDL assignment warning at walk.mem(4831): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4850) " "Verilog HDL assignment warning at walk.mem(4850): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4852) " "Verilog HDL assignment warning at walk.mem(4852): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4853) " "Verilog HDL assignment warning at walk.mem(4853): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4854) " "Verilog HDL assignment warning at walk.mem(4854): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4880) " "Verilog HDL assignment warning at walk.mem(4880): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4881) " "Verilog HDL assignment warning at walk.mem(4881): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4882) " "Verilog HDL assignment warning at walk.mem(4882): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4883) " "Verilog HDL assignment warning at walk.mem(4883): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4884) " "Verilog HDL assignment warning at walk.mem(4884): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4885) " "Verilog HDL assignment warning at walk.mem(4885): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4886) " "Verilog HDL assignment warning at walk.mem(4886): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4892) " "Verilog HDL assignment warning at walk.mem(4892): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4893) " "Verilog HDL assignment warning at walk.mem(4893): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4894) " "Verilog HDL assignment warning at walk.mem(4894): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4911) " "Verilog HDL assignment warning at walk.mem(4911): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4912) " "Verilog HDL assignment warning at walk.mem(4912): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4913) " "Verilog HDL assignment warning at walk.mem(4913): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4914) " "Verilog HDL assignment warning at walk.mem(4914): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4944) " "Verilog HDL assignment warning at walk.mem(4944): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4945) " "Verilog HDL assignment warning at walk.mem(4945): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4946) " "Verilog HDL assignment warning at walk.mem(4946): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4947) " "Verilog HDL assignment warning at walk.mem(4947): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4948) " "Verilog HDL assignment warning at walk.mem(4948): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4949) " "Verilog HDL assignment warning at walk.mem(4949): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4957) " "Verilog HDL assignment warning at walk.mem(4957): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4958) " "Verilog HDL assignment warning at walk.mem(4958): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4977) " "Verilog HDL assignment warning at walk.mem(4977): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698583 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4978) " "Verilog HDL assignment warning at walk.mem(4978): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4979) " "Verilog HDL assignment warning at walk.mem(4979): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4980) " "Verilog HDL assignment warning at walk.mem(4980): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4981) " "Verilog HDL assignment warning at walk.mem(4981): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4982) " "Verilog HDL assignment warning at walk.mem(4982): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4983) " "Verilog HDL assignment warning at walk.mem(4983): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4989) " "Verilog HDL assignment warning at walk.mem(4989): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4990) " "Verilog HDL assignment warning at walk.mem(4990): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(4991) " "Verilog HDL assignment warning at walk.mem(4991): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 4991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5007) " "Verilog HDL assignment warning at walk.mem(5007): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5008) " "Verilog HDL assignment warning at walk.mem(5008): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5009) " "Verilog HDL assignment warning at walk.mem(5009): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5040) " "Verilog HDL assignment warning at walk.mem(5040): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5041) " "Verilog HDL assignment warning at walk.mem(5041): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5042) " "Verilog HDL assignment warning at walk.mem(5042): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5043) " "Verilog HDL assignment warning at walk.mem(5043): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5044) " "Verilog HDL assignment warning at walk.mem(5044): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5045) " "Verilog HDL assignment warning at walk.mem(5045): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5046) " "Verilog HDL assignment warning at walk.mem(5046): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5047) " "Verilog HDL assignment warning at walk.mem(5047): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5048) " "Verilog HDL assignment warning at walk.mem(5048): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5049) " "Verilog HDL assignment warning at walk.mem(5049): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5050) " "Verilog HDL assignment warning at walk.mem(5050): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5051) " "Verilog HDL assignment warning at walk.mem(5051): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5052) " "Verilog HDL assignment warning at walk.mem(5052): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5053) " "Verilog HDL assignment warning at walk.mem(5053): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5054) " "Verilog HDL assignment warning at walk.mem(5054): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5059) " "Verilog HDL assignment warning at walk.mem(5059): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5060) " "Verilog HDL assignment warning at walk.mem(5060): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5061) " "Verilog HDL assignment warning at walk.mem(5061): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5062) " "Verilog HDL assignment warning at walk.mem(5062): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5063) " "Verilog HDL assignment warning at walk.mem(5063): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5064) " "Verilog HDL assignment warning at walk.mem(5064): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5065) " "Verilog HDL assignment warning at walk.mem(5065): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5066) " "Verilog HDL assignment warning at walk.mem(5066): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5067) " "Verilog HDL assignment warning at walk.mem(5067): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5068) " "Verilog HDL assignment warning at walk.mem(5068): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5069) " "Verilog HDL assignment warning at walk.mem(5069): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5070) " "Verilog HDL assignment warning at walk.mem(5070): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5071) " "Verilog HDL assignment warning at walk.mem(5071): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5072) " "Verilog HDL assignment warning at walk.mem(5072): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5073) " "Verilog HDL assignment warning at walk.mem(5073): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5074) " "Verilog HDL assignment warning at walk.mem(5074): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5075) " "Verilog HDL assignment warning at walk.mem(5075): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5076) " "Verilog HDL assignment warning at walk.mem(5076): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5077) " "Verilog HDL assignment warning at walk.mem(5077): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5078) " "Verilog HDL assignment warning at walk.mem(5078): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698584 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5079) " "Verilog HDL assignment warning at walk.mem(5079): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5080) " "Verilog HDL assignment warning at walk.mem(5080): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5081) " "Verilog HDL assignment warning at walk.mem(5081): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5082) " "Verilog HDL assignment warning at walk.mem(5082): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5083) " "Verilog HDL assignment warning at walk.mem(5083): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5084) " "Verilog HDL assignment warning at walk.mem(5084): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5085) " "Verilog HDL assignment warning at walk.mem(5085): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5086) " "Verilog HDL assignment warning at walk.mem(5086): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5087) " "Verilog HDL assignment warning at walk.mem(5087): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5097) " "Verilog HDL assignment warning at walk.mem(5097): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5105) " "Verilog HDL assignment warning at walk.mem(5105): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5106) " "Verilog HDL assignment warning at walk.mem(5106): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5107) " "Verilog HDL assignment warning at walk.mem(5107): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5108) " "Verilog HDL assignment warning at walk.mem(5108): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5109) " "Verilog HDL assignment warning at walk.mem(5109): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5110) " "Verilog HDL assignment warning at walk.mem(5110): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5111) " "Verilog HDL assignment warning at walk.mem(5111): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5112) " "Verilog HDL assignment warning at walk.mem(5112): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5135) " "Verilog HDL assignment warning at walk.mem(5135): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5136) " "Verilog HDL assignment warning at walk.mem(5136): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5137) " "Verilog HDL assignment warning at walk.mem(5137): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5167) " "Verilog HDL assignment warning at walk.mem(5167): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5168) " "Verilog HDL assignment warning at walk.mem(5168): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5199) " "Verilog HDL assignment warning at walk.mem(5199): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5200) " "Verilog HDL assignment warning at walk.mem(5200): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5232) " "Verilog HDL assignment warning at walk.mem(5232): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5233) " "Verilog HDL assignment warning at walk.mem(5233): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5234) " "Verilog HDL assignment warning at walk.mem(5234): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5263) " "Verilog HDL assignment warning at walk.mem(5263): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5264) " "Verilog HDL assignment warning at walk.mem(5264): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5296) " "Verilog HDL assignment warning at walk.mem(5296): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5297) " "Verilog HDL assignment warning at walk.mem(5297): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5298) " "Verilog HDL assignment warning at walk.mem(5298): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5299) " "Verilog HDL assignment warning at walk.mem(5299): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5309) " "Verilog HDL assignment warning at walk.mem(5309): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5310) " "Verilog HDL assignment warning at walk.mem(5310): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5315) " "Verilog HDL assignment warning at walk.mem(5315): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5316) " "Verilog HDL assignment warning at walk.mem(5316): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5317) " "Verilog HDL assignment warning at walk.mem(5317): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5318) " "Verilog HDL assignment warning at walk.mem(5318): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5319) " "Verilog HDL assignment warning at walk.mem(5319): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5320) " "Verilog HDL assignment warning at walk.mem(5320): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5321) " "Verilog HDL assignment warning at walk.mem(5321): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698585 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5322) " "Verilog HDL assignment warning at walk.mem(5322): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5323) " "Verilog HDL assignment warning at walk.mem(5323): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5324) " "Verilog HDL assignment warning at walk.mem(5324): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5325) " "Verilog HDL assignment warning at walk.mem(5325): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5326) " "Verilog HDL assignment warning at walk.mem(5326): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5327) " "Verilog HDL assignment warning at walk.mem(5327): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5328) " "Verilog HDL assignment warning at walk.mem(5328): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5329) " "Verilog HDL assignment warning at walk.mem(5329): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5330) " "Verilog HDL assignment warning at walk.mem(5330): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5331) " "Verilog HDL assignment warning at walk.mem(5331): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5332) " "Verilog HDL assignment warning at walk.mem(5332): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5333) " "Verilog HDL assignment warning at walk.mem(5333): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5334) " "Verilog HDL assignment warning at walk.mem(5334): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5335) " "Verilog HDL assignment warning at walk.mem(5335): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5336) " "Verilog HDL assignment warning at walk.mem(5336): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5337) " "Verilog HDL assignment warning at walk.mem(5337): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5338) " "Verilog HDL assignment warning at walk.mem(5338): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5339) " "Verilog HDL assignment warning at walk.mem(5339): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5340) " "Verilog HDL assignment warning at walk.mem(5340): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5341) " "Verilog HDL assignment warning at walk.mem(5341): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5342) " "Verilog HDL assignment warning at walk.mem(5342): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5343) " "Verilog HDL assignment warning at walk.mem(5343): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5345) " "Verilog HDL assignment warning at walk.mem(5345): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5347) " "Verilog HDL assignment warning at walk.mem(5347): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5350) " "Verilog HDL assignment warning at walk.mem(5350): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5351) " "Verilog HDL assignment warning at walk.mem(5351): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5352) " "Verilog HDL assignment warning at walk.mem(5352): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5353) " "Verilog HDL assignment warning at walk.mem(5353): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5359) " "Verilog HDL assignment warning at walk.mem(5359): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5360) " "Verilog HDL assignment warning at walk.mem(5360): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5362) " "Verilog HDL assignment warning at walk.mem(5362): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5363) " "Verilog HDL assignment warning at walk.mem(5363): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5364) " "Verilog HDL assignment warning at walk.mem(5364): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5365) " "Verilog HDL assignment warning at walk.mem(5365): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5366) " "Verilog HDL assignment warning at walk.mem(5366): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5367) " "Verilog HDL assignment warning at walk.mem(5367): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5369) " "Verilog HDL assignment warning at walk.mem(5369): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5391) " "Verilog HDL assignment warning at walk.mem(5391): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5392) " "Verilog HDL assignment warning at walk.mem(5392): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5455) " "Verilog HDL assignment warning at walk.mem(5455): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5456) " "Verilog HDL assignment warning at walk.mem(5456): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5488) " "Verilog HDL assignment warning at walk.mem(5488): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5489) " "Verilog HDL assignment warning at walk.mem(5489): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698586 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5551) " "Verilog HDL assignment warning at walk.mem(5551): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5552) " "Verilog HDL assignment warning at walk.mem(5552): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5571) " "Verilog HDL assignment warning at walk.mem(5571): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5572) " "Verilog HDL assignment warning at walk.mem(5572): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5573) " "Verilog HDL assignment warning at walk.mem(5573): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5574) " "Verilog HDL assignment warning at walk.mem(5574): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5575) " "Verilog HDL assignment warning at walk.mem(5575): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5576) " "Verilog HDL assignment warning at walk.mem(5576): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5577) " "Verilog HDL assignment warning at walk.mem(5577): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5578) " "Verilog HDL assignment warning at walk.mem(5578): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5579) " "Verilog HDL assignment warning at walk.mem(5579): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5580) " "Verilog HDL assignment warning at walk.mem(5580): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5581) " "Verilog HDL assignment warning at walk.mem(5581): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5582) " "Verilog HDL assignment warning at walk.mem(5582): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5583) " "Verilog HDL assignment warning at walk.mem(5583): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5584) " "Verilog HDL assignment warning at walk.mem(5584): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5585) " "Verilog HDL assignment warning at walk.mem(5585): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5586) " "Verilog HDL assignment warning at walk.mem(5586): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5587) " "Verilog HDL assignment warning at walk.mem(5587): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5588) " "Verilog HDL assignment warning at walk.mem(5588): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5589) " "Verilog HDL assignment warning at walk.mem(5589): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5590) " "Verilog HDL assignment warning at walk.mem(5590): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5591) " "Verilog HDL assignment warning at walk.mem(5591): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5592) " "Verilog HDL assignment warning at walk.mem(5592): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5593) " "Verilog HDL assignment warning at walk.mem(5593): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5594) " "Verilog HDL assignment warning at walk.mem(5594): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5595) " "Verilog HDL assignment warning at walk.mem(5595): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5596) " "Verilog HDL assignment warning at walk.mem(5596): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5597) " "Verilog HDL assignment warning at walk.mem(5597): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5598) " "Verilog HDL assignment warning at walk.mem(5598): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5599) " "Verilog HDL assignment warning at walk.mem(5599): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5601) " "Verilog HDL assignment warning at walk.mem(5601): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5605) " "Verilog HDL assignment warning at walk.mem(5605): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5607) " "Verilog HDL assignment warning at walk.mem(5607): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5608) " "Verilog HDL assignment warning at walk.mem(5608): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5609) " "Verilog HDL assignment warning at walk.mem(5609): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5610) " "Verilog HDL assignment warning at walk.mem(5610): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5611) " "Verilog HDL assignment warning at walk.mem(5611): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5613) " "Verilog HDL assignment warning at walk.mem(5613): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5615) " "Verilog HDL assignment warning at walk.mem(5615): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5617) " "Verilog HDL assignment warning at walk.mem(5617): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5618) " "Verilog HDL assignment warning at walk.mem(5618): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5619) " "Verilog HDL assignment warning at walk.mem(5619): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5620) " "Verilog HDL assignment warning at walk.mem(5620): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5622) " "Verilog HDL assignment warning at walk.mem(5622): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5623) " "Verilog HDL assignment warning at walk.mem(5623): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698587 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5624) " "Verilog HDL assignment warning at walk.mem(5624): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5807) " "Verilog HDL assignment warning at walk.mem(5807): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5827) " "Verilog HDL assignment warning at walk.mem(5827): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5828) " "Verilog HDL assignment warning at walk.mem(5828): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5829) " "Verilog HDL assignment warning at walk.mem(5829): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5830) " "Verilog HDL assignment warning at walk.mem(5830): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5831) " "Verilog HDL assignment warning at walk.mem(5831): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5832) " "Verilog HDL assignment warning at walk.mem(5832): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5833) " "Verilog HDL assignment warning at walk.mem(5833): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5834) " "Verilog HDL assignment warning at walk.mem(5834): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5835) " "Verilog HDL assignment warning at walk.mem(5835): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5836) " "Verilog HDL assignment warning at walk.mem(5836): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5837) " "Verilog HDL assignment warning at walk.mem(5837): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5838) " "Verilog HDL assignment warning at walk.mem(5838): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5839) " "Verilog HDL assignment warning at walk.mem(5839): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5840) " "Verilog HDL assignment warning at walk.mem(5840): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5841) " "Verilog HDL assignment warning at walk.mem(5841): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5842) " "Verilog HDL assignment warning at walk.mem(5842): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5843) " "Verilog HDL assignment warning at walk.mem(5843): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5844) " "Verilog HDL assignment warning at walk.mem(5844): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5845) " "Verilog HDL assignment warning at walk.mem(5845): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5846) " "Verilog HDL assignment warning at walk.mem(5846): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5847) " "Verilog HDL assignment warning at walk.mem(5847): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5848) " "Verilog HDL assignment warning at walk.mem(5848): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5849) " "Verilog HDL assignment warning at walk.mem(5849): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5850) " "Verilog HDL assignment warning at walk.mem(5850): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5851) " "Verilog HDL assignment warning at walk.mem(5851): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5852) " "Verilog HDL assignment warning at walk.mem(5852): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5853) " "Verilog HDL assignment warning at walk.mem(5853): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5854) " "Verilog HDL assignment warning at walk.mem(5854): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5857) " "Verilog HDL assignment warning at walk.mem(5857): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5861) " "Verilog HDL assignment warning at walk.mem(5861): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5862) " "Verilog HDL assignment warning at walk.mem(5862): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5863) " "Verilog HDL assignment warning at walk.mem(5863): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5864) " "Verilog HDL assignment warning at walk.mem(5864): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5865) " "Verilog HDL assignment warning at walk.mem(5865): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5866) " "Verilog HDL assignment warning at walk.mem(5866): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5867) " "Verilog HDL assignment warning at walk.mem(5867): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5869) " "Verilog HDL assignment warning at walk.mem(5869): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5873) " "Verilog HDL assignment warning at walk.mem(5873): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5874) " "Verilog HDL assignment warning at walk.mem(5874): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5875) " "Verilog HDL assignment warning at walk.mem(5875): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5876) " "Verilog HDL assignment warning at walk.mem(5876): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698588 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5877) " "Verilog HDL assignment warning at walk.mem(5877): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5878) " "Verilog HDL assignment warning at walk.mem(5878): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5879) " "Verilog HDL assignment warning at walk.mem(5879): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5880) " "Verilog HDL assignment warning at walk.mem(5880): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5881) " "Verilog HDL assignment warning at walk.mem(5881): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5944) " "Verilog HDL assignment warning at walk.mem(5944): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5945) " "Verilog HDL assignment warning at walk.mem(5945): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5946) " "Verilog HDL assignment warning at walk.mem(5946): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5947) " "Verilog HDL assignment warning at walk.mem(5947): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5948) " "Verilog HDL assignment warning at walk.mem(5948): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(5980) " "Verilog HDL assignment warning at walk.mem(5980): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 5980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6039) " "Verilog HDL assignment warning at walk.mem(6039): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6040) " "Verilog HDL assignment warning at walk.mem(6040): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6041) " "Verilog HDL assignment warning at walk.mem(6041): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6042) " "Verilog HDL assignment warning at walk.mem(6042): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6043) " "Verilog HDL assignment warning at walk.mem(6043): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6044) " "Verilog HDL assignment warning at walk.mem(6044): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6085) " "Verilog HDL assignment warning at walk.mem(6085): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6086) " "Verilog HDL assignment warning at walk.mem(6086): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6087) " "Verilog HDL assignment warning at walk.mem(6087): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6088) " "Verilog HDL assignment warning at walk.mem(6088): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6089) " "Verilog HDL assignment warning at walk.mem(6089): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6090) " "Verilog HDL assignment warning at walk.mem(6090): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6091) " "Verilog HDL assignment warning at walk.mem(6091): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6092) " "Verilog HDL assignment warning at walk.mem(6092): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6093) " "Verilog HDL assignment warning at walk.mem(6093): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6094) " "Verilog HDL assignment warning at walk.mem(6094): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6095) " "Verilog HDL assignment warning at walk.mem(6095): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6096) " "Verilog HDL assignment warning at walk.mem(6096): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6097) " "Verilog HDL assignment warning at walk.mem(6097): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6098) " "Verilog HDL assignment warning at walk.mem(6098): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6099) " "Verilog HDL assignment warning at walk.mem(6099): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6100) " "Verilog HDL assignment warning at walk.mem(6100): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6101) " "Verilog HDL assignment warning at walk.mem(6101): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6102) " "Verilog HDL assignment warning at walk.mem(6102): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6103) " "Verilog HDL assignment warning at walk.mem(6103): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6104) " "Verilog HDL assignment warning at walk.mem(6104): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6105) " "Verilog HDL assignment warning at walk.mem(6105): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6106) " "Verilog HDL assignment warning at walk.mem(6106): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6107) " "Verilog HDL assignment warning at walk.mem(6107): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6108) " "Verilog HDL assignment warning at walk.mem(6108): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698589 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6117) " "Verilog HDL assignment warning at walk.mem(6117): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6118) " "Verilog HDL assignment warning at walk.mem(6118): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6119) " "Verilog HDL assignment warning at walk.mem(6119): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6120) " "Verilog HDL assignment warning at walk.mem(6120): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6121) " "Verilog HDL assignment warning at walk.mem(6121): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6122) " "Verilog HDL assignment warning at walk.mem(6122): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6123) " "Verilog HDL assignment warning at walk.mem(6123): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6124) " "Verilog HDL assignment warning at walk.mem(6124): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6126) " "Verilog HDL assignment warning at walk.mem(6126): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6127) " "Verilog HDL assignment warning at walk.mem(6127): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6128) " "Verilog HDL assignment warning at walk.mem(6128): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6129) " "Verilog HDL assignment warning at walk.mem(6129): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6130) " "Verilog HDL assignment warning at walk.mem(6130): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6131) " "Verilog HDL assignment warning at walk.mem(6131): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6132) " "Verilog HDL assignment warning at walk.mem(6132): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6133) " "Verilog HDL assignment warning at walk.mem(6133): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6134) " "Verilog HDL assignment warning at walk.mem(6134): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6136) " "Verilog HDL assignment warning at walk.mem(6136): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6137) " "Verilog HDL assignment warning at walk.mem(6137): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6165) " "Verilog HDL assignment warning at walk.mem(6165): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6166) " "Verilog HDL assignment warning at walk.mem(6166): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6167) " "Verilog HDL assignment warning at walk.mem(6167): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6168) " "Verilog HDL assignment warning at walk.mem(6168): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6169) " "Verilog HDL assignment warning at walk.mem(6169): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6170) " "Verilog HDL assignment warning at walk.mem(6170): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6171) " "Verilog HDL assignment warning at walk.mem(6171): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6172) " "Verilog HDL assignment warning at walk.mem(6172): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6194) " "Verilog HDL assignment warning at walk.mem(6194): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6195) " "Verilog HDL assignment warning at walk.mem(6195): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6196) " "Verilog HDL assignment warning at walk.mem(6196): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6197) " "Verilog HDL assignment warning at walk.mem(6197): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6198) " "Verilog HDL assignment warning at walk.mem(6198): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6199) " "Verilog HDL assignment warning at walk.mem(6199): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6200) " "Verilog HDL assignment warning at walk.mem(6200): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6201) " "Verilog HDL assignment warning at walk.mem(6201): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6202) " "Verilog HDL assignment warning at walk.mem(6202): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6203) " "Verilog HDL assignment warning at walk.mem(6203): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6204) " "Verilog HDL assignment warning at walk.mem(6204): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6229) " "Verilog HDL assignment warning at walk.mem(6229): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6230) " "Verilog HDL assignment warning at walk.mem(6230): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6231) " "Verilog HDL assignment warning at walk.mem(6231): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6232) " "Verilog HDL assignment warning at walk.mem(6232): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6233) " "Verilog HDL assignment warning at walk.mem(6233): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6234) " "Verilog HDL assignment warning at walk.mem(6234): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6235) " "Verilog HDL assignment warning at walk.mem(6235): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698590 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6236) " "Verilog HDL assignment warning at walk.mem(6236): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6262) " "Verilog HDL assignment warning at walk.mem(6262): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6263) " "Verilog HDL assignment warning at walk.mem(6263): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6264) " "Verilog HDL assignment warning at walk.mem(6264): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6265) " "Verilog HDL assignment warning at walk.mem(6265): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6266) " "Verilog HDL assignment warning at walk.mem(6266): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6267) " "Verilog HDL assignment warning at walk.mem(6267): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6268) " "Verilog HDL assignment warning at walk.mem(6268): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6269) " "Verilog HDL assignment warning at walk.mem(6269): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6290) " "Verilog HDL assignment warning at walk.mem(6290): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6291) " "Verilog HDL assignment warning at walk.mem(6291): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6292) " "Verilog HDL assignment warning at walk.mem(6292): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6293) " "Verilog HDL assignment warning at walk.mem(6293): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6294) " "Verilog HDL assignment warning at walk.mem(6294): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6295) " "Verilog HDL assignment warning at walk.mem(6295): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6296) " "Verilog HDL assignment warning at walk.mem(6296): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6297) " "Verilog HDL assignment warning at walk.mem(6297): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6298) " "Verilog HDL assignment warning at walk.mem(6298): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6299) " "Verilog HDL assignment warning at walk.mem(6299): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6300) " "Verilog HDL assignment warning at walk.mem(6300): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6331) " "Verilog HDL assignment warning at walk.mem(6331): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6332) " "Verilog HDL assignment warning at walk.mem(6332): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6342) " "Verilog HDL assignment warning at walk.mem(6342): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6343) " "Verilog HDL assignment warning at walk.mem(6343): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6344) " "Verilog HDL assignment warning at walk.mem(6344): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6345) " "Verilog HDL assignment warning at walk.mem(6345): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6348) " "Verilog HDL assignment warning at walk.mem(6348): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6349) " "Verilog HDL assignment warning at walk.mem(6349): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6350) " "Verilog HDL assignment warning at walk.mem(6350): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6351) " "Verilog HDL assignment warning at walk.mem(6351): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6352) " "Verilog HDL assignment warning at walk.mem(6352): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6353) " "Verilog HDL assignment warning at walk.mem(6353): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6354) " "Verilog HDL assignment warning at walk.mem(6354): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6355) " "Verilog HDL assignment warning at walk.mem(6355): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6356) " "Verilog HDL assignment warning at walk.mem(6356): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6357) " "Verilog HDL assignment warning at walk.mem(6357): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6358) " "Verilog HDL assignment warning at walk.mem(6358): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6359) " "Verilog HDL assignment warning at walk.mem(6359): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6366) " "Verilog HDL assignment warning at walk.mem(6366): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6373) " "Verilog HDL assignment warning at walk.mem(6373): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6374) " "Verilog HDL assignment warning at walk.mem(6374): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6375) " "Verilog HDL assignment warning at walk.mem(6375): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6376) " "Verilog HDL assignment warning at walk.mem(6376): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698591 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6377) " "Verilog HDL assignment warning at walk.mem(6377): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6378) " "Verilog HDL assignment warning at walk.mem(6378): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6379) " "Verilog HDL assignment warning at walk.mem(6379): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6381) " "Verilog HDL assignment warning at walk.mem(6381): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6382) " "Verilog HDL assignment warning at walk.mem(6382): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6383) " "Verilog HDL assignment warning at walk.mem(6383): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6384) " "Verilog HDL assignment warning at walk.mem(6384): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6385) " "Verilog HDL assignment warning at walk.mem(6385): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6386) " "Verilog HDL assignment warning at walk.mem(6386): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6387) " "Verilog HDL assignment warning at walk.mem(6387): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6388) " "Verilog HDL assignment warning at walk.mem(6388): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6389) " "Verilog HDL assignment warning at walk.mem(6389): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6390) " "Verilog HDL assignment warning at walk.mem(6390): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6391) " "Verilog HDL assignment warning at walk.mem(6391): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6392) " "Verilog HDL assignment warning at walk.mem(6392): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6394) " "Verilog HDL assignment warning at walk.mem(6394): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6413) " "Verilog HDL assignment warning at walk.mem(6413): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6417) " "Verilog HDL assignment warning at walk.mem(6417): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6418) " "Verilog HDL assignment warning at walk.mem(6418): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6419) " "Verilog HDL assignment warning at walk.mem(6419): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6420) " "Verilog HDL assignment warning at walk.mem(6420): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6421) " "Verilog HDL assignment warning at walk.mem(6421): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6422) " "Verilog HDL assignment warning at walk.mem(6422): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6423) " "Verilog HDL assignment warning at walk.mem(6423): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6424) " "Verilog HDL assignment warning at walk.mem(6424): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6425) " "Verilog HDL assignment warning at walk.mem(6425): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6426) " "Verilog HDL assignment warning at walk.mem(6426): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6427) " "Verilog HDL assignment warning at walk.mem(6427): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6428) " "Verilog HDL assignment warning at walk.mem(6428): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6444) " "Verilog HDL assignment warning at walk.mem(6444): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6445) " "Verilog HDL assignment warning at walk.mem(6445): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6446) " "Verilog HDL assignment warning at walk.mem(6446): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6449) " "Verilog HDL assignment warning at walk.mem(6449): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6450) " "Verilog HDL assignment warning at walk.mem(6450): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6451) " "Verilog HDL assignment warning at walk.mem(6451): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6452) " "Verilog HDL assignment warning at walk.mem(6452): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6453) " "Verilog HDL assignment warning at walk.mem(6453): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6454) " "Verilog HDL assignment warning at walk.mem(6454): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6455) " "Verilog HDL assignment warning at walk.mem(6455): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6456) " "Verilog HDL assignment warning at walk.mem(6456): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6458) " "Verilog HDL assignment warning at walk.mem(6458): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6459) " "Verilog HDL assignment warning at walk.mem(6459): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6460) " "Verilog HDL assignment warning at walk.mem(6460): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698592 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6477) " "Verilog HDL assignment warning at walk.mem(6477): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6478) " "Verilog HDL assignment warning at walk.mem(6478): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6481) " "Verilog HDL assignment warning at walk.mem(6481): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6482) " "Verilog HDL assignment warning at walk.mem(6482): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6483) " "Verilog HDL assignment warning at walk.mem(6483): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6484) " "Verilog HDL assignment warning at walk.mem(6484): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6485) " "Verilog HDL assignment warning at walk.mem(6485): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6486) " "Verilog HDL assignment warning at walk.mem(6486): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6487) " "Verilog HDL assignment warning at walk.mem(6487): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6488) " "Verilog HDL assignment warning at walk.mem(6488): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6489) " "Verilog HDL assignment warning at walk.mem(6489): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6490) " "Verilog HDL assignment warning at walk.mem(6490): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6491) " "Verilog HDL assignment warning at walk.mem(6491): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6492) " "Verilog HDL assignment warning at walk.mem(6492): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6510) " "Verilog HDL assignment warning at walk.mem(6510): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6514) " "Verilog HDL assignment warning at walk.mem(6514): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6515) " "Verilog HDL assignment warning at walk.mem(6515): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6516) " "Verilog HDL assignment warning at walk.mem(6516): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6517) " "Verilog HDL assignment warning at walk.mem(6517): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6518) " "Verilog HDL assignment warning at walk.mem(6518): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6519) " "Verilog HDL assignment warning at walk.mem(6519): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6520) " "Verilog HDL assignment warning at walk.mem(6520): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6521) " "Verilog HDL assignment warning at walk.mem(6521): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6522) " "Verilog HDL assignment warning at walk.mem(6522): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6523) " "Verilog HDL assignment warning at walk.mem(6523): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6524) " "Verilog HDL assignment warning at walk.mem(6524): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6525) " "Verilog HDL assignment warning at walk.mem(6525): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6540) " "Verilog HDL assignment warning at walk.mem(6540): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6541) " "Verilog HDL assignment warning at walk.mem(6541): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6542) " "Verilog HDL assignment warning at walk.mem(6542): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6545) " "Verilog HDL assignment warning at walk.mem(6545): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6546) " "Verilog HDL assignment warning at walk.mem(6546): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6547) " "Verilog HDL assignment warning at walk.mem(6547): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6548) " "Verilog HDL assignment warning at walk.mem(6548): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6549) " "Verilog HDL assignment warning at walk.mem(6549): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6550) " "Verilog HDL assignment warning at walk.mem(6550): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6551) " "Verilog HDL assignment warning at walk.mem(6551): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6552) " "Verilog HDL assignment warning at walk.mem(6552): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6554) " "Verilog HDL assignment warning at walk.mem(6554): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6555) " "Verilog HDL assignment warning at walk.mem(6555): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6556) " "Verilog HDL assignment warning at walk.mem(6556): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6580) " "Verilog HDL assignment warning at walk.mem(6580): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6581) " "Verilog HDL assignment warning at walk.mem(6581): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6582) " "Verilog HDL assignment warning at walk.mem(6582): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698593 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6583) " "Verilog HDL assignment warning at walk.mem(6583): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6584) " "Verilog HDL assignment warning at walk.mem(6584): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6585) " "Verilog HDL assignment warning at walk.mem(6585): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6586) " "Verilog HDL assignment warning at walk.mem(6586): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6587) " "Verilog HDL assignment warning at walk.mem(6587): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6588) " "Verilog HDL assignment warning at walk.mem(6588): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6605) " "Verilog HDL assignment warning at walk.mem(6605): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6606) " "Verilog HDL assignment warning at walk.mem(6606): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6607) " "Verilog HDL assignment warning at walk.mem(6607): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6608) " "Verilog HDL assignment warning at walk.mem(6608): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6609) " "Verilog HDL assignment warning at walk.mem(6609): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6610) " "Verilog HDL assignment warning at walk.mem(6610): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6613) " "Verilog HDL assignment warning at walk.mem(6613): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6617) " "Verilog HDL assignment warning at walk.mem(6617): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6619) " "Verilog HDL assignment warning at walk.mem(6619): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6629) " "Verilog HDL assignment warning at walk.mem(6629): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6630) " "Verilog HDL assignment warning at walk.mem(6630): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6631) " "Verilog HDL assignment warning at walk.mem(6631): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6632) " "Verilog HDL assignment warning at walk.mem(6632): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6633) " "Verilog HDL assignment warning at walk.mem(6633): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6634) " "Verilog HDL assignment warning at walk.mem(6634): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6635) " "Verilog HDL assignment warning at walk.mem(6635): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6636) " "Verilog HDL assignment warning at walk.mem(6636): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6637) " "Verilog HDL assignment warning at walk.mem(6637): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6638) " "Verilog HDL assignment warning at walk.mem(6638): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6639) " "Verilog HDL assignment warning at walk.mem(6639): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6640) " "Verilog HDL assignment warning at walk.mem(6640): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6641) " "Verilog HDL assignment warning at walk.mem(6641): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6642) " "Verilog HDL assignment warning at walk.mem(6642): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6643) " "Verilog HDL assignment warning at walk.mem(6643): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6644) " "Verilog HDL assignment warning at walk.mem(6644): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6645) " "Verilog HDL assignment warning at walk.mem(6645): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6646) " "Verilog HDL assignment warning at walk.mem(6646): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6647) " "Verilog HDL assignment warning at walk.mem(6647): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6648) " "Verilog HDL assignment warning at walk.mem(6648): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6649) " "Verilog HDL assignment warning at walk.mem(6649): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6650) " "Verilog HDL assignment warning at walk.mem(6650): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6651) " "Verilog HDL assignment warning at walk.mem(6651): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6668) " "Verilog HDL assignment warning at walk.mem(6668): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6669) " "Verilog HDL assignment warning at walk.mem(6669): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6670) " "Verilog HDL assignment warning at walk.mem(6670): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6673) " "Verilog HDL assignment warning at walk.mem(6673): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6674) " "Verilog HDL assignment warning at walk.mem(6674): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6675) " "Verilog HDL assignment warning at walk.mem(6675): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698594 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6676) " "Verilog HDL assignment warning at walk.mem(6676): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6677) " "Verilog HDL assignment warning at walk.mem(6677): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6678) " "Verilog HDL assignment warning at walk.mem(6678): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6679) " "Verilog HDL assignment warning at walk.mem(6679): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6680) " "Verilog HDL assignment warning at walk.mem(6680): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6681) " "Verilog HDL assignment warning at walk.mem(6681): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6682) " "Verilog HDL assignment warning at walk.mem(6682): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6683) " "Verilog HDL assignment warning at walk.mem(6683): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6684) " "Verilog HDL assignment warning at walk.mem(6684): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6699) " "Verilog HDL assignment warning at walk.mem(6699): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6700) " "Verilog HDL assignment warning at walk.mem(6700): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6701) " "Verilog HDL assignment warning at walk.mem(6701): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6702) " "Verilog HDL assignment warning at walk.mem(6702): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6705) " "Verilog HDL assignment warning at walk.mem(6705): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6706) " "Verilog HDL assignment warning at walk.mem(6706): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6707) " "Verilog HDL assignment warning at walk.mem(6707): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6708) " "Verilog HDL assignment warning at walk.mem(6708): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6709) " "Verilog HDL assignment warning at walk.mem(6709): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6710) " "Verilog HDL assignment warning at walk.mem(6710): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6711) " "Verilog HDL assignment warning at walk.mem(6711): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6713) " "Verilog HDL assignment warning at walk.mem(6713): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6714) " "Verilog HDL assignment warning at walk.mem(6714): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6715) " "Verilog HDL assignment warning at walk.mem(6715): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6716) " "Verilog HDL assignment warning at walk.mem(6716): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6732) " "Verilog HDL assignment warning at walk.mem(6732): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6733) " "Verilog HDL assignment warning at walk.mem(6733): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6734) " "Verilog HDL assignment warning at walk.mem(6734): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6737) " "Verilog HDL assignment warning at walk.mem(6737): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6738) " "Verilog HDL assignment warning at walk.mem(6738): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6739) " "Verilog HDL assignment warning at walk.mem(6739): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6740) " "Verilog HDL assignment warning at walk.mem(6740): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6741) " "Verilog HDL assignment warning at walk.mem(6741): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6742) " "Verilog HDL assignment warning at walk.mem(6742): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6743) " "Verilog HDL assignment warning at walk.mem(6743): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6744) " "Verilog HDL assignment warning at walk.mem(6744): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6745) " "Verilog HDL assignment warning at walk.mem(6745): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6746) " "Verilog HDL assignment warning at walk.mem(6746): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6747) " "Verilog HDL assignment warning at walk.mem(6747): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6748) " "Verilog HDL assignment warning at walk.mem(6748): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6765) " "Verilog HDL assignment warning at walk.mem(6765): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6766) " "Verilog HDL assignment warning at walk.mem(6766): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6767) " "Verilog HDL assignment warning at walk.mem(6767): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6770) " "Verilog HDL assignment warning at walk.mem(6770): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698595 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6771) " "Verilog HDL assignment warning at walk.mem(6771): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6772) " "Verilog HDL assignment warning at walk.mem(6772): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6773) " "Verilog HDL assignment warning at walk.mem(6773): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6774) " "Verilog HDL assignment warning at walk.mem(6774): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6775) " "Verilog HDL assignment warning at walk.mem(6775): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6776) " "Verilog HDL assignment warning at walk.mem(6776): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6777) " "Verilog HDL assignment warning at walk.mem(6777): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6778) " "Verilog HDL assignment warning at walk.mem(6778): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6779) " "Verilog HDL assignment warning at walk.mem(6779): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6780) " "Verilog HDL assignment warning at walk.mem(6780): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6781) " "Verilog HDL assignment warning at walk.mem(6781): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6795) " "Verilog HDL assignment warning at walk.mem(6795): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6796) " "Verilog HDL assignment warning at walk.mem(6796): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6797) " "Verilog HDL assignment warning at walk.mem(6797): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6798) " "Verilog HDL assignment warning at walk.mem(6798): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6801) " "Verilog HDL assignment warning at walk.mem(6801): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6802) " "Verilog HDL assignment warning at walk.mem(6802): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6803) " "Verilog HDL assignment warning at walk.mem(6803): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6804) " "Verilog HDL assignment warning at walk.mem(6804): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6805) " "Verilog HDL assignment warning at walk.mem(6805): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6806) " "Verilog HDL assignment warning at walk.mem(6806): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6807) " "Verilog HDL assignment warning at walk.mem(6807): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6809) " "Verilog HDL assignment warning at walk.mem(6809): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6810) " "Verilog HDL assignment warning at walk.mem(6810): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6811) " "Verilog HDL assignment warning at walk.mem(6811): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6812) " "Verilog HDL assignment warning at walk.mem(6812): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6829) " "Verilog HDL assignment warning at walk.mem(6829): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6830) " "Verilog HDL assignment warning at walk.mem(6830): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6833) " "Verilog HDL assignment warning at walk.mem(6833): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6834) " "Verilog HDL assignment warning at walk.mem(6834): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6835) " "Verilog HDL assignment warning at walk.mem(6835): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6836) " "Verilog HDL assignment warning at walk.mem(6836): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6837) " "Verilog HDL assignment warning at walk.mem(6837): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6838) " "Verilog HDL assignment warning at walk.mem(6838): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6839) " "Verilog HDL assignment warning at walk.mem(6839): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6840) " "Verilog HDL assignment warning at walk.mem(6840): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6841) " "Verilog HDL assignment warning at walk.mem(6841): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6842) " "Verilog HDL assignment warning at walk.mem(6842): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6843) " "Verilog HDL assignment warning at walk.mem(6843): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6844) " "Verilog HDL assignment warning at walk.mem(6844): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6862) " "Verilog HDL assignment warning at walk.mem(6862): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6863) " "Verilog HDL assignment warning at walk.mem(6863): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6864) " "Verilog HDL assignment warning at walk.mem(6864): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6865) " "Verilog HDL assignment warning at walk.mem(6865): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698596 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6886) " "Verilog HDL assignment warning at walk.mem(6886): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6887) " "Verilog HDL assignment warning at walk.mem(6887): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6888) " "Verilog HDL assignment warning at walk.mem(6888): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6889) " "Verilog HDL assignment warning at walk.mem(6889): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6890) " "Verilog HDL assignment warning at walk.mem(6890): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6891) " "Verilog HDL assignment warning at walk.mem(6891): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6892) " "Verilog HDL assignment warning at walk.mem(6892): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6893) " "Verilog HDL assignment warning at walk.mem(6893): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6894) " "Verilog HDL assignment warning at walk.mem(6894): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6895) " "Verilog HDL assignment warning at walk.mem(6895): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6896) " "Verilog HDL assignment warning at walk.mem(6896): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6897) " "Verilog HDL assignment warning at walk.mem(6897): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6898) " "Verilog HDL assignment warning at walk.mem(6898): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6899) " "Verilog HDL assignment warning at walk.mem(6899): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6900) " "Verilog HDL assignment warning at walk.mem(6900): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6901) " "Verilog HDL assignment warning at walk.mem(6901): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6902) " "Verilog HDL assignment warning at walk.mem(6902): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6903) " "Verilog HDL assignment warning at walk.mem(6903): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6904) " "Verilog HDL assignment warning at walk.mem(6904): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6905) " "Verilog HDL assignment warning at walk.mem(6905): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6906) " "Verilog HDL assignment warning at walk.mem(6906): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6907) " "Verilog HDL assignment warning at walk.mem(6907): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6923) " "Verilog HDL assignment warning at walk.mem(6923): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6924) " "Verilog HDL assignment warning at walk.mem(6924): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6925) " "Verilog HDL assignment warning at walk.mem(6925): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6926) " "Verilog HDL assignment warning at walk.mem(6926): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6927) " "Verilog HDL assignment warning at walk.mem(6927): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6929) " "Verilog HDL assignment warning at walk.mem(6929): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6930) " "Verilog HDL assignment warning at walk.mem(6930): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6931) " "Verilog HDL assignment warning at walk.mem(6931): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6932) " "Verilog HDL assignment warning at walk.mem(6932): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6933) " "Verilog HDL assignment warning at walk.mem(6933): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6934) " "Verilog HDL assignment warning at walk.mem(6934): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6935) " "Verilog HDL assignment warning at walk.mem(6935): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6936) " "Verilog HDL assignment warning at walk.mem(6936): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6937) " "Verilog HDL assignment warning at walk.mem(6937): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6938) " "Verilog HDL assignment warning at walk.mem(6938): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6939) " "Verilog HDL assignment warning at walk.mem(6939): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6940) " "Verilog HDL assignment warning at walk.mem(6940): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6955) " "Verilog HDL assignment warning at walk.mem(6955): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698597 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6956) " "Verilog HDL assignment warning at walk.mem(6956): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6957) " "Verilog HDL assignment warning at walk.mem(6957): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6958) " "Verilog HDL assignment warning at walk.mem(6958): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6959) " "Verilog HDL assignment warning at walk.mem(6959): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6961) " "Verilog HDL assignment warning at walk.mem(6961): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6962) " "Verilog HDL assignment warning at walk.mem(6962): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6963) " "Verilog HDL assignment warning at walk.mem(6963): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6964) " "Verilog HDL assignment warning at walk.mem(6964): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6965) " "Verilog HDL assignment warning at walk.mem(6965): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6966) " "Verilog HDL assignment warning at walk.mem(6966): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6967) " "Verilog HDL assignment warning at walk.mem(6967): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6968) " "Verilog HDL assignment warning at walk.mem(6968): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6969) " "Verilog HDL assignment warning at walk.mem(6969): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6971) " "Verilog HDL assignment warning at walk.mem(6971): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6972) " "Verilog HDL assignment warning at walk.mem(6972): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6987) " "Verilog HDL assignment warning at walk.mem(6987): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6988) " "Verilog HDL assignment warning at walk.mem(6988): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6989) " "Verilog HDL assignment warning at walk.mem(6989): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6990) " "Verilog HDL assignment warning at walk.mem(6990): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6991) " "Verilog HDL assignment warning at walk.mem(6991): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6993) " "Verilog HDL assignment warning at walk.mem(6993): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6994) " "Verilog HDL assignment warning at walk.mem(6994): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6995) " "Verilog HDL assignment warning at walk.mem(6995): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6996) " "Verilog HDL assignment warning at walk.mem(6996): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6997) " "Verilog HDL assignment warning at walk.mem(6997): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6998) " "Verilog HDL assignment warning at walk.mem(6998): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(6999) " "Verilog HDL assignment warning at walk.mem(6999): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 6999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7000) " "Verilog HDL assignment warning at walk.mem(7000): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7001) " "Verilog HDL assignment warning at walk.mem(7001): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7002) " "Verilog HDL assignment warning at walk.mem(7002): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7003) " "Verilog HDL assignment warning at walk.mem(7003): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7004) " "Verilog HDL assignment warning at walk.mem(7004): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7020) " "Verilog HDL assignment warning at walk.mem(7020): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7021) " "Verilog HDL assignment warning at walk.mem(7021): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7022) " "Verilog HDL assignment warning at walk.mem(7022): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7023) " "Verilog HDL assignment warning at walk.mem(7023): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7024) " "Verilog HDL assignment warning at walk.mem(7024): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7026) " "Verilog HDL assignment warning at walk.mem(7026): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7027) " "Verilog HDL assignment warning at walk.mem(7027): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7028) " "Verilog HDL assignment warning at walk.mem(7028): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7029) " "Verilog HDL assignment warning at walk.mem(7029): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7030) " "Verilog HDL assignment warning at walk.mem(7030): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698598 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7031) " "Verilog HDL assignment warning at walk.mem(7031): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7032) " "Verilog HDL assignment warning at walk.mem(7032): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7033) " "Verilog HDL assignment warning at walk.mem(7033): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7034) " "Verilog HDL assignment warning at walk.mem(7034): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7035) " "Verilog HDL assignment warning at walk.mem(7035): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7036) " "Verilog HDL assignment warning at walk.mem(7036): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7037) " "Verilog HDL assignment warning at walk.mem(7037): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7051) " "Verilog HDL assignment warning at walk.mem(7051): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7052) " "Verilog HDL assignment warning at walk.mem(7052): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7053) " "Verilog HDL assignment warning at walk.mem(7053): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7054) " "Verilog HDL assignment warning at walk.mem(7054): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7055) " "Verilog HDL assignment warning at walk.mem(7055): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7057) " "Verilog HDL assignment warning at walk.mem(7057): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7058) " "Verilog HDL assignment warning at walk.mem(7058): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7059) " "Verilog HDL assignment warning at walk.mem(7059): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7060) " "Verilog HDL assignment warning at walk.mem(7060): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7061) " "Verilog HDL assignment warning at walk.mem(7061): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7062) " "Verilog HDL assignment warning at walk.mem(7062): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7063) " "Verilog HDL assignment warning at walk.mem(7063): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7064) " "Verilog HDL assignment warning at walk.mem(7064): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7065) " "Verilog HDL assignment warning at walk.mem(7065): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7067) " "Verilog HDL assignment warning at walk.mem(7067): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7068) " "Verilog HDL assignment warning at walk.mem(7068): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7083) " "Verilog HDL assignment warning at walk.mem(7083): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7084) " "Verilog HDL assignment warning at walk.mem(7084): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7085) " "Verilog HDL assignment warning at walk.mem(7085): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7086) " "Verilog HDL assignment warning at walk.mem(7086): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7089) " "Verilog HDL assignment warning at walk.mem(7089): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7090) " "Verilog HDL assignment warning at walk.mem(7090): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7091) " "Verilog HDL assignment warning at walk.mem(7091): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7092) " "Verilog HDL assignment warning at walk.mem(7092): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7093) " "Verilog HDL assignment warning at walk.mem(7093): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7094) " "Verilog HDL assignment warning at walk.mem(7094): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7095) " "Verilog HDL assignment warning at walk.mem(7095): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7096) " "Verilog HDL assignment warning at walk.mem(7096): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7097) " "Verilog HDL assignment warning at walk.mem(7097): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7098) " "Verilog HDL assignment warning at walk.mem(7098): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7099) " "Verilog HDL assignment warning at walk.mem(7099): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7100) " "Verilog HDL assignment warning at walk.mem(7100): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7142) " "Verilog HDL assignment warning at walk.mem(7142): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7143) " "Verilog HDL assignment warning at walk.mem(7143): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7144) " "Verilog HDL assignment warning at walk.mem(7144): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7145) " "Verilog HDL assignment warning at walk.mem(7145): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698599 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7146) " "Verilog HDL assignment warning at walk.mem(7146): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7147) " "Verilog HDL assignment warning at walk.mem(7147): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7148) " "Verilog HDL assignment warning at walk.mem(7148): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7149) " "Verilog HDL assignment warning at walk.mem(7149): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7150) " "Verilog HDL assignment warning at walk.mem(7150): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7151) " "Verilog HDL assignment warning at walk.mem(7151): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7152) " "Verilog HDL assignment warning at walk.mem(7152): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7153) " "Verilog HDL assignment warning at walk.mem(7153): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7154) " "Verilog HDL assignment warning at walk.mem(7154): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7155) " "Verilog HDL assignment warning at walk.mem(7155): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7156) " "Verilog HDL assignment warning at walk.mem(7156): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7157) " "Verilog HDL assignment warning at walk.mem(7157): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7158) " "Verilog HDL assignment warning at walk.mem(7158): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7159) " "Verilog HDL assignment warning at walk.mem(7159): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7160) " "Verilog HDL assignment warning at walk.mem(7160): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7161) " "Verilog HDL assignment warning at walk.mem(7161): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7162) " "Verilog HDL assignment warning at walk.mem(7162): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7163) " "Verilog HDL assignment warning at walk.mem(7163): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7164) " "Verilog HDL assignment warning at walk.mem(7164): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7166) " "Verilog HDL assignment warning at walk.mem(7166): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7179) " "Verilog HDL assignment warning at walk.mem(7179): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7180) " "Verilog HDL assignment warning at walk.mem(7180): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7181) " "Verilog HDL assignment warning at walk.mem(7181): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7182) " "Verilog HDL assignment warning at walk.mem(7182): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7183) " "Verilog HDL assignment warning at walk.mem(7183): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7185) " "Verilog HDL assignment warning at walk.mem(7185): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7186) " "Verilog HDL assignment warning at walk.mem(7186): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7187) " "Verilog HDL assignment warning at walk.mem(7187): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7188) " "Verilog HDL assignment warning at walk.mem(7188): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7189) " "Verilog HDL assignment warning at walk.mem(7189): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7190) " "Verilog HDL assignment warning at walk.mem(7190): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7191) " "Verilog HDL assignment warning at walk.mem(7191): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7192) " "Verilog HDL assignment warning at walk.mem(7192): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7193) " "Verilog HDL assignment warning at walk.mem(7193): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7195) " "Verilog HDL assignment warning at walk.mem(7195): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7196) " "Verilog HDL assignment warning at walk.mem(7196): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7211) " "Verilog HDL assignment warning at walk.mem(7211): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7212) " "Verilog HDL assignment warning at walk.mem(7212): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7213) " "Verilog HDL assignment warning at walk.mem(7213): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7214) " "Verilog HDL assignment warning at walk.mem(7214): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7215) " "Verilog HDL assignment warning at walk.mem(7215): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7217) " "Verilog HDL assignment warning at walk.mem(7217): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7218) " "Verilog HDL assignment warning at walk.mem(7218): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698600 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7219) " "Verilog HDL assignment warning at walk.mem(7219): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7220) " "Verilog HDL assignment warning at walk.mem(7220): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7221) " "Verilog HDL assignment warning at walk.mem(7221): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7222) " "Verilog HDL assignment warning at walk.mem(7222): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7223) " "Verilog HDL assignment warning at walk.mem(7223): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7224) " "Verilog HDL assignment warning at walk.mem(7224): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7225) " "Verilog HDL assignment warning at walk.mem(7225): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7227) " "Verilog HDL assignment warning at walk.mem(7227): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7228) " "Verilog HDL assignment warning at walk.mem(7228): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7243) " "Verilog HDL assignment warning at walk.mem(7243): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7244) " "Verilog HDL assignment warning at walk.mem(7244): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7245) " "Verilog HDL assignment warning at walk.mem(7245): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7246) " "Verilog HDL assignment warning at walk.mem(7246): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7247) " "Verilog HDL assignment warning at walk.mem(7247): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7249) " "Verilog HDL assignment warning at walk.mem(7249): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7250) " "Verilog HDL assignment warning at walk.mem(7250): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7251) " "Verilog HDL assignment warning at walk.mem(7251): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7252) " "Verilog HDL assignment warning at walk.mem(7252): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7253) " "Verilog HDL assignment warning at walk.mem(7253): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7254) " "Verilog HDL assignment warning at walk.mem(7254): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7255) " "Verilog HDL assignment warning at walk.mem(7255): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7256) " "Verilog HDL assignment warning at walk.mem(7256): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7257) " "Verilog HDL assignment warning at walk.mem(7257): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7259) " "Verilog HDL assignment warning at walk.mem(7259): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7260) " "Verilog HDL assignment warning at walk.mem(7260): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7276) " "Verilog HDL assignment warning at walk.mem(7276): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7277) " "Verilog HDL assignment warning at walk.mem(7277): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7278) " "Verilog HDL assignment warning at walk.mem(7278): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7279) " "Verilog HDL assignment warning at walk.mem(7279): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7280) " "Verilog HDL assignment warning at walk.mem(7280): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7282) " "Verilog HDL assignment warning at walk.mem(7282): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7283) " "Verilog HDL assignment warning at walk.mem(7283): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7284) " "Verilog HDL assignment warning at walk.mem(7284): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7285) " "Verilog HDL assignment warning at walk.mem(7285): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7286) " "Verilog HDL assignment warning at walk.mem(7286): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7287) " "Verilog HDL assignment warning at walk.mem(7287): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7288) " "Verilog HDL assignment warning at walk.mem(7288): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7289) " "Verilog HDL assignment warning at walk.mem(7289): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7290) " "Verilog HDL assignment warning at walk.mem(7290): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7292) " "Verilog HDL assignment warning at walk.mem(7292): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7293) " "Verilog HDL assignment warning at walk.mem(7293): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7307) " "Verilog HDL assignment warning at walk.mem(7307): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7308) " "Verilog HDL assignment warning at walk.mem(7308): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698601 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7309) " "Verilog HDL assignment warning at walk.mem(7309): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7310) " "Verilog HDL assignment warning at walk.mem(7310): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7311) " "Verilog HDL assignment warning at walk.mem(7311): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7313) " "Verilog HDL assignment warning at walk.mem(7313): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7314) " "Verilog HDL assignment warning at walk.mem(7314): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7315) " "Verilog HDL assignment warning at walk.mem(7315): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7316) " "Verilog HDL assignment warning at walk.mem(7316): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7317) " "Verilog HDL assignment warning at walk.mem(7317): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7318) " "Verilog HDL assignment warning at walk.mem(7318): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7319) " "Verilog HDL assignment warning at walk.mem(7319): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7320) " "Verilog HDL assignment warning at walk.mem(7320): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7321) " "Verilog HDL assignment warning at walk.mem(7321): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7323) " "Verilog HDL assignment warning at walk.mem(7323): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7324) " "Verilog HDL assignment warning at walk.mem(7324): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7339) " "Verilog HDL assignment warning at walk.mem(7339): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7340) " "Verilog HDL assignment warning at walk.mem(7340): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7341) " "Verilog HDL assignment warning at walk.mem(7341): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7342) " "Verilog HDL assignment warning at walk.mem(7342): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7343) " "Verilog HDL assignment warning at walk.mem(7343): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7345) " "Verilog HDL assignment warning at walk.mem(7345): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7346) " "Verilog HDL assignment warning at walk.mem(7346): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7347) " "Verilog HDL assignment warning at walk.mem(7347): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7348) " "Verilog HDL assignment warning at walk.mem(7348): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7349) " "Verilog HDL assignment warning at walk.mem(7349): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7350) " "Verilog HDL assignment warning at walk.mem(7350): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7351) " "Verilog HDL assignment warning at walk.mem(7351): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7352) " "Verilog HDL assignment warning at walk.mem(7352): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7353) " "Verilog HDL assignment warning at walk.mem(7353): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7354) " "Verilog HDL assignment warning at walk.mem(7354): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7355) " "Verilog HDL assignment warning at walk.mem(7355): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7356) " "Verilog HDL assignment warning at walk.mem(7356): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7397) " "Verilog HDL assignment warning at walk.mem(7397): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7398) " "Verilog HDL assignment warning at walk.mem(7398): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7399) " "Verilog HDL assignment warning at walk.mem(7399): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7400) " "Verilog HDL assignment warning at walk.mem(7400): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7401) " "Verilog HDL assignment warning at walk.mem(7401): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7402) " "Verilog HDL assignment warning at walk.mem(7402): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7403) " "Verilog HDL assignment warning at walk.mem(7403): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7404) " "Verilog HDL assignment warning at walk.mem(7404): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698602 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7405) " "Verilog HDL assignment warning at walk.mem(7405): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7406) " "Verilog HDL assignment warning at walk.mem(7406): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7407) " "Verilog HDL assignment warning at walk.mem(7407): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7408) " "Verilog HDL assignment warning at walk.mem(7408): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7409) " "Verilog HDL assignment warning at walk.mem(7409): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7410) " "Verilog HDL assignment warning at walk.mem(7410): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7411) " "Verilog HDL assignment warning at walk.mem(7411): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7412) " "Verilog HDL assignment warning at walk.mem(7412): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7413) " "Verilog HDL assignment warning at walk.mem(7413): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7414) " "Verilog HDL assignment warning at walk.mem(7414): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7415) " "Verilog HDL assignment warning at walk.mem(7415): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7416) " "Verilog HDL assignment warning at walk.mem(7416): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7417) " "Verilog HDL assignment warning at walk.mem(7417): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7418) " "Verilog HDL assignment warning at walk.mem(7418): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7419) " "Verilog HDL assignment warning at walk.mem(7419): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7420) " "Verilog HDL assignment warning at walk.mem(7420): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7421) " "Verilog HDL assignment warning at walk.mem(7421): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7422) " "Verilog HDL assignment warning at walk.mem(7422): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7435) " "Verilog HDL assignment warning at walk.mem(7435): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7436) " "Verilog HDL assignment warning at walk.mem(7436): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7437) " "Verilog HDL assignment warning at walk.mem(7437): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7438) " "Verilog HDL assignment warning at walk.mem(7438): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7439) " "Verilog HDL assignment warning at walk.mem(7439): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7441) " "Verilog HDL assignment warning at walk.mem(7441): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7442) " "Verilog HDL assignment warning at walk.mem(7442): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7443) " "Verilog HDL assignment warning at walk.mem(7443): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7444) " "Verilog HDL assignment warning at walk.mem(7444): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7445) " "Verilog HDL assignment warning at walk.mem(7445): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7446) " "Verilog HDL assignment warning at walk.mem(7446): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7447) " "Verilog HDL assignment warning at walk.mem(7447): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7448) " "Verilog HDL assignment warning at walk.mem(7448): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7449) " "Verilog HDL assignment warning at walk.mem(7449): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7450) " "Verilog HDL assignment warning at walk.mem(7450): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7451) " "Verilog HDL assignment warning at walk.mem(7451): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7452) " "Verilog HDL assignment warning at walk.mem(7452): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7468) " "Verilog HDL assignment warning at walk.mem(7468): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7469) " "Verilog HDL assignment warning at walk.mem(7469): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7470) " "Verilog HDL assignment warning at walk.mem(7470): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7471) " "Verilog HDL assignment warning at walk.mem(7471): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7473) " "Verilog HDL assignment warning at walk.mem(7473): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7474) " "Verilog HDL assignment warning at walk.mem(7474): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7475) " "Verilog HDL assignment warning at walk.mem(7475): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7476) " "Verilog HDL assignment warning at walk.mem(7476): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698603 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7477) " "Verilog HDL assignment warning at walk.mem(7477): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7478) " "Verilog HDL assignment warning at walk.mem(7478): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7479) " "Verilog HDL assignment warning at walk.mem(7479): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7480) " "Verilog HDL assignment warning at walk.mem(7480): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7481) " "Verilog HDL assignment warning at walk.mem(7481): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7482) " "Verilog HDL assignment warning at walk.mem(7482): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7483) " "Verilog HDL assignment warning at walk.mem(7483): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7484) " "Verilog HDL assignment warning at walk.mem(7484): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7499) " "Verilog HDL assignment warning at walk.mem(7499): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7500) " "Verilog HDL assignment warning at walk.mem(7500): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7501) " "Verilog HDL assignment warning at walk.mem(7501): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7502) " "Verilog HDL assignment warning at walk.mem(7502): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7503) " "Verilog HDL assignment warning at walk.mem(7503): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7505) " "Verilog HDL assignment warning at walk.mem(7505): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7506) " "Verilog HDL assignment warning at walk.mem(7506): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7507) " "Verilog HDL assignment warning at walk.mem(7507): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7508) " "Verilog HDL assignment warning at walk.mem(7508): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7509) " "Verilog HDL assignment warning at walk.mem(7509): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7510) " "Verilog HDL assignment warning at walk.mem(7510): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7511) " "Verilog HDL assignment warning at walk.mem(7511): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7512) " "Verilog HDL assignment warning at walk.mem(7512): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7513) " "Verilog HDL assignment warning at walk.mem(7513): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7514) " "Verilog HDL assignment warning at walk.mem(7514): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7515) " "Verilog HDL assignment warning at walk.mem(7515): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7516) " "Verilog HDL assignment warning at walk.mem(7516): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7532) " "Verilog HDL assignment warning at walk.mem(7532): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7533) " "Verilog HDL assignment warning at walk.mem(7533): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7534) " "Verilog HDL assignment warning at walk.mem(7534): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7535) " "Verilog HDL assignment warning at walk.mem(7535): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7536) " "Verilog HDL assignment warning at walk.mem(7536): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7538) " "Verilog HDL assignment warning at walk.mem(7538): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7539) " "Verilog HDL assignment warning at walk.mem(7539): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7540) " "Verilog HDL assignment warning at walk.mem(7540): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7541) " "Verilog HDL assignment warning at walk.mem(7541): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7542) " "Verilog HDL assignment warning at walk.mem(7542): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7543) " "Verilog HDL assignment warning at walk.mem(7543): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7544) " "Verilog HDL assignment warning at walk.mem(7544): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7545) " "Verilog HDL assignment warning at walk.mem(7545): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7546) " "Verilog HDL assignment warning at walk.mem(7546): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7547) " "Verilog HDL assignment warning at walk.mem(7547): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7548) " "Verilog HDL assignment warning at walk.mem(7548): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7549) " "Verilog HDL assignment warning at walk.mem(7549): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7564) " "Verilog HDL assignment warning at walk.mem(7564): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698604 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7565) " "Verilog HDL assignment warning at walk.mem(7565): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7566) " "Verilog HDL assignment warning at walk.mem(7566): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7567) " "Verilog HDL assignment warning at walk.mem(7567): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7569) " "Verilog HDL assignment warning at walk.mem(7569): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7570) " "Verilog HDL assignment warning at walk.mem(7570): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7571) " "Verilog HDL assignment warning at walk.mem(7571): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7572) " "Verilog HDL assignment warning at walk.mem(7572): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7573) " "Verilog HDL assignment warning at walk.mem(7573): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7574) " "Verilog HDL assignment warning at walk.mem(7574): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7575) " "Verilog HDL assignment warning at walk.mem(7575): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7576) " "Verilog HDL assignment warning at walk.mem(7576): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7577) " "Verilog HDL assignment warning at walk.mem(7577): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7578) " "Verilog HDL assignment warning at walk.mem(7578): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7579) " "Verilog HDL assignment warning at walk.mem(7579): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7580) " "Verilog HDL assignment warning at walk.mem(7580): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7595) " "Verilog HDL assignment warning at walk.mem(7595): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7596) " "Verilog HDL assignment warning at walk.mem(7596): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7597) " "Verilog HDL assignment warning at walk.mem(7597): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7598) " "Verilog HDL assignment warning at walk.mem(7598): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7599) " "Verilog HDL assignment warning at walk.mem(7599): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7601) " "Verilog HDL assignment warning at walk.mem(7601): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7602) " "Verilog HDL assignment warning at walk.mem(7602): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7603) " "Verilog HDL assignment warning at walk.mem(7603): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7604) " "Verilog HDL assignment warning at walk.mem(7604): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7605) " "Verilog HDL assignment warning at walk.mem(7605): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7606) " "Verilog HDL assignment warning at walk.mem(7606): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7607) " "Verilog HDL assignment warning at walk.mem(7607): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7608) " "Verilog HDL assignment warning at walk.mem(7608): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7609) " "Verilog HDL assignment warning at walk.mem(7609): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7611) " "Verilog HDL assignment warning at walk.mem(7611): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7612) " "Verilog HDL assignment warning at walk.mem(7612): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7652) " "Verilog HDL assignment warning at walk.mem(7652): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7653) " "Verilog HDL assignment warning at walk.mem(7653): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7654) " "Verilog HDL assignment warning at walk.mem(7654): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7655) " "Verilog HDL assignment warning at walk.mem(7655): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7656) " "Verilog HDL assignment warning at walk.mem(7656): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7657) " "Verilog HDL assignment warning at walk.mem(7657): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7658) " "Verilog HDL assignment warning at walk.mem(7658): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7659) " "Verilog HDL assignment warning at walk.mem(7659): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7660) " "Verilog HDL assignment warning at walk.mem(7660): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7661) " "Verilog HDL assignment warning at walk.mem(7661): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7662) " "Verilog HDL assignment warning at walk.mem(7662): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698605 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7663) " "Verilog HDL assignment warning at walk.mem(7663): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7664) " "Verilog HDL assignment warning at walk.mem(7664): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7665) " "Verilog HDL assignment warning at walk.mem(7665): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7666) " "Verilog HDL assignment warning at walk.mem(7666): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7667) " "Verilog HDL assignment warning at walk.mem(7667): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7668) " "Verilog HDL assignment warning at walk.mem(7668): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7669) " "Verilog HDL assignment warning at walk.mem(7669): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7670) " "Verilog HDL assignment warning at walk.mem(7670): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7671) " "Verilog HDL assignment warning at walk.mem(7671): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7672) " "Verilog HDL assignment warning at walk.mem(7672): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7673) " "Verilog HDL assignment warning at walk.mem(7673): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7674) " "Verilog HDL assignment warning at walk.mem(7674): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7675) " "Verilog HDL assignment warning at walk.mem(7675): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7676) " "Verilog HDL assignment warning at walk.mem(7676): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7677) " "Verilog HDL assignment warning at walk.mem(7677): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7678) " "Verilog HDL assignment warning at walk.mem(7678): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7679) " "Verilog HDL assignment warning at walk.mem(7679): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7692) " "Verilog HDL assignment warning at walk.mem(7692): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7693) " "Verilog HDL assignment warning at walk.mem(7693): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7694) " "Verilog HDL assignment warning at walk.mem(7694): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7695) " "Verilog HDL assignment warning at walk.mem(7695): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7697) " "Verilog HDL assignment warning at walk.mem(7697): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7698) " "Verilog HDL assignment warning at walk.mem(7698): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7699) " "Verilog HDL assignment warning at walk.mem(7699): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7700) " "Verilog HDL assignment warning at walk.mem(7700): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7701) " "Verilog HDL assignment warning at walk.mem(7701): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7702) " "Verilog HDL assignment warning at walk.mem(7702): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7703) " "Verilog HDL assignment warning at walk.mem(7703): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7704) " "Verilog HDL assignment warning at walk.mem(7704): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7705) " "Verilog HDL assignment warning at walk.mem(7705): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7706) " "Verilog HDL assignment warning at walk.mem(7706): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7707) " "Verilog HDL assignment warning at walk.mem(7707): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7708) " "Verilog HDL assignment warning at walk.mem(7708): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7725) " "Verilog HDL assignment warning at walk.mem(7725): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7726) " "Verilog HDL assignment warning at walk.mem(7726): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7727) " "Verilog HDL assignment warning at walk.mem(7727): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7729) " "Verilog HDL assignment warning at walk.mem(7729): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7730) " "Verilog HDL assignment warning at walk.mem(7730): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7731) " "Verilog HDL assignment warning at walk.mem(7731): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7732) " "Verilog HDL assignment warning at walk.mem(7732): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7733) " "Verilog HDL assignment warning at walk.mem(7733): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7734) " "Verilog HDL assignment warning at walk.mem(7734): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7735) " "Verilog HDL assignment warning at walk.mem(7735): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698606 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7736) " "Verilog HDL assignment warning at walk.mem(7736): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7737) " "Verilog HDL assignment warning at walk.mem(7737): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7738) " "Verilog HDL assignment warning at walk.mem(7738): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7739) " "Verilog HDL assignment warning at walk.mem(7739): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7740) " "Verilog HDL assignment warning at walk.mem(7740): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7756) " "Verilog HDL assignment warning at walk.mem(7756): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7757) " "Verilog HDL assignment warning at walk.mem(7757): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7758) " "Verilog HDL assignment warning at walk.mem(7758): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7759) " "Verilog HDL assignment warning at walk.mem(7759): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7761) " "Verilog HDL assignment warning at walk.mem(7761): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7762) " "Verilog HDL assignment warning at walk.mem(7762): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7763) " "Verilog HDL assignment warning at walk.mem(7763): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7764) " "Verilog HDL assignment warning at walk.mem(7764): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7765) " "Verilog HDL assignment warning at walk.mem(7765): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7766) " "Verilog HDL assignment warning at walk.mem(7766): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7767) " "Verilog HDL assignment warning at walk.mem(7767): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7768) " "Verilog HDL assignment warning at walk.mem(7768): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7769) " "Verilog HDL assignment warning at walk.mem(7769): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7770) " "Verilog HDL assignment warning at walk.mem(7770): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7771) " "Verilog HDL assignment warning at walk.mem(7771): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7772) " "Verilog HDL assignment warning at walk.mem(7772): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7789) " "Verilog HDL assignment warning at walk.mem(7789): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7790) " "Verilog HDL assignment warning at walk.mem(7790): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7791) " "Verilog HDL assignment warning at walk.mem(7791): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7792) " "Verilog HDL assignment warning at walk.mem(7792): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7794) " "Verilog HDL assignment warning at walk.mem(7794): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7795) " "Verilog HDL assignment warning at walk.mem(7795): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7796) " "Verilog HDL assignment warning at walk.mem(7796): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7797) " "Verilog HDL assignment warning at walk.mem(7797): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7798) " "Verilog HDL assignment warning at walk.mem(7798): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7799) " "Verilog HDL assignment warning at walk.mem(7799): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7800) " "Verilog HDL assignment warning at walk.mem(7800): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7801) " "Verilog HDL assignment warning at walk.mem(7801): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7802) " "Verilog HDL assignment warning at walk.mem(7802): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7803) " "Verilog HDL assignment warning at walk.mem(7803): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7804) " "Verilog HDL assignment warning at walk.mem(7804): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7805) " "Verilog HDL assignment warning at walk.mem(7805): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7821) " "Verilog HDL assignment warning at walk.mem(7821): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698607 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7822) " "Verilog HDL assignment warning at walk.mem(7822): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7823) " "Verilog HDL assignment warning at walk.mem(7823): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7825) " "Verilog HDL assignment warning at walk.mem(7825): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7826) " "Verilog HDL assignment warning at walk.mem(7826): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7827) " "Verilog HDL assignment warning at walk.mem(7827): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7828) " "Verilog HDL assignment warning at walk.mem(7828): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7829) " "Verilog HDL assignment warning at walk.mem(7829): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7830) " "Verilog HDL assignment warning at walk.mem(7830): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7831) " "Verilog HDL assignment warning at walk.mem(7831): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7832) " "Verilog HDL assignment warning at walk.mem(7832): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7833) " "Verilog HDL assignment warning at walk.mem(7833): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7834) " "Verilog HDL assignment warning at walk.mem(7834): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7835) " "Verilog HDL assignment warning at walk.mem(7835): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7836) " "Verilog HDL assignment warning at walk.mem(7836): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7851) " "Verilog HDL assignment warning at walk.mem(7851): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7852) " "Verilog HDL assignment warning at walk.mem(7852): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7853) " "Verilog HDL assignment warning at walk.mem(7853): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7854) " "Verilog HDL assignment warning at walk.mem(7854): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7855) " "Verilog HDL assignment warning at walk.mem(7855): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7857) " "Verilog HDL assignment warning at walk.mem(7857): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7858) " "Verilog HDL assignment warning at walk.mem(7858): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7859) " "Verilog HDL assignment warning at walk.mem(7859): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7860) " "Verilog HDL assignment warning at walk.mem(7860): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7861) " "Verilog HDL assignment warning at walk.mem(7861): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7862) " "Verilog HDL assignment warning at walk.mem(7862): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7863) " "Verilog HDL assignment warning at walk.mem(7863): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7864) " "Verilog HDL assignment warning at walk.mem(7864): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7865) " "Verilog HDL assignment warning at walk.mem(7865): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7866) " "Verilog HDL assignment warning at walk.mem(7866): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7867) " "Verilog HDL assignment warning at walk.mem(7867): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7868) " "Verilog HDL assignment warning at walk.mem(7868): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7904) " "Verilog HDL assignment warning at walk.mem(7904): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7905) " "Verilog HDL assignment warning at walk.mem(7905): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7906) " "Verilog HDL assignment warning at walk.mem(7906): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7907) " "Verilog HDL assignment warning at walk.mem(7907): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7908) " "Verilog HDL assignment warning at walk.mem(7908): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7909) " "Verilog HDL assignment warning at walk.mem(7909): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7910) " "Verilog HDL assignment warning at walk.mem(7910): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7911) " "Verilog HDL assignment warning at walk.mem(7911): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7912) " "Verilog HDL assignment warning at walk.mem(7912): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698608 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7913) " "Verilog HDL assignment warning at walk.mem(7913): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7914) " "Verilog HDL assignment warning at walk.mem(7914): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7915) " "Verilog HDL assignment warning at walk.mem(7915): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7916) " "Verilog HDL assignment warning at walk.mem(7916): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7917) " "Verilog HDL assignment warning at walk.mem(7917): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7918) " "Verilog HDL assignment warning at walk.mem(7918): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7919) " "Verilog HDL assignment warning at walk.mem(7919): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7920) " "Verilog HDL assignment warning at walk.mem(7920): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7921) " "Verilog HDL assignment warning at walk.mem(7921): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7922) " "Verilog HDL assignment warning at walk.mem(7922): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7923) " "Verilog HDL assignment warning at walk.mem(7923): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7924) " "Verilog HDL assignment warning at walk.mem(7924): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7925) " "Verilog HDL assignment warning at walk.mem(7925): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7926) " "Verilog HDL assignment warning at walk.mem(7926): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7927) " "Verilog HDL assignment warning at walk.mem(7927): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7928) " "Verilog HDL assignment warning at walk.mem(7928): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7929) " "Verilog HDL assignment warning at walk.mem(7929): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7930) " "Verilog HDL assignment warning at walk.mem(7930): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7931) " "Verilog HDL assignment warning at walk.mem(7931): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7932) " "Verilog HDL assignment warning at walk.mem(7932): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7933) " "Verilog HDL assignment warning at walk.mem(7933): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7934) " "Verilog HDL assignment warning at walk.mem(7934): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7935) " "Verilog HDL assignment warning at walk.mem(7935): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7936) " "Verilog HDL assignment warning at walk.mem(7936): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7949) " "Verilog HDL assignment warning at walk.mem(7949): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7950) " "Verilog HDL assignment warning at walk.mem(7950): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7951) " "Verilog HDL assignment warning at walk.mem(7951): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7953) " "Verilog HDL assignment warning at walk.mem(7953): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7954) " "Verilog HDL assignment warning at walk.mem(7954): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7955) " "Verilog HDL assignment warning at walk.mem(7955): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7956) " "Verilog HDL assignment warning at walk.mem(7956): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7957) " "Verilog HDL assignment warning at walk.mem(7957): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7958) " "Verilog HDL assignment warning at walk.mem(7958): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7959) " "Verilog HDL assignment warning at walk.mem(7959): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7960) " "Verilog HDL assignment warning at walk.mem(7960): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7961) " "Verilog HDL assignment warning at walk.mem(7961): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7962) " "Verilog HDL assignment warning at walk.mem(7962): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7963) " "Verilog HDL assignment warning at walk.mem(7963): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7964) " "Verilog HDL assignment warning at walk.mem(7964): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7984) " "Verilog HDL assignment warning at walk.mem(7984): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7985) " "Verilog HDL assignment warning at walk.mem(7985): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698609 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7986) " "Verilog HDL assignment warning at walk.mem(7986): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7987) " "Verilog HDL assignment warning at walk.mem(7987): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7988) " "Verilog HDL assignment warning at walk.mem(7988): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7989) " "Verilog HDL assignment warning at walk.mem(7989): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7990) " "Verilog HDL assignment warning at walk.mem(7990): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7991) " "Verilog HDL assignment warning at walk.mem(7991): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7992) " "Verilog HDL assignment warning at walk.mem(7992): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7993) " "Verilog HDL assignment warning at walk.mem(7993): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7994) " "Verilog HDL assignment warning at walk.mem(7994): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7995) " "Verilog HDL assignment warning at walk.mem(7995): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(7996) " "Verilog HDL assignment warning at walk.mem(7996): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 7996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8014) " "Verilog HDL assignment warning at walk.mem(8014): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8017) " "Verilog HDL assignment warning at walk.mem(8017): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8018) " "Verilog HDL assignment warning at walk.mem(8018): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8019) " "Verilog HDL assignment warning at walk.mem(8019): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8020) " "Verilog HDL assignment warning at walk.mem(8020): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8021) " "Verilog HDL assignment warning at walk.mem(8021): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8022) " "Verilog HDL assignment warning at walk.mem(8022): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8023) " "Verilog HDL assignment warning at walk.mem(8023): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8024) " "Verilog HDL assignment warning at walk.mem(8024): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8025) " "Verilog HDL assignment warning at walk.mem(8025): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8026) " "Verilog HDL assignment warning at walk.mem(8026): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8027) " "Verilog HDL assignment warning at walk.mem(8027): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8028) " "Verilog HDL assignment warning at walk.mem(8028): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8046) " "Verilog HDL assignment warning at walk.mem(8046): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8047) " "Verilog HDL assignment warning at walk.mem(8047): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8048) " "Verilog HDL assignment warning at walk.mem(8048): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8050) " "Verilog HDL assignment warning at walk.mem(8050): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8051) " "Verilog HDL assignment warning at walk.mem(8051): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8052) " "Verilog HDL assignment warning at walk.mem(8052): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8053) " "Verilog HDL assignment warning at walk.mem(8053): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8054) " "Verilog HDL assignment warning at walk.mem(8054): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8055) " "Verilog HDL assignment warning at walk.mem(8055): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8056) " "Verilog HDL assignment warning at walk.mem(8056): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8057) " "Verilog HDL assignment warning at walk.mem(8057): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8058) " "Verilog HDL assignment warning at walk.mem(8058): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8059) " "Verilog HDL assignment warning at walk.mem(8059): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8060) " "Verilog HDL assignment warning at walk.mem(8060): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8061) " "Verilog HDL assignment warning at walk.mem(8061): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8080) " "Verilog HDL assignment warning at walk.mem(8080): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8081) " "Verilog HDL assignment warning at walk.mem(8081): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8082) " "Verilog HDL assignment warning at walk.mem(8082): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698610 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8083) " "Verilog HDL assignment warning at walk.mem(8083): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8084) " "Verilog HDL assignment warning at walk.mem(8084): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8085) " "Verilog HDL assignment warning at walk.mem(8085): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8086) " "Verilog HDL assignment warning at walk.mem(8086): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8087) " "Verilog HDL assignment warning at walk.mem(8087): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8088) " "Verilog HDL assignment warning at walk.mem(8088): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8089) " "Verilog HDL assignment warning at walk.mem(8089): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8090) " "Verilog HDL assignment warning at walk.mem(8090): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8091) " "Verilog HDL assignment warning at walk.mem(8091): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8092) " "Verilog HDL assignment warning at walk.mem(8092): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8108) " "Verilog HDL assignment warning at walk.mem(8108): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8109) " "Verilog HDL assignment warning at walk.mem(8109): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8110) " "Verilog HDL assignment warning at walk.mem(8110): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8111) " "Verilog HDL assignment warning at walk.mem(8111): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8113) " "Verilog HDL assignment warning at walk.mem(8113): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8114) " "Verilog HDL assignment warning at walk.mem(8114): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8115) " "Verilog HDL assignment warning at walk.mem(8115): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8116) " "Verilog HDL assignment warning at walk.mem(8116): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8117) " "Verilog HDL assignment warning at walk.mem(8117): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8118) " "Verilog HDL assignment warning at walk.mem(8118): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8119) " "Verilog HDL assignment warning at walk.mem(8119): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8120) " "Verilog HDL assignment warning at walk.mem(8120): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8121) " "Verilog HDL assignment warning at walk.mem(8121): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8122) " "Verilog HDL assignment warning at walk.mem(8122): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8123) " "Verilog HDL assignment warning at walk.mem(8123): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8124) " "Verilog HDL assignment warning at walk.mem(8124): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8178) " "Verilog HDL assignment warning at walk.mem(8178): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8183) " "Verilog HDL assignment warning at walk.mem(8183): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8207) " "Verilog HDL assignment warning at walk.mem(8207): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8208) " "Verilog HDL assignment warning at walk.mem(8208): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8209) " "Verilog HDL assignment warning at walk.mem(8209): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8210) " "Verilog HDL assignment warning at walk.mem(8210): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8211) " "Verilog HDL assignment warning at walk.mem(8211): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8212) " "Verilog HDL assignment warning at walk.mem(8212): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8213) " "Verilog HDL assignment warning at walk.mem(8213): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8214) " "Verilog HDL assignment warning at walk.mem(8214): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8215) " "Verilog HDL assignment warning at walk.mem(8215): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8216) " "Verilog HDL assignment warning at walk.mem(8216): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8217) " "Verilog HDL assignment warning at walk.mem(8217): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698611 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8218) " "Verilog HDL assignment warning at walk.mem(8218): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8219) " "Verilog HDL assignment warning at walk.mem(8219): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8220) " "Verilog HDL assignment warning at walk.mem(8220): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8239) " "Verilog HDL assignment warning at walk.mem(8239): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8240) " "Verilog HDL assignment warning at walk.mem(8240): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8241) " "Verilog HDL assignment warning at walk.mem(8241): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8242) " "Verilog HDL assignment warning at walk.mem(8242): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8243) " "Verilog HDL assignment warning at walk.mem(8243): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8244) " "Verilog HDL assignment warning at walk.mem(8244): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8245) " "Verilog HDL assignment warning at walk.mem(8245): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8246) " "Verilog HDL assignment warning at walk.mem(8246): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8247) " "Verilog HDL assignment warning at walk.mem(8247): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8248) " "Verilog HDL assignment warning at walk.mem(8248): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8249) " "Verilog HDL assignment warning at walk.mem(8249): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8250) " "Verilog HDL assignment warning at walk.mem(8250): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8251) " "Verilog HDL assignment warning at walk.mem(8251): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8271) " "Verilog HDL assignment warning at walk.mem(8271): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8272) " "Verilog HDL assignment warning at walk.mem(8272): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8273) " "Verilog HDL assignment warning at walk.mem(8273): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8274) " "Verilog HDL assignment warning at walk.mem(8274): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8275) " "Verilog HDL assignment warning at walk.mem(8275): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8276) " "Verilog HDL assignment warning at walk.mem(8276): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8277) " "Verilog HDL assignment warning at walk.mem(8277): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8278) " "Verilog HDL assignment warning at walk.mem(8278): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8279) " "Verilog HDL assignment warning at walk.mem(8279): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8280) " "Verilog HDL assignment warning at walk.mem(8280): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8281) " "Verilog HDL assignment warning at walk.mem(8281): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8282) " "Verilog HDL assignment warning at walk.mem(8282): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8283) " "Verilog HDL assignment warning at walk.mem(8283): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8284) " "Verilog HDL assignment warning at walk.mem(8284): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8304) " "Verilog HDL assignment warning at walk.mem(8304): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8305) " "Verilog HDL assignment warning at walk.mem(8305): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8306) " "Verilog HDL assignment warning at walk.mem(8306): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8307) " "Verilog HDL assignment warning at walk.mem(8307): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8308) " "Verilog HDL assignment warning at walk.mem(8308): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8309) " "Verilog HDL assignment warning at walk.mem(8309): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8310) " "Verilog HDL assignment warning at walk.mem(8310): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8311) " "Verilog HDL assignment warning at walk.mem(8311): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8312) " "Verilog HDL assignment warning at walk.mem(8312): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8313) " "Verilog HDL assignment warning at walk.mem(8313): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8314) " "Verilog HDL assignment warning at walk.mem(8314): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8315) " "Verilog HDL assignment warning at walk.mem(8315): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698612 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8316) " "Verilog HDL assignment warning at walk.mem(8316): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8317) " "Verilog HDL assignment warning at walk.mem(8317): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8335) " "Verilog HDL assignment warning at walk.mem(8335): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8336) " "Verilog HDL assignment warning at walk.mem(8336): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8337) " "Verilog HDL assignment warning at walk.mem(8337): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8338) " "Verilog HDL assignment warning at walk.mem(8338): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8339) " "Verilog HDL assignment warning at walk.mem(8339): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8340) " "Verilog HDL assignment warning at walk.mem(8340): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8341) " "Verilog HDL assignment warning at walk.mem(8341): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8342) " "Verilog HDL assignment warning at walk.mem(8342): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8343) " "Verilog HDL assignment warning at walk.mem(8343): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8344) " "Verilog HDL assignment warning at walk.mem(8344): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8345) " "Verilog HDL assignment warning at walk.mem(8345): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8346) " "Verilog HDL assignment warning at walk.mem(8346): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8347) " "Verilog HDL assignment warning at walk.mem(8347): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8366) " "Verilog HDL assignment warning at walk.mem(8366): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8369) " "Verilog HDL assignment warning at walk.mem(8369): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8370) " "Verilog HDL assignment warning at walk.mem(8370): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8371) " "Verilog HDL assignment warning at walk.mem(8371): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8372) " "Verilog HDL assignment warning at walk.mem(8372): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8373) " "Verilog HDL assignment warning at walk.mem(8373): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8374) " "Verilog HDL assignment warning at walk.mem(8374): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8375) " "Verilog HDL assignment warning at walk.mem(8375): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8376) " "Verilog HDL assignment warning at walk.mem(8376): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8377) " "Verilog HDL assignment warning at walk.mem(8377): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8378) " "Verilog HDL assignment warning at walk.mem(8378): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8379) " "Verilog HDL assignment warning at walk.mem(8379): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8380) " "Verilog HDL assignment warning at walk.mem(8380): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8393) " "Verilog HDL assignment warning at walk.mem(8393): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8417) " "Verilog HDL assignment warning at walk.mem(8417): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8418) " "Verilog HDL assignment warning at walk.mem(8418): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8419) " "Verilog HDL assignment warning at walk.mem(8419): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8420) " "Verilog HDL assignment warning at walk.mem(8420): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8421) " "Verilog HDL assignment warning at walk.mem(8421): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698613 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8422) " "Verilog HDL assignment warning at walk.mem(8422): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8423) " "Verilog HDL assignment warning at walk.mem(8423): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8424) " "Verilog HDL assignment warning at walk.mem(8424): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8425) " "Verilog HDL assignment warning at walk.mem(8425): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8426) " "Verilog HDL assignment warning at walk.mem(8426): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8427) " "Verilog HDL assignment warning at walk.mem(8427): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8428) " "Verilog HDL assignment warning at walk.mem(8428): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8429) " "Verilog HDL assignment warning at walk.mem(8429): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8430) " "Verilog HDL assignment warning at walk.mem(8430): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8431) " "Verilog HDL assignment warning at walk.mem(8431): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8432) " "Verilog HDL assignment warning at walk.mem(8432): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8433) " "Verilog HDL assignment warning at walk.mem(8433): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8434) " "Verilog HDL assignment warning at walk.mem(8434): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8435) " "Verilog HDL assignment warning at walk.mem(8435): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8436) " "Verilog HDL assignment warning at walk.mem(8436): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8437) " "Verilog HDL assignment warning at walk.mem(8437): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8438) " "Verilog HDL assignment warning at walk.mem(8438): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8439) " "Verilog HDL assignment warning at walk.mem(8439): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8440) " "Verilog HDL assignment warning at walk.mem(8440): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8441) " "Verilog HDL assignment warning at walk.mem(8441): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8442) " "Verilog HDL assignment warning at walk.mem(8442): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8443) " "Verilog HDL assignment warning at walk.mem(8443): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8444) " "Verilog HDL assignment warning at walk.mem(8444): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8445) " "Verilog HDL assignment warning at walk.mem(8445): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8446) " "Verilog HDL assignment warning at walk.mem(8446): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8447) " "Verilog HDL assignment warning at walk.mem(8447): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8448) " "Verilog HDL assignment warning at walk.mem(8448): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8463) " "Verilog HDL assignment warning at walk.mem(8463): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8464) " "Verilog HDL assignment warning at walk.mem(8464): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8465) " "Verilog HDL assignment warning at walk.mem(8465): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8466) " "Verilog HDL assignment warning at walk.mem(8466): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8467) " "Verilog HDL assignment warning at walk.mem(8467): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8468) " "Verilog HDL assignment warning at walk.mem(8468): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8469) " "Verilog HDL assignment warning at walk.mem(8469): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8470) " "Verilog HDL assignment warning at walk.mem(8470): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8471) " "Verilog HDL assignment warning at walk.mem(8471): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8472) " "Verilog HDL assignment warning at walk.mem(8472): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8473) " "Verilog HDL assignment warning at walk.mem(8473): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8474) " "Verilog HDL assignment warning at walk.mem(8474): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8475) " "Verilog HDL assignment warning at walk.mem(8475): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8495) " "Verilog HDL assignment warning at walk.mem(8495): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8496) " "Verilog HDL assignment warning at walk.mem(8496): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8497) " "Verilog HDL assignment warning at walk.mem(8497): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8498) " "Verilog HDL assignment warning at walk.mem(8498): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8499) " "Verilog HDL assignment warning at walk.mem(8499): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8500) " "Verilog HDL assignment warning at walk.mem(8500): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8501) " "Verilog HDL assignment warning at walk.mem(8501): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8502) " "Verilog HDL assignment warning at walk.mem(8502): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8503) " "Verilog HDL assignment warning at walk.mem(8503): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8504) " "Verilog HDL assignment warning at walk.mem(8504): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8505) " "Verilog HDL assignment warning at walk.mem(8505): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8506) " "Verilog HDL assignment warning at walk.mem(8506): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8507) " "Verilog HDL assignment warning at walk.mem(8507): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8527) " "Verilog HDL assignment warning at walk.mem(8527): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8528) " "Verilog HDL assignment warning at walk.mem(8528): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698614 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8529) " "Verilog HDL assignment warning at walk.mem(8529): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8530) " "Verilog HDL assignment warning at walk.mem(8530): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8531) " "Verilog HDL assignment warning at walk.mem(8531): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8532) " "Verilog HDL assignment warning at walk.mem(8532): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8533) " "Verilog HDL assignment warning at walk.mem(8533): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8534) " "Verilog HDL assignment warning at walk.mem(8534): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8535) " "Verilog HDL assignment warning at walk.mem(8535): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8536) " "Verilog HDL assignment warning at walk.mem(8536): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8537) " "Verilog HDL assignment warning at walk.mem(8537): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8538) " "Verilog HDL assignment warning at walk.mem(8538): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8539) " "Verilog HDL assignment warning at walk.mem(8539): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8560) " "Verilog HDL assignment warning at walk.mem(8560): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8561) " "Verilog HDL assignment warning at walk.mem(8561): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8562) " "Verilog HDL assignment warning at walk.mem(8562): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8563) " "Verilog HDL assignment warning at walk.mem(8563): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8564) " "Verilog HDL assignment warning at walk.mem(8564): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8565) " "Verilog HDL assignment warning at walk.mem(8565): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8566) " "Verilog HDL assignment warning at walk.mem(8566): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8567) " "Verilog HDL assignment warning at walk.mem(8567): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8568) " "Verilog HDL assignment warning at walk.mem(8568): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8569) " "Verilog HDL assignment warning at walk.mem(8569): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8570) " "Verilog HDL assignment warning at walk.mem(8570): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8571) " "Verilog HDL assignment warning at walk.mem(8571): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8572) " "Verilog HDL assignment warning at walk.mem(8572): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8591) " "Verilog HDL assignment warning at walk.mem(8591): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8592) " "Verilog HDL assignment warning at walk.mem(8592): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8593) " "Verilog HDL assignment warning at walk.mem(8593): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8594) " "Verilog HDL assignment warning at walk.mem(8594): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8595) " "Verilog HDL assignment warning at walk.mem(8595): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8596) " "Verilog HDL assignment warning at walk.mem(8596): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8597) " "Verilog HDL assignment warning at walk.mem(8597): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8598) " "Verilog HDL assignment warning at walk.mem(8598): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8599) " "Verilog HDL assignment warning at walk.mem(8599): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8600) " "Verilog HDL assignment warning at walk.mem(8600): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8601) " "Verilog HDL assignment warning at walk.mem(8601): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8602) " "Verilog HDL assignment warning at walk.mem(8602): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8603) " "Verilog HDL assignment warning at walk.mem(8603): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8623) " "Verilog HDL assignment warning at walk.mem(8623): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8624) " "Verilog HDL assignment warning at walk.mem(8624): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8625) " "Verilog HDL assignment warning at walk.mem(8625): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8626) " "Verilog HDL assignment warning at walk.mem(8626): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8627) " "Verilog HDL assignment warning at walk.mem(8627): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8628) " "Verilog HDL assignment warning at walk.mem(8628): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8629) " "Verilog HDL assignment warning at walk.mem(8629): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8630) " "Verilog HDL assignment warning at walk.mem(8630): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8631) " "Verilog HDL assignment warning at walk.mem(8631): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8632) " "Verilog HDL assignment warning at walk.mem(8632): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698616 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8633) " "Verilog HDL assignment warning at walk.mem(8633): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8634) " "Verilog HDL assignment warning at walk.mem(8634): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8635) " "Verilog HDL assignment warning at walk.mem(8635): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8636) " "Verilog HDL assignment warning at walk.mem(8636): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8649) " "Verilog HDL assignment warning at walk.mem(8649): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8650) " "Verilog HDL assignment warning at walk.mem(8650): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8656) " "Verilog HDL assignment warning at walk.mem(8656): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8659) " "Verilog HDL assignment warning at walk.mem(8659): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8661) " "Verilog HDL assignment warning at walk.mem(8661): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8663) " "Verilog HDL assignment warning at walk.mem(8663): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8664) " "Verilog HDL assignment warning at walk.mem(8664): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8665) " "Verilog HDL assignment warning at walk.mem(8665): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8673) " "Verilog HDL assignment warning at walk.mem(8673): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8674) " "Verilog HDL assignment warning at walk.mem(8674): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8675) " "Verilog HDL assignment warning at walk.mem(8675): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8676) " "Verilog HDL assignment warning at walk.mem(8676): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8677) " "Verilog HDL assignment warning at walk.mem(8677): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8678) " "Verilog HDL assignment warning at walk.mem(8678): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8679) " "Verilog HDL assignment warning at walk.mem(8679): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8680) " "Verilog HDL assignment warning at walk.mem(8680): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8681) " "Verilog HDL assignment warning at walk.mem(8681): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8682) " "Verilog HDL assignment warning at walk.mem(8682): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8683) " "Verilog HDL assignment warning at walk.mem(8683): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8684) " "Verilog HDL assignment warning at walk.mem(8684): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8685) " "Verilog HDL assignment warning at walk.mem(8685): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8686) " "Verilog HDL assignment warning at walk.mem(8686): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8687) " "Verilog HDL assignment warning at walk.mem(8687): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8688) " "Verilog HDL assignment warning at walk.mem(8688): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8689) " "Verilog HDL assignment warning at walk.mem(8689): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8690) " "Verilog HDL assignment warning at walk.mem(8690): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8691) " "Verilog HDL assignment warning at walk.mem(8691): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8692) " "Verilog HDL assignment warning at walk.mem(8692): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8693) " "Verilog HDL assignment warning at walk.mem(8693): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8694) " "Verilog HDL assignment warning at walk.mem(8694): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8695) " "Verilog HDL assignment warning at walk.mem(8695): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8696) " "Verilog HDL assignment warning at walk.mem(8696): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8697) " "Verilog HDL assignment warning at walk.mem(8697): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8698) " "Verilog HDL assignment warning at walk.mem(8698): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8699) " "Verilog HDL assignment warning at walk.mem(8699): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8700) " "Verilog HDL assignment warning at walk.mem(8700): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8701) " "Verilog HDL assignment warning at walk.mem(8701): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8702) " "Verilog HDL assignment warning at walk.mem(8702): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698617 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8703) " "Verilog HDL assignment warning at walk.mem(8703): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8704) " "Verilog HDL assignment warning at walk.mem(8704): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8719) " "Verilog HDL assignment warning at walk.mem(8719): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8720) " "Verilog HDL assignment warning at walk.mem(8720): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8721) " "Verilog HDL assignment warning at walk.mem(8721): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8722) " "Verilog HDL assignment warning at walk.mem(8722): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8723) " "Verilog HDL assignment warning at walk.mem(8723): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8724) " "Verilog HDL assignment warning at walk.mem(8724): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8725) " "Verilog HDL assignment warning at walk.mem(8725): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8726) " "Verilog HDL assignment warning at walk.mem(8726): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8727) " "Verilog HDL assignment warning at walk.mem(8727): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8728) " "Verilog HDL assignment warning at walk.mem(8728): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8729) " "Verilog HDL assignment warning at walk.mem(8729): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8730) " "Verilog HDL assignment warning at walk.mem(8730): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8751) " "Verilog HDL assignment warning at walk.mem(8751): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8752) " "Verilog HDL assignment warning at walk.mem(8752): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8753) " "Verilog HDL assignment warning at walk.mem(8753): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8754) " "Verilog HDL assignment warning at walk.mem(8754): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8755) " "Verilog HDL assignment warning at walk.mem(8755): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8756) " "Verilog HDL assignment warning at walk.mem(8756): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8757) " "Verilog HDL assignment warning at walk.mem(8757): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8758) " "Verilog HDL assignment warning at walk.mem(8758): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8759) " "Verilog HDL assignment warning at walk.mem(8759): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8760) " "Verilog HDL assignment warning at walk.mem(8760): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8761) " "Verilog HDL assignment warning at walk.mem(8761): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8783) " "Verilog HDL assignment warning at walk.mem(8783): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8784) " "Verilog HDL assignment warning at walk.mem(8784): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8785) " "Verilog HDL assignment warning at walk.mem(8785): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8786) " "Verilog HDL assignment warning at walk.mem(8786): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8787) " "Verilog HDL assignment warning at walk.mem(8787): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8788) " "Verilog HDL assignment warning at walk.mem(8788): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8789) " "Verilog HDL assignment warning at walk.mem(8789): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8790) " "Verilog HDL assignment warning at walk.mem(8790): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8791) " "Verilog HDL assignment warning at walk.mem(8791): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8792) " "Verilog HDL assignment warning at walk.mem(8792): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8793) " "Verilog HDL assignment warning at walk.mem(8793): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8794) " "Verilog HDL assignment warning at walk.mem(8794): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8816) " "Verilog HDL assignment warning at walk.mem(8816): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8817) " "Verilog HDL assignment warning at walk.mem(8817): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8818) " "Verilog HDL assignment warning at walk.mem(8818): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8819) " "Verilog HDL assignment warning at walk.mem(8819): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698618 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8820) " "Verilog HDL assignment warning at walk.mem(8820): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8821) " "Verilog HDL assignment warning at walk.mem(8821): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8822) " "Verilog HDL assignment warning at walk.mem(8822): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8823) " "Verilog HDL assignment warning at walk.mem(8823): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8824) " "Verilog HDL assignment warning at walk.mem(8824): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8825) " "Verilog HDL assignment warning at walk.mem(8825): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8826) " "Verilog HDL assignment warning at walk.mem(8826): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8827) " "Verilog HDL assignment warning at walk.mem(8827): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8847) " "Verilog HDL assignment warning at walk.mem(8847): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8848) " "Verilog HDL assignment warning at walk.mem(8848): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8849) " "Verilog HDL assignment warning at walk.mem(8849): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8850) " "Verilog HDL assignment warning at walk.mem(8850): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8851) " "Verilog HDL assignment warning at walk.mem(8851): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8852) " "Verilog HDL assignment warning at walk.mem(8852): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8853) " "Verilog HDL assignment warning at walk.mem(8853): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8854) " "Verilog HDL assignment warning at walk.mem(8854): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8855) " "Verilog HDL assignment warning at walk.mem(8855): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8856) " "Verilog HDL assignment warning at walk.mem(8856): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8857) " "Verilog HDL assignment warning at walk.mem(8857): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8879) " "Verilog HDL assignment warning at walk.mem(8879): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8880) " "Verilog HDL assignment warning at walk.mem(8880): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8881) " "Verilog HDL assignment warning at walk.mem(8881): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8882) " "Verilog HDL assignment warning at walk.mem(8882): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8883) " "Verilog HDL assignment warning at walk.mem(8883): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8884) " "Verilog HDL assignment warning at walk.mem(8884): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8885) " "Verilog HDL assignment warning at walk.mem(8885): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8886) " "Verilog HDL assignment warning at walk.mem(8886): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8887) " "Verilog HDL assignment warning at walk.mem(8887): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8888) " "Verilog HDL assignment warning at walk.mem(8888): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8889) " "Verilog HDL assignment warning at walk.mem(8889): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8890) " "Verilog HDL assignment warning at walk.mem(8890): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8891) " "Verilog HDL assignment warning at walk.mem(8891): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8902) " "Verilog HDL assignment warning at walk.mem(8902): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8904) " "Verilog HDL assignment warning at walk.mem(8904): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8906) " "Verilog HDL assignment warning at walk.mem(8906): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8907) " "Verilog HDL assignment warning at walk.mem(8907): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8910) " "Verilog HDL assignment warning at walk.mem(8910): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8911) " "Verilog HDL assignment warning at walk.mem(8911): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698619 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8913) " "Verilog HDL assignment warning at walk.mem(8913): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8914) " "Verilog HDL assignment warning at walk.mem(8914): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8915) " "Verilog HDL assignment warning at walk.mem(8915): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8916) " "Verilog HDL assignment warning at walk.mem(8916): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8917) " "Verilog HDL assignment warning at walk.mem(8917): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8918) " "Verilog HDL assignment warning at walk.mem(8918): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8920) " "Verilog HDL assignment warning at walk.mem(8920): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8921) " "Verilog HDL assignment warning at walk.mem(8921): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8922) " "Verilog HDL assignment warning at walk.mem(8922): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8924) " "Verilog HDL assignment warning at walk.mem(8924): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8929) " "Verilog HDL assignment warning at walk.mem(8929): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8930) " "Verilog HDL assignment warning at walk.mem(8930): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8931) " "Verilog HDL assignment warning at walk.mem(8931): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8932) " "Verilog HDL assignment warning at walk.mem(8932): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8933) " "Verilog HDL assignment warning at walk.mem(8933): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8934) " "Verilog HDL assignment warning at walk.mem(8934): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8935) " "Verilog HDL assignment warning at walk.mem(8935): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8936) " "Verilog HDL assignment warning at walk.mem(8936): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8937) " "Verilog HDL assignment warning at walk.mem(8937): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8938) " "Verilog HDL assignment warning at walk.mem(8938): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8939) " "Verilog HDL assignment warning at walk.mem(8939): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8940) " "Verilog HDL assignment warning at walk.mem(8940): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8941) " "Verilog HDL assignment warning at walk.mem(8941): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8942) " "Verilog HDL assignment warning at walk.mem(8942): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8943) " "Verilog HDL assignment warning at walk.mem(8943): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8944) " "Verilog HDL assignment warning at walk.mem(8944): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8945) " "Verilog HDL assignment warning at walk.mem(8945): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8946) " "Verilog HDL assignment warning at walk.mem(8946): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8947) " "Verilog HDL assignment warning at walk.mem(8947): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8948) " "Verilog HDL assignment warning at walk.mem(8948): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8949) " "Verilog HDL assignment warning at walk.mem(8949): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8950) " "Verilog HDL assignment warning at walk.mem(8950): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8951) " "Verilog HDL assignment warning at walk.mem(8951): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8952) " "Verilog HDL assignment warning at walk.mem(8952): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8953) " "Verilog HDL assignment warning at walk.mem(8953): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8954) " "Verilog HDL assignment warning at walk.mem(8954): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8955) " "Verilog HDL assignment warning at walk.mem(8955): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8956) " "Verilog HDL assignment warning at walk.mem(8956): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8957) " "Verilog HDL assignment warning at walk.mem(8957): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8958) " "Verilog HDL assignment warning at walk.mem(8958): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8959) " "Verilog HDL assignment warning at walk.mem(8959): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8960) " "Verilog HDL assignment warning at walk.mem(8960): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698620 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8975) " "Verilog HDL assignment warning at walk.mem(8975): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8976) " "Verilog HDL assignment warning at walk.mem(8976): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8977) " "Verilog HDL assignment warning at walk.mem(8977): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8978) " "Verilog HDL assignment warning at walk.mem(8978): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8981) " "Verilog HDL assignment warning at walk.mem(8981): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8982) " "Verilog HDL assignment warning at walk.mem(8982): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8983) " "Verilog HDL assignment warning at walk.mem(8983): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(8984) " "Verilog HDL assignment warning at walk.mem(8984): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 8984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9006) " "Verilog HDL assignment warning at walk.mem(9006): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9007) " "Verilog HDL assignment warning at walk.mem(9007): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9008) " "Verilog HDL assignment warning at walk.mem(9008): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9009) " "Verilog HDL assignment warning at walk.mem(9009): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9010) " "Verilog HDL assignment warning at walk.mem(9010): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9039) " "Verilog HDL assignment warning at walk.mem(9039): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9040) " "Verilog HDL assignment warning at walk.mem(9040): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9041) " "Verilog HDL assignment warning at walk.mem(9041): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9042) " "Verilog HDL assignment warning at walk.mem(9042): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9043) " "Verilog HDL assignment warning at walk.mem(9043): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9046) " "Verilog HDL assignment warning at walk.mem(9046): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9047) " "Verilog HDL assignment warning at walk.mem(9047): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9048) " "Verilog HDL assignment warning at walk.mem(9048): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9072) " "Verilog HDL assignment warning at walk.mem(9072): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9073) " "Verilog HDL assignment warning at walk.mem(9073): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9074) " "Verilog HDL assignment warning at walk.mem(9074): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9075) " "Verilog HDL assignment warning at walk.mem(9075): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9078) " "Verilog HDL assignment warning at walk.mem(9078): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9079) " "Verilog HDL assignment warning at walk.mem(9079): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9080) " "Verilog HDL assignment warning at walk.mem(9080): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9081) " "Verilog HDL assignment warning at walk.mem(9081): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9102) " "Verilog HDL assignment warning at walk.mem(9102): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9103) " "Verilog HDL assignment warning at walk.mem(9103): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9104) " "Verilog HDL assignment warning at walk.mem(9104): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9105) " "Verilog HDL assignment warning at walk.mem(9105): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9106) " "Verilog HDL assignment warning at walk.mem(9106): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9135) " "Verilog HDL assignment warning at walk.mem(9135): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9136) " "Verilog HDL assignment warning at walk.mem(9136): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9137) " "Verilog HDL assignment warning at walk.mem(9137): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9138) " "Verilog HDL assignment warning at walk.mem(9138): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9139) " "Verilog HDL assignment warning at walk.mem(9139): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9140) " "Verilog HDL assignment warning at walk.mem(9140): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698621 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9141) " "Verilog HDL assignment warning at walk.mem(9141): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9142) " "Verilog HDL assignment warning at walk.mem(9142): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9143) " "Verilog HDL assignment warning at walk.mem(9143): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9144) " "Verilog HDL assignment warning at walk.mem(9144): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9145) " "Verilog HDL assignment warning at walk.mem(9145): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9146) " "Verilog HDL assignment warning at walk.mem(9146): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9160) " "Verilog HDL assignment warning at walk.mem(9160): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9161) " "Verilog HDL assignment warning at walk.mem(9161): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9162) " "Verilog HDL assignment warning at walk.mem(9162): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9163) " "Verilog HDL assignment warning at walk.mem(9163): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9167) " "Verilog HDL assignment warning at walk.mem(9167): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9168) " "Verilog HDL assignment warning at walk.mem(9168): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9169) " "Verilog HDL assignment warning at walk.mem(9169): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9172) " "Verilog HDL assignment warning at walk.mem(9172): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9173) " "Verilog HDL assignment warning at walk.mem(9173): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9174) " "Verilog HDL assignment warning at walk.mem(9174): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9175) " "Verilog HDL assignment warning at walk.mem(9175): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9176) " "Verilog HDL assignment warning at walk.mem(9176): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9177) " "Verilog HDL assignment warning at walk.mem(9177): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9179) " "Verilog HDL assignment warning at walk.mem(9179): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9181) " "Verilog HDL assignment warning at walk.mem(9181): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9185) " "Verilog HDL assignment warning at walk.mem(9185): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9186) " "Verilog HDL assignment warning at walk.mem(9186): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9187) " "Verilog HDL assignment warning at walk.mem(9187): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9188) " "Verilog HDL assignment warning at walk.mem(9188): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9189) " "Verilog HDL assignment warning at walk.mem(9189): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9190) " "Verilog HDL assignment warning at walk.mem(9190): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9191) " "Verilog HDL assignment warning at walk.mem(9191): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9192) " "Verilog HDL assignment warning at walk.mem(9192): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9193) " "Verilog HDL assignment warning at walk.mem(9193): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9194) " "Verilog HDL assignment warning at walk.mem(9194): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9195) " "Verilog HDL assignment warning at walk.mem(9195): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9196) " "Verilog HDL assignment warning at walk.mem(9196): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9197) " "Verilog HDL assignment warning at walk.mem(9197): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9198) " "Verilog HDL assignment warning at walk.mem(9198): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9199) " "Verilog HDL assignment warning at walk.mem(9199): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9200) " "Verilog HDL assignment warning at walk.mem(9200): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9201) " "Verilog HDL assignment warning at walk.mem(9201): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9202) " "Verilog HDL assignment warning at walk.mem(9202): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9203) " "Verilog HDL assignment warning at walk.mem(9203): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9204) " "Verilog HDL assignment warning at walk.mem(9204): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9205) " "Verilog HDL assignment warning at walk.mem(9205): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9206) " "Verilog HDL assignment warning at walk.mem(9206): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698622 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9207) " "Verilog HDL assignment warning at walk.mem(9207): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9208) " "Verilog HDL assignment warning at walk.mem(9208): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9209) " "Verilog HDL assignment warning at walk.mem(9209): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9210) " "Verilog HDL assignment warning at walk.mem(9210): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9211) " "Verilog HDL assignment warning at walk.mem(9211): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9212) " "Verilog HDL assignment warning at walk.mem(9212): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9213) " "Verilog HDL assignment warning at walk.mem(9213): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9214) " "Verilog HDL assignment warning at walk.mem(9214): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9215) " "Verilog HDL assignment warning at walk.mem(9215): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9216) " "Verilog HDL assignment warning at walk.mem(9216): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9230) " "Verilog HDL assignment warning at walk.mem(9230): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9231) " "Verilog HDL assignment warning at walk.mem(9231): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9232) " "Verilog HDL assignment warning at walk.mem(9232): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9233) " "Verilog HDL assignment warning at walk.mem(9233): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9234) " "Verilog HDL assignment warning at walk.mem(9234): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9262) " "Verilog HDL assignment warning at walk.mem(9262): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9263) " "Verilog HDL assignment warning at walk.mem(9263): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9264) " "Verilog HDL assignment warning at walk.mem(9264): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9265) " "Verilog HDL assignment warning at walk.mem(9265): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9266) " "Verilog HDL assignment warning at walk.mem(9266): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9267) " "Verilog HDL assignment warning at walk.mem(9267): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9294) " "Verilog HDL assignment warning at walk.mem(9294): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9295) " "Verilog HDL assignment warning at walk.mem(9295): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9296) " "Verilog HDL assignment warning at walk.mem(9296): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9297) " "Verilog HDL assignment warning at walk.mem(9297): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9298) " "Verilog HDL assignment warning at walk.mem(9298): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9327) " "Verilog HDL assignment warning at walk.mem(9327): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9328) " "Verilog HDL assignment warning at walk.mem(9328): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9329) " "Verilog HDL assignment warning at walk.mem(9329): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9330) " "Verilog HDL assignment warning at walk.mem(9330): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9331) " "Verilog HDL assignment warning at walk.mem(9331): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9358) " "Verilog HDL assignment warning at walk.mem(9358): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9359) " "Verilog HDL assignment warning at walk.mem(9359): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9360) " "Verilog HDL assignment warning at walk.mem(9360): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9361) " "Verilog HDL assignment warning at walk.mem(9361): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9362) " "Verilog HDL assignment warning at walk.mem(9362): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9363) " "Verilog HDL assignment warning at walk.mem(9363): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9390) " "Verilog HDL assignment warning at walk.mem(9390): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9391) " "Verilog HDL assignment warning at walk.mem(9391): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9392) " "Verilog HDL assignment warning at walk.mem(9392): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9393) " "Verilog HDL assignment warning at walk.mem(9393): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9394) " "Verilog HDL assignment warning at walk.mem(9394): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9397) " "Verilog HDL assignment warning at walk.mem(9397): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9400) " "Verilog HDL assignment warning at walk.mem(9400): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698623 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9411) " "Verilog HDL assignment warning at walk.mem(9411): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9413) " "Verilog HDL assignment warning at walk.mem(9413): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9414) " "Verilog HDL assignment warning at walk.mem(9414): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9416) " "Verilog HDL assignment warning at walk.mem(9416): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9418) " "Verilog HDL assignment warning at walk.mem(9418): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9419) " "Verilog HDL assignment warning at walk.mem(9419): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9420) " "Verilog HDL assignment warning at walk.mem(9420): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9421) " "Verilog HDL assignment warning at walk.mem(9421): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9422) " "Verilog HDL assignment warning at walk.mem(9422): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9423) " "Verilog HDL assignment warning at walk.mem(9423): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9424) " "Verilog HDL assignment warning at walk.mem(9424): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9426) " "Verilog HDL assignment warning at walk.mem(9426): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9427) " "Verilog HDL assignment warning at walk.mem(9427): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9428) " "Verilog HDL assignment warning at walk.mem(9428): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9429) " "Verilog HDL assignment warning at walk.mem(9429): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9431) " "Verilog HDL assignment warning at walk.mem(9431): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9432) " "Verilog HDL assignment warning at walk.mem(9432): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9434) " "Verilog HDL assignment warning at walk.mem(9434): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9436) " "Verilog HDL assignment warning at walk.mem(9436): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9438) " "Verilog HDL assignment warning at walk.mem(9438): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9441) " "Verilog HDL assignment warning at walk.mem(9441): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9442) " "Verilog HDL assignment warning at walk.mem(9442): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9443) " "Verilog HDL assignment warning at walk.mem(9443): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9444) " "Verilog HDL assignment warning at walk.mem(9444): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9445) " "Verilog HDL assignment warning at walk.mem(9445): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9446) " "Verilog HDL assignment warning at walk.mem(9446): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9447) " "Verilog HDL assignment warning at walk.mem(9447): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9448) " "Verilog HDL assignment warning at walk.mem(9448): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9449) " "Verilog HDL assignment warning at walk.mem(9449): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9450) " "Verilog HDL assignment warning at walk.mem(9450): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9451) " "Verilog HDL assignment warning at walk.mem(9451): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9452) " "Verilog HDL assignment warning at walk.mem(9452): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9453) " "Verilog HDL assignment warning at walk.mem(9453): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9454) " "Verilog HDL assignment warning at walk.mem(9454): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9455) " "Verilog HDL assignment warning at walk.mem(9455): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9456) " "Verilog HDL assignment warning at walk.mem(9456): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9457) " "Verilog HDL assignment warning at walk.mem(9457): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9458) " "Verilog HDL assignment warning at walk.mem(9458): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9459) " "Verilog HDL assignment warning at walk.mem(9459): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9460) " "Verilog HDL assignment warning at walk.mem(9460): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9461) " "Verilog HDL assignment warning at walk.mem(9461): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9462) " "Verilog HDL assignment warning at walk.mem(9462): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698624 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9463) " "Verilog HDL assignment warning at walk.mem(9463): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698625 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9464) " "Verilog HDL assignment warning at walk.mem(9464): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698625 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9465) " "Verilog HDL assignment warning at walk.mem(9465): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698625 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9466) " "Verilog HDL assignment warning at walk.mem(9466): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698625 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9467) " "Verilog HDL assignment warning at walk.mem(9467): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698625 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9468) " "Verilog HDL assignment warning at walk.mem(9468): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698625 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9469) " "Verilog HDL assignment warning at walk.mem(9469): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698625 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9470) " "Verilog HDL assignment warning at walk.mem(9470): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698625 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9471) " "Verilog HDL assignment warning at walk.mem(9471): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698625 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9472) " "Verilog HDL assignment warning at walk.mem(9472): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698625 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9486) " "Verilog HDL assignment warning at walk.mem(9486): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698626 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9487) " "Verilog HDL assignment warning at walk.mem(9487): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698626 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9488) " "Verilog HDL assignment warning at walk.mem(9488): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698626 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9489) " "Verilog HDL assignment warning at walk.mem(9489): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698626 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9490) " "Verilog HDL assignment warning at walk.mem(9490): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698626 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9517) " "Verilog HDL assignment warning at walk.mem(9517): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698626 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9518) " "Verilog HDL assignment warning at walk.mem(9518): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698626 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9519) " "Verilog HDL assignment warning at walk.mem(9519): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698626 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9520) " "Verilog HDL assignment warning at walk.mem(9520): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698626 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9521) " "Verilog HDL assignment warning at walk.mem(9521): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698626 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9522) " "Verilog HDL assignment warning at walk.mem(9522): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698626 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9524) " "Verilog HDL assignment warning at walk.mem(9524): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698626 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9550) " "Verilog HDL assignment warning at walk.mem(9550): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698626 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9551) " "Verilog HDL assignment warning at walk.mem(9551): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698626 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9552) " "Verilog HDL assignment warning at walk.mem(9552): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9553) " "Verilog HDL assignment warning at walk.mem(9553): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9554) " "Verilog HDL assignment warning at walk.mem(9554): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9583) " "Verilog HDL assignment warning at walk.mem(9583): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9584) " "Verilog HDL assignment warning at walk.mem(9584): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9585) " "Verilog HDL assignment warning at walk.mem(9585): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9586) " "Verilog HDL assignment warning at walk.mem(9586): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9587) " "Verilog HDL assignment warning at walk.mem(9587): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9614) " "Verilog HDL assignment warning at walk.mem(9614): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9615) " "Verilog HDL assignment warning at walk.mem(9615): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9616) " "Verilog HDL assignment warning at walk.mem(9616): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9617) " "Verilog HDL assignment warning at walk.mem(9617): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9618) " "Verilog HDL assignment warning at walk.mem(9618): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9620) " "Verilog HDL assignment warning at walk.mem(9620): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9646) " "Verilog HDL assignment warning at walk.mem(9646): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9647) " "Verilog HDL assignment warning at walk.mem(9647): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9648) " "Verilog HDL assignment warning at walk.mem(9648): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9649) " "Verilog HDL assignment warning at walk.mem(9649): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9650) " "Verilog HDL assignment warning at walk.mem(9650): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9671) " "Verilog HDL assignment warning at walk.mem(9671): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9673) " "Verilog HDL assignment warning at walk.mem(9673): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698627 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9674) " "Verilog HDL assignment warning at walk.mem(9674): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9676) " "Verilog HDL assignment warning at walk.mem(9676): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9678) " "Verilog HDL assignment warning at walk.mem(9678): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9679) " "Verilog HDL assignment warning at walk.mem(9679): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9680) " "Verilog HDL assignment warning at walk.mem(9680): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9681) " "Verilog HDL assignment warning at walk.mem(9681): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9682) " "Verilog HDL assignment warning at walk.mem(9682): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9683) " "Verilog HDL assignment warning at walk.mem(9683): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9684) " "Verilog HDL assignment warning at walk.mem(9684): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9685) " "Verilog HDL assignment warning at walk.mem(9685): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9686) " "Verilog HDL assignment warning at walk.mem(9686): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9688) " "Verilog HDL assignment warning at walk.mem(9688): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9689) " "Verilog HDL assignment warning at walk.mem(9689): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9690) " "Verilog HDL assignment warning at walk.mem(9690): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9691) " "Verilog HDL assignment warning at walk.mem(9691): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9692) " "Verilog HDL assignment warning at walk.mem(9692): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9693) " "Verilog HDL assignment warning at walk.mem(9693): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9695) " "Verilog HDL assignment warning at walk.mem(9695): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9697) " "Verilog HDL assignment warning at walk.mem(9697): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9698) " "Verilog HDL assignment warning at walk.mem(9698): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9699) " "Verilog HDL assignment warning at walk.mem(9699): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9700) " "Verilog HDL assignment warning at walk.mem(9700): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9701) " "Verilog HDL assignment warning at walk.mem(9701): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9702) " "Verilog HDL assignment warning at walk.mem(9702): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9703) " "Verilog HDL assignment warning at walk.mem(9703): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9704) " "Verilog HDL assignment warning at walk.mem(9704): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9705) " "Verilog HDL assignment warning at walk.mem(9705): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9706) " "Verilog HDL assignment warning at walk.mem(9706): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9707) " "Verilog HDL assignment warning at walk.mem(9707): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9708) " "Verilog HDL assignment warning at walk.mem(9708): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9709) " "Verilog HDL assignment warning at walk.mem(9709): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9710) " "Verilog HDL assignment warning at walk.mem(9710): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9711) " "Verilog HDL assignment warning at walk.mem(9711): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9712) " "Verilog HDL assignment warning at walk.mem(9712): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9713) " "Verilog HDL assignment warning at walk.mem(9713): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9714) " "Verilog HDL assignment warning at walk.mem(9714): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698628 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9715) " "Verilog HDL assignment warning at walk.mem(9715): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9716) " "Verilog HDL assignment warning at walk.mem(9716): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9717) " "Verilog HDL assignment warning at walk.mem(9717): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9718) " "Verilog HDL assignment warning at walk.mem(9718): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9719) " "Verilog HDL assignment warning at walk.mem(9719): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9720) " "Verilog HDL assignment warning at walk.mem(9720): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9721) " "Verilog HDL assignment warning at walk.mem(9721): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9722) " "Verilog HDL assignment warning at walk.mem(9722): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9723) " "Verilog HDL assignment warning at walk.mem(9723): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9724) " "Verilog HDL assignment warning at walk.mem(9724): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9725) " "Verilog HDL assignment warning at walk.mem(9725): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9726) " "Verilog HDL assignment warning at walk.mem(9726): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9727) " "Verilog HDL assignment warning at walk.mem(9727): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9728) " "Verilog HDL assignment warning at walk.mem(9728): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9742) " "Verilog HDL assignment warning at walk.mem(9742): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9743) " "Verilog HDL assignment warning at walk.mem(9743): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9744) " "Verilog HDL assignment warning at walk.mem(9744): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9745) " "Verilog HDL assignment warning at walk.mem(9745): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9746) " "Verilog HDL assignment warning at walk.mem(9746): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9748) " "Verilog HDL assignment warning at walk.mem(9748): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9773) " "Verilog HDL assignment warning at walk.mem(9773): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9774) " "Verilog HDL assignment warning at walk.mem(9774): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9775) " "Verilog HDL assignment warning at walk.mem(9775): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9776) " "Verilog HDL assignment warning at walk.mem(9776): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9777) " "Verilog HDL assignment warning at walk.mem(9777): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9778) " "Verilog HDL assignment warning at walk.mem(9778): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9779) " "Verilog HDL assignment warning at walk.mem(9779): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9780) " "Verilog HDL assignment warning at walk.mem(9780): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9805) " "Verilog HDL assignment warning at walk.mem(9805): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9806) " "Verilog HDL assignment warning at walk.mem(9806): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9807) " "Verilog HDL assignment warning at walk.mem(9807): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9808) " "Verilog HDL assignment warning at walk.mem(9808): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9809) " "Verilog HDL assignment warning at walk.mem(9809): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9810) " "Verilog HDL assignment warning at walk.mem(9810): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9812) " "Verilog HDL assignment warning at walk.mem(9812): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9838) " "Verilog HDL assignment warning at walk.mem(9838): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9839) " "Verilog HDL assignment warning at walk.mem(9839): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9840) " "Verilog HDL assignment warning at walk.mem(9840): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9841) " "Verilog HDL assignment warning at walk.mem(9841): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9842) " "Verilog HDL assignment warning at walk.mem(9842): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9843) " "Verilog HDL assignment warning at walk.mem(9843): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9845) " "Verilog HDL assignment warning at walk.mem(9845): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698629 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9870) " "Verilog HDL assignment warning at walk.mem(9870): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9871) " "Verilog HDL assignment warning at walk.mem(9871): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9872) " "Verilog HDL assignment warning at walk.mem(9872): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9873) " "Verilog HDL assignment warning at walk.mem(9873): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9874) " "Verilog HDL assignment warning at walk.mem(9874): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9875) " "Verilog HDL assignment warning at walk.mem(9875): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9876) " "Verilog HDL assignment warning at walk.mem(9876): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9902) " "Verilog HDL assignment warning at walk.mem(9902): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9903) " "Verilog HDL assignment warning at walk.mem(9903): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9904) " "Verilog HDL assignment warning at walk.mem(9904): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9905) " "Verilog HDL assignment warning at walk.mem(9905): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9906) " "Verilog HDL assignment warning at walk.mem(9906): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9908) " "Verilog HDL assignment warning at walk.mem(9908): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9922) " "Verilog HDL assignment warning at walk.mem(9922): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9923) " "Verilog HDL assignment warning at walk.mem(9923): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9924) " "Verilog HDL assignment warning at walk.mem(9924): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9926) " "Verilog HDL assignment warning at walk.mem(9926): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9927) " "Verilog HDL assignment warning at walk.mem(9927): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9928) " "Verilog HDL assignment warning at walk.mem(9928): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9929) " "Verilog HDL assignment warning at walk.mem(9929): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9930) " "Verilog HDL assignment warning at walk.mem(9930): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9931) " "Verilog HDL assignment warning at walk.mem(9931): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9932) " "Verilog HDL assignment warning at walk.mem(9932): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9933) " "Verilog HDL assignment warning at walk.mem(9933): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9934) " "Verilog HDL assignment warning at walk.mem(9934): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9935) " "Verilog HDL assignment warning at walk.mem(9935): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9937) " "Verilog HDL assignment warning at walk.mem(9937): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9938) " "Verilog HDL assignment warning at walk.mem(9938): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9940) " "Verilog HDL assignment warning at walk.mem(9940): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9942) " "Verilog HDL assignment warning at walk.mem(9942): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9943) " "Verilog HDL assignment warning at walk.mem(9943): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9944) " "Verilog HDL assignment warning at walk.mem(9944): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9948) " "Verilog HDL assignment warning at walk.mem(9948): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9949) " "Verilog HDL assignment warning at walk.mem(9949): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9950) " "Verilog HDL assignment warning at walk.mem(9950): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9953) " "Verilog HDL assignment warning at walk.mem(9953): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9954) " "Verilog HDL assignment warning at walk.mem(9954): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9955) " "Verilog HDL assignment warning at walk.mem(9955): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9956) " "Verilog HDL assignment warning at walk.mem(9956): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9957) " "Verilog HDL assignment warning at walk.mem(9957): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9958) " "Verilog HDL assignment warning at walk.mem(9958): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9959) " "Verilog HDL assignment warning at walk.mem(9959): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9960) " "Verilog HDL assignment warning at walk.mem(9960): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9961) " "Verilog HDL assignment warning at walk.mem(9961): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698630 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9962) " "Verilog HDL assignment warning at walk.mem(9962): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9963) " "Verilog HDL assignment warning at walk.mem(9963): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9964) " "Verilog HDL assignment warning at walk.mem(9964): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9965) " "Verilog HDL assignment warning at walk.mem(9965): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9966) " "Verilog HDL assignment warning at walk.mem(9966): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9967) " "Verilog HDL assignment warning at walk.mem(9967): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9968) " "Verilog HDL assignment warning at walk.mem(9968): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9969) " "Verilog HDL assignment warning at walk.mem(9969): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9970) " "Verilog HDL assignment warning at walk.mem(9970): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9971) " "Verilog HDL assignment warning at walk.mem(9971): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9972) " "Verilog HDL assignment warning at walk.mem(9972): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9973) " "Verilog HDL assignment warning at walk.mem(9973): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9974) " "Verilog HDL assignment warning at walk.mem(9974): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9975) " "Verilog HDL assignment warning at walk.mem(9975): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9976) " "Verilog HDL assignment warning at walk.mem(9976): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9977) " "Verilog HDL assignment warning at walk.mem(9977): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9978) " "Verilog HDL assignment warning at walk.mem(9978): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9979) " "Verilog HDL assignment warning at walk.mem(9979): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9980) " "Verilog HDL assignment warning at walk.mem(9980): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9981) " "Verilog HDL assignment warning at walk.mem(9981): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9982) " "Verilog HDL assignment warning at walk.mem(9982): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9983) " "Verilog HDL assignment warning at walk.mem(9983): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9984) " "Verilog HDL assignment warning at walk.mem(9984): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9998) " "Verilog HDL assignment warning at walk.mem(9998): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(9999) " "Verilog HDL assignment warning at walk.mem(9999): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 9999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10000) " "Verilog HDL assignment warning at walk.mem(10000): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10001) " "Verilog HDL assignment warning at walk.mem(10001): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10002) " "Verilog HDL assignment warning at walk.mem(10002): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10003) " "Verilog HDL assignment warning at walk.mem(10003): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10004) " "Verilog HDL assignment warning at walk.mem(10004): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10029) " "Verilog HDL assignment warning at walk.mem(10029): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10030) " "Verilog HDL assignment warning at walk.mem(10030): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10031) " "Verilog HDL assignment warning at walk.mem(10031): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10032) " "Verilog HDL assignment warning at walk.mem(10032): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10033) " "Verilog HDL assignment warning at walk.mem(10033): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10034) " "Verilog HDL assignment warning at walk.mem(10034): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10035) " "Verilog HDL assignment warning at walk.mem(10035): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10036) " "Verilog HDL assignment warning at walk.mem(10036): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10061) " "Verilog HDL assignment warning at walk.mem(10061): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10062) " "Verilog HDL assignment warning at walk.mem(10062): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10063) " "Verilog HDL assignment warning at walk.mem(10063): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698631 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10064) " "Verilog HDL assignment warning at walk.mem(10064): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10065) " "Verilog HDL assignment warning at walk.mem(10065): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10066) " "Verilog HDL assignment warning at walk.mem(10066): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10067) " "Verilog HDL assignment warning at walk.mem(10067): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10068) " "Verilog HDL assignment warning at walk.mem(10068): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10095) " "Verilog HDL assignment warning at walk.mem(10095): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10096) " "Verilog HDL assignment warning at walk.mem(10096): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10097) " "Verilog HDL assignment warning at walk.mem(10097): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10098) " "Verilog HDL assignment warning at walk.mem(10098): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10099) " "Verilog HDL assignment warning at walk.mem(10099): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10100) " "Verilog HDL assignment warning at walk.mem(10100): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10101) " "Verilog HDL assignment warning at walk.mem(10101): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10127) " "Verilog HDL assignment warning at walk.mem(10127): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10128) " "Verilog HDL assignment warning at walk.mem(10128): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10129) " "Verilog HDL assignment warning at walk.mem(10129): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10130) " "Verilog HDL assignment warning at walk.mem(10130): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10131) " "Verilog HDL assignment warning at walk.mem(10131): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10132) " "Verilog HDL assignment warning at walk.mem(10132): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10158) " "Verilog HDL assignment warning at walk.mem(10158): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10159) " "Verilog HDL assignment warning at walk.mem(10159): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10160) " "Verilog HDL assignment warning at walk.mem(10160): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10161) " "Verilog HDL assignment warning at walk.mem(10161): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10162) " "Verilog HDL assignment warning at walk.mem(10162): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10163) " "Verilog HDL assignment warning at walk.mem(10163): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10164) " "Verilog HDL assignment warning at walk.mem(10164): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10178) " "Verilog HDL assignment warning at walk.mem(10178): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10179) " "Verilog HDL assignment warning at walk.mem(10179): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10180) " "Verilog HDL assignment warning at walk.mem(10180): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10181) " "Verilog HDL assignment warning at walk.mem(10181): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10182) " "Verilog HDL assignment warning at walk.mem(10182): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10183) " "Verilog HDL assignment warning at walk.mem(10183): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10184) " "Verilog HDL assignment warning at walk.mem(10184): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10186) " "Verilog HDL assignment warning at walk.mem(10186): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10187) " "Verilog HDL assignment warning at walk.mem(10187): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10188) " "Verilog HDL assignment warning at walk.mem(10188): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698632 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10189) " "Verilog HDL assignment warning at walk.mem(10189): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10190) " "Verilog HDL assignment warning at walk.mem(10190): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10191) " "Verilog HDL assignment warning at walk.mem(10191): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10192) " "Verilog HDL assignment warning at walk.mem(10192): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10193) " "Verilog HDL assignment warning at walk.mem(10193): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10194) " "Verilog HDL assignment warning at walk.mem(10194): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10195) " "Verilog HDL assignment warning at walk.mem(10195): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10196) " "Verilog HDL assignment warning at walk.mem(10196): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10197) " "Verilog HDL assignment warning at walk.mem(10197): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10198) " "Verilog HDL assignment warning at walk.mem(10198): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10199) " "Verilog HDL assignment warning at walk.mem(10199): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10201) " "Verilog HDL assignment warning at walk.mem(10201): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10202) " "Verilog HDL assignment warning at walk.mem(10202): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10203) " "Verilog HDL assignment warning at walk.mem(10203): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10205) " "Verilog HDL assignment warning at walk.mem(10205): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10206) " "Verilog HDL assignment warning at walk.mem(10206): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10209) " "Verilog HDL assignment warning at walk.mem(10209): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10210) " "Verilog HDL assignment warning at walk.mem(10210): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10211) " "Verilog HDL assignment warning at walk.mem(10211): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10212) " "Verilog HDL assignment warning at walk.mem(10212): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10213) " "Verilog HDL assignment warning at walk.mem(10213): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10214) " "Verilog HDL assignment warning at walk.mem(10214): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10215) " "Verilog HDL assignment warning at walk.mem(10215): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10216) " "Verilog HDL assignment warning at walk.mem(10216): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10217) " "Verilog HDL assignment warning at walk.mem(10217): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10218) " "Verilog HDL assignment warning at walk.mem(10218): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10219) " "Verilog HDL assignment warning at walk.mem(10219): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10220) " "Verilog HDL assignment warning at walk.mem(10220): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10221) " "Verilog HDL assignment warning at walk.mem(10221): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10222) " "Verilog HDL assignment warning at walk.mem(10222): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10223) " "Verilog HDL assignment warning at walk.mem(10223): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10224) " "Verilog HDL assignment warning at walk.mem(10224): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10225) " "Verilog HDL assignment warning at walk.mem(10225): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10226) " "Verilog HDL assignment warning at walk.mem(10226): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10227) " "Verilog HDL assignment warning at walk.mem(10227): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10228) " "Verilog HDL assignment warning at walk.mem(10228): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10229) " "Verilog HDL assignment warning at walk.mem(10229): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698633 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10230) " "Verilog HDL assignment warning at walk.mem(10230): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10231) " "Verilog HDL assignment warning at walk.mem(10231): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10232) " "Verilog HDL assignment warning at walk.mem(10232): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10233) " "Verilog HDL assignment warning at walk.mem(10233): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10234) " "Verilog HDL assignment warning at walk.mem(10234): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10235) " "Verilog HDL assignment warning at walk.mem(10235): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10236) " "Verilog HDL assignment warning at walk.mem(10236): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10237) " "Verilog HDL assignment warning at walk.mem(10237): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10238) " "Verilog HDL assignment warning at walk.mem(10238): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10239) " "Verilog HDL assignment warning at walk.mem(10239): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10240) " "Verilog HDL assignment warning at walk.mem(10240): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10255) " "Verilog HDL assignment warning at walk.mem(10255): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10256) " "Verilog HDL assignment warning at walk.mem(10256): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10257) " "Verilog HDL assignment warning at walk.mem(10257): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10258) " "Verilog HDL assignment warning at walk.mem(10258): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10259) " "Verilog HDL assignment warning at walk.mem(10259): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10260) " "Verilog HDL assignment warning at walk.mem(10260): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10285) " "Verilog HDL assignment warning at walk.mem(10285): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10286) " "Verilog HDL assignment warning at walk.mem(10286): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10287) " "Verilog HDL assignment warning at walk.mem(10287): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10288) " "Verilog HDL assignment warning at walk.mem(10288): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10289) " "Verilog HDL assignment warning at walk.mem(10289): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10290) " "Verilog HDL assignment warning at walk.mem(10290): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10291) " "Verilog HDL assignment warning at walk.mem(10291): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10292) " "Verilog HDL assignment warning at walk.mem(10292): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10293) " "Verilog HDL assignment warning at walk.mem(10293): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10317) " "Verilog HDL assignment warning at walk.mem(10317): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10318) " "Verilog HDL assignment warning at walk.mem(10318): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10320) " "Verilog HDL assignment warning at walk.mem(10320): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10321) " "Verilog HDL assignment warning at walk.mem(10321): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10322) " "Verilog HDL assignment warning at walk.mem(10322): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10323) " "Verilog HDL assignment warning at walk.mem(10323): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10324) " "Verilog HDL assignment warning at walk.mem(10324): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10350) " "Verilog HDL assignment warning at walk.mem(10350): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10351) " "Verilog HDL assignment warning at walk.mem(10351): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10352) " "Verilog HDL assignment warning at walk.mem(10352): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10353) " "Verilog HDL assignment warning at walk.mem(10353): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10354) " "Verilog HDL assignment warning at walk.mem(10354): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10355) " "Verilog HDL assignment warning at walk.mem(10355): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698634 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10356) " "Verilog HDL assignment warning at walk.mem(10356): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10357) " "Verilog HDL assignment warning at walk.mem(10357): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10382) " "Verilog HDL assignment warning at walk.mem(10382): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10383) " "Verilog HDL assignment warning at walk.mem(10383): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10384) " "Verilog HDL assignment warning at walk.mem(10384): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10385) " "Verilog HDL assignment warning at walk.mem(10385): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10386) " "Verilog HDL assignment warning at walk.mem(10386): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10387) " "Verilog HDL assignment warning at walk.mem(10387): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10388) " "Verilog HDL assignment warning at walk.mem(10388): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10389) " "Verilog HDL assignment warning at walk.mem(10389): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10413) " "Verilog HDL assignment warning at walk.mem(10413): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10414) " "Verilog HDL assignment warning at walk.mem(10414): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10416) " "Verilog HDL assignment warning at walk.mem(10416): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10417) " "Verilog HDL assignment warning at walk.mem(10417): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10418) " "Verilog HDL assignment warning at walk.mem(10418): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10419) " "Verilog HDL assignment warning at walk.mem(10419): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10420) " "Verilog HDL assignment warning at walk.mem(10420): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10434) " "Verilog HDL assignment warning at walk.mem(10434): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10435) " "Verilog HDL assignment warning at walk.mem(10435): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10436) " "Verilog HDL assignment warning at walk.mem(10436): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10437) " "Verilog HDL assignment warning at walk.mem(10437): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10438) " "Verilog HDL assignment warning at walk.mem(10438): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10439) " "Verilog HDL assignment warning at walk.mem(10439): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10440) " "Verilog HDL assignment warning at walk.mem(10440): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10441) " "Verilog HDL assignment warning at walk.mem(10441): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10442) " "Verilog HDL assignment warning at walk.mem(10442): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10443) " "Verilog HDL assignment warning at walk.mem(10443): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10445) " "Verilog HDL assignment warning at walk.mem(10445): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10447) " "Verilog HDL assignment warning at walk.mem(10447): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10449) " "Verilog HDL assignment warning at walk.mem(10449): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10451) " "Verilog HDL assignment warning at walk.mem(10451): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10453) " "Verilog HDL assignment warning at walk.mem(10453): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10456) " "Verilog HDL assignment warning at walk.mem(10456): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10458) " "Verilog HDL assignment warning at walk.mem(10458): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10459) " "Verilog HDL assignment warning at walk.mem(10459): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10461) " "Verilog HDL assignment warning at walk.mem(10461): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10462) " "Verilog HDL assignment warning at walk.mem(10462): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10463) " "Verilog HDL assignment warning at walk.mem(10463): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698635 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10465) " "Verilog HDL assignment warning at walk.mem(10465): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10466) " "Verilog HDL assignment warning at walk.mem(10466): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10467) " "Verilog HDL assignment warning at walk.mem(10467): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10468) " "Verilog HDL assignment warning at walk.mem(10468): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10469) " "Verilog HDL assignment warning at walk.mem(10469): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10470) " "Verilog HDL assignment warning at walk.mem(10470): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10471) " "Verilog HDL assignment warning at walk.mem(10471): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10472) " "Verilog HDL assignment warning at walk.mem(10472): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10473) " "Verilog HDL assignment warning at walk.mem(10473): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10474) " "Verilog HDL assignment warning at walk.mem(10474): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10475) " "Verilog HDL assignment warning at walk.mem(10475): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10476) " "Verilog HDL assignment warning at walk.mem(10476): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10477) " "Verilog HDL assignment warning at walk.mem(10477): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10478) " "Verilog HDL assignment warning at walk.mem(10478): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10479) " "Verilog HDL assignment warning at walk.mem(10479): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10480) " "Verilog HDL assignment warning at walk.mem(10480): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10481) " "Verilog HDL assignment warning at walk.mem(10481): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10482) " "Verilog HDL assignment warning at walk.mem(10482): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10483) " "Verilog HDL assignment warning at walk.mem(10483): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10484) " "Verilog HDL assignment warning at walk.mem(10484): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10485) " "Verilog HDL assignment warning at walk.mem(10485): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10486) " "Verilog HDL assignment warning at walk.mem(10486): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10487) " "Verilog HDL assignment warning at walk.mem(10487): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10488) " "Verilog HDL assignment warning at walk.mem(10488): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10489) " "Verilog HDL assignment warning at walk.mem(10489): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10490) " "Verilog HDL assignment warning at walk.mem(10490): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10491) " "Verilog HDL assignment warning at walk.mem(10491): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10492) " "Verilog HDL assignment warning at walk.mem(10492): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10493) " "Verilog HDL assignment warning at walk.mem(10493): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10494) " "Verilog HDL assignment warning at walk.mem(10494): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10495) " "Verilog HDL assignment warning at walk.mem(10495): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10496) " "Verilog HDL assignment warning at walk.mem(10496): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10509) " "Verilog HDL assignment warning at walk.mem(10509): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10510) " "Verilog HDL assignment warning at walk.mem(10510): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10511) " "Verilog HDL assignment warning at walk.mem(10511): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10512) " "Verilog HDL assignment warning at walk.mem(10512): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10513) " "Verilog HDL assignment warning at walk.mem(10513): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10514) " "Verilog HDL assignment warning at walk.mem(10514): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10515) " "Verilog HDL assignment warning at walk.mem(10515): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10516) " "Verilog HDL assignment warning at walk.mem(10516): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698636 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10517) " "Verilog HDL assignment warning at walk.mem(10517): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10541) " "Verilog HDL assignment warning at walk.mem(10541): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10542) " "Verilog HDL assignment warning at walk.mem(10542): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10543) " "Verilog HDL assignment warning at walk.mem(10543): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10544) " "Verilog HDL assignment warning at walk.mem(10544): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10545) " "Verilog HDL assignment warning at walk.mem(10545): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10546) " "Verilog HDL assignment warning at walk.mem(10546): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10547) " "Verilog HDL assignment warning at walk.mem(10547): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10548) " "Verilog HDL assignment warning at walk.mem(10548): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10549) " "Verilog HDL assignment warning at walk.mem(10549): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10573) " "Verilog HDL assignment warning at walk.mem(10573): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10574) " "Verilog HDL assignment warning at walk.mem(10574): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10575) " "Verilog HDL assignment warning at walk.mem(10575): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10576) " "Verilog HDL assignment warning at walk.mem(10576): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10577) " "Verilog HDL assignment warning at walk.mem(10577): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10578) " "Verilog HDL assignment warning at walk.mem(10578): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10579) " "Verilog HDL assignment warning at walk.mem(10579): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10580) " "Verilog HDL assignment warning at walk.mem(10580): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10581) " "Verilog HDL assignment warning at walk.mem(10581): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10606) " "Verilog HDL assignment warning at walk.mem(10606): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10607) " "Verilog HDL assignment warning at walk.mem(10607): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10608) " "Verilog HDL assignment warning at walk.mem(10608): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10609) " "Verilog HDL assignment warning at walk.mem(10609): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10610) " "Verilog HDL assignment warning at walk.mem(10610): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10611) " "Verilog HDL assignment warning at walk.mem(10611): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10612) " "Verilog HDL assignment warning at walk.mem(10612): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10613) " "Verilog HDL assignment warning at walk.mem(10613): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10614) " "Verilog HDL assignment warning at walk.mem(10614): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10637) " "Verilog HDL assignment warning at walk.mem(10637): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10638) " "Verilog HDL assignment warning at walk.mem(10638): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10639) " "Verilog HDL assignment warning at walk.mem(10639): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10640) " "Verilog HDL assignment warning at walk.mem(10640): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10641) " "Verilog HDL assignment warning at walk.mem(10641): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10642) " "Verilog HDL assignment warning at walk.mem(10642): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10643) " "Verilog HDL assignment warning at walk.mem(10643): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10644) " "Verilog HDL assignment warning at walk.mem(10644): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698637 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10645) " "Verilog HDL assignment warning at walk.mem(10645): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10669) " "Verilog HDL assignment warning at walk.mem(10669): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10670) " "Verilog HDL assignment warning at walk.mem(10670): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10672) " "Verilog HDL assignment warning at walk.mem(10672): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10673) " "Verilog HDL assignment warning at walk.mem(10673): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10674) " "Verilog HDL assignment warning at walk.mem(10674): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10675) " "Verilog HDL assignment warning at walk.mem(10675): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10676) " "Verilog HDL assignment warning at walk.mem(10676): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10690) " "Verilog HDL assignment warning at walk.mem(10690): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10691) " "Verilog HDL assignment warning at walk.mem(10691): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10692) " "Verilog HDL assignment warning at walk.mem(10692): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10694) " "Verilog HDL assignment warning at walk.mem(10694): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10695) " "Verilog HDL assignment warning at walk.mem(10695): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10696) " "Verilog HDL assignment warning at walk.mem(10696): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10697) " "Verilog HDL assignment warning at walk.mem(10697): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10698) " "Verilog HDL assignment warning at walk.mem(10698): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10699) " "Verilog HDL assignment warning at walk.mem(10699): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10701) " "Verilog HDL assignment warning at walk.mem(10701): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10703) " "Verilog HDL assignment warning at walk.mem(10703): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10704) " "Verilog HDL assignment warning at walk.mem(10704): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10705) " "Verilog HDL assignment warning at walk.mem(10705): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10707) " "Verilog HDL assignment warning at walk.mem(10707): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10709) " "Verilog HDL assignment warning at walk.mem(10709): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10711) " "Verilog HDL assignment warning at walk.mem(10711): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10713) " "Verilog HDL assignment warning at walk.mem(10713): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10714) " "Verilog HDL assignment warning at walk.mem(10714): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10717) " "Verilog HDL assignment warning at walk.mem(10717): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10718) " "Verilog HDL assignment warning at walk.mem(10718): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10719) " "Verilog HDL assignment warning at walk.mem(10719): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10721) " "Verilog HDL assignment warning at walk.mem(10721): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10722) " "Verilog HDL assignment warning at walk.mem(10722): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10723) " "Verilog HDL assignment warning at walk.mem(10723): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10724) " "Verilog HDL assignment warning at walk.mem(10724): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10725) " "Verilog HDL assignment warning at walk.mem(10725): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698638 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10726) " "Verilog HDL assignment warning at walk.mem(10726): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10727) " "Verilog HDL assignment warning at walk.mem(10727): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10728) " "Verilog HDL assignment warning at walk.mem(10728): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10729) " "Verilog HDL assignment warning at walk.mem(10729): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10730) " "Verilog HDL assignment warning at walk.mem(10730): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10731) " "Verilog HDL assignment warning at walk.mem(10731): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10732) " "Verilog HDL assignment warning at walk.mem(10732): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10733) " "Verilog HDL assignment warning at walk.mem(10733): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10734) " "Verilog HDL assignment warning at walk.mem(10734): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10735) " "Verilog HDL assignment warning at walk.mem(10735): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10736) " "Verilog HDL assignment warning at walk.mem(10736): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10737) " "Verilog HDL assignment warning at walk.mem(10737): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10738) " "Verilog HDL assignment warning at walk.mem(10738): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10739) " "Verilog HDL assignment warning at walk.mem(10739): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10740) " "Verilog HDL assignment warning at walk.mem(10740): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10741) " "Verilog HDL assignment warning at walk.mem(10741): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10742) " "Verilog HDL assignment warning at walk.mem(10742): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10743) " "Verilog HDL assignment warning at walk.mem(10743): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10744) " "Verilog HDL assignment warning at walk.mem(10744): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10745) " "Verilog HDL assignment warning at walk.mem(10745): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10746) " "Verilog HDL assignment warning at walk.mem(10746): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10747) " "Verilog HDL assignment warning at walk.mem(10747): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10748) " "Verilog HDL assignment warning at walk.mem(10748): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10749) " "Verilog HDL assignment warning at walk.mem(10749): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10750) " "Verilog HDL assignment warning at walk.mem(10750): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10751) " "Verilog HDL assignment warning at walk.mem(10751): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10752) " "Verilog HDL assignment warning at walk.mem(10752): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10765) " "Verilog HDL assignment warning at walk.mem(10765): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10766) " "Verilog HDL assignment warning at walk.mem(10766): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10767) " "Verilog HDL assignment warning at walk.mem(10767): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10768) " "Verilog HDL assignment warning at walk.mem(10768): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10769) " "Verilog HDL assignment warning at walk.mem(10769): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10770) " "Verilog HDL assignment warning at walk.mem(10770): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10771) " "Verilog HDL assignment warning at walk.mem(10771): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10772) " "Verilog HDL assignment warning at walk.mem(10772): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10773) " "Verilog HDL assignment warning at walk.mem(10773): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698639 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10796) " "Verilog HDL assignment warning at walk.mem(10796): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10797) " "Verilog HDL assignment warning at walk.mem(10797): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10798) " "Verilog HDL assignment warning at walk.mem(10798): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10799) " "Verilog HDL assignment warning at walk.mem(10799): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10800) " "Verilog HDL assignment warning at walk.mem(10800): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10801) " "Verilog HDL assignment warning at walk.mem(10801): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10802) " "Verilog HDL assignment warning at walk.mem(10802): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10803) " "Verilog HDL assignment warning at walk.mem(10803): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10804) " "Verilog HDL assignment warning at walk.mem(10804): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10805) " "Verilog HDL assignment warning at walk.mem(10805): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10828) " "Verilog HDL assignment warning at walk.mem(10828): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10829) " "Verilog HDL assignment warning at walk.mem(10829): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10830) " "Verilog HDL assignment warning at walk.mem(10830): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10831) " "Verilog HDL assignment warning at walk.mem(10831): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10832) " "Verilog HDL assignment warning at walk.mem(10832): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10833) " "Verilog HDL assignment warning at walk.mem(10833): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10834) " "Verilog HDL assignment warning at walk.mem(10834): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10835) " "Verilog HDL assignment warning at walk.mem(10835): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10836) " "Verilog HDL assignment warning at walk.mem(10836): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10837) " "Verilog HDL assignment warning at walk.mem(10837): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10862) " "Verilog HDL assignment warning at walk.mem(10862): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10863) " "Verilog HDL assignment warning at walk.mem(10863): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10864) " "Verilog HDL assignment warning at walk.mem(10864): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10865) " "Verilog HDL assignment warning at walk.mem(10865): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698640 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10866) " "Verilog HDL assignment warning at walk.mem(10866): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10867) " "Verilog HDL assignment warning at walk.mem(10867): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10868) " "Verilog HDL assignment warning at walk.mem(10868): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10869) " "Verilog HDL assignment warning at walk.mem(10869): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10870) " "Verilog HDL assignment warning at walk.mem(10870): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10893) " "Verilog HDL assignment warning at walk.mem(10893): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10894) " "Verilog HDL assignment warning at walk.mem(10894): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10895) " "Verilog HDL assignment warning at walk.mem(10895): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10896) " "Verilog HDL assignment warning at walk.mem(10896): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10897) " "Verilog HDL assignment warning at walk.mem(10897): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10898) " "Verilog HDL assignment warning at walk.mem(10898): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10899) " "Verilog HDL assignment warning at walk.mem(10899): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10900) " "Verilog HDL assignment warning at walk.mem(10900): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10901) " "Verilog HDL assignment warning at walk.mem(10901): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10926) " "Verilog HDL assignment warning at walk.mem(10926): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10927) " "Verilog HDL assignment warning at walk.mem(10927): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10928) " "Verilog HDL assignment warning at walk.mem(10928): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10929) " "Verilog HDL assignment warning at walk.mem(10929): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10930) " "Verilog HDL assignment warning at walk.mem(10930): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10931) " "Verilog HDL assignment warning at walk.mem(10931): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10932) " "Verilog HDL assignment warning at walk.mem(10932): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10933) " "Verilog HDL assignment warning at walk.mem(10933): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10946) " "Verilog HDL assignment warning at walk.mem(10946): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10947) " "Verilog HDL assignment warning at walk.mem(10947): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10948) " "Verilog HDL assignment warning at walk.mem(10948): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10949) " "Verilog HDL assignment warning at walk.mem(10949): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10950) " "Verilog HDL assignment warning at walk.mem(10950): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10951) " "Verilog HDL assignment warning at walk.mem(10951): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10953) " "Verilog HDL assignment warning at walk.mem(10953): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10955) " "Verilog HDL assignment warning at walk.mem(10955): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10956) " "Verilog HDL assignment warning at walk.mem(10956): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10957) " "Verilog HDL assignment warning at walk.mem(10957): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10958) " "Verilog HDL assignment warning at walk.mem(10958): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10959) " "Verilog HDL assignment warning at walk.mem(10959): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10960) " "Verilog HDL assignment warning at walk.mem(10960): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698641 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10961) " "Verilog HDL assignment warning at walk.mem(10961): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10963) " "Verilog HDL assignment warning at walk.mem(10963): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10964) " "Verilog HDL assignment warning at walk.mem(10964): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10965) " "Verilog HDL assignment warning at walk.mem(10965): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10966) " "Verilog HDL assignment warning at walk.mem(10966): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10967) " "Verilog HDL assignment warning at walk.mem(10967): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10968) " "Verilog HDL assignment warning at walk.mem(10968): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10969) " "Verilog HDL assignment warning at walk.mem(10969): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10971) " "Verilog HDL assignment warning at walk.mem(10971): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10972) " "Verilog HDL assignment warning at walk.mem(10972): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10973) " "Verilog HDL assignment warning at walk.mem(10973): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10974) " "Verilog HDL assignment warning at walk.mem(10974): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10975) " "Verilog HDL assignment warning at walk.mem(10975): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10977) " "Verilog HDL assignment warning at walk.mem(10977): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10978) " "Verilog HDL assignment warning at walk.mem(10978): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10979) " "Verilog HDL assignment warning at walk.mem(10979): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10980) " "Verilog HDL assignment warning at walk.mem(10980): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10981) " "Verilog HDL assignment warning at walk.mem(10981): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10982) " "Verilog HDL assignment warning at walk.mem(10982): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10983) " "Verilog HDL assignment warning at walk.mem(10983): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10984) " "Verilog HDL assignment warning at walk.mem(10984): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10985) " "Verilog HDL assignment warning at walk.mem(10985): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10986) " "Verilog HDL assignment warning at walk.mem(10986): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10987) " "Verilog HDL assignment warning at walk.mem(10987): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10988) " "Verilog HDL assignment warning at walk.mem(10988): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10989) " "Verilog HDL assignment warning at walk.mem(10989): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10990) " "Verilog HDL assignment warning at walk.mem(10990): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10991) " "Verilog HDL assignment warning at walk.mem(10991): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10992) " "Verilog HDL assignment warning at walk.mem(10992): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10993) " "Verilog HDL assignment warning at walk.mem(10993): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10994) " "Verilog HDL assignment warning at walk.mem(10994): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10995) " "Verilog HDL assignment warning at walk.mem(10995): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10996) " "Verilog HDL assignment warning at walk.mem(10996): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10997) " "Verilog HDL assignment warning at walk.mem(10997): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10998) " "Verilog HDL assignment warning at walk.mem(10998): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(10999) " "Verilog HDL assignment warning at walk.mem(10999): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 10999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11000) " "Verilog HDL assignment warning at walk.mem(11000): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698642 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11001) " "Verilog HDL assignment warning at walk.mem(11001): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11002) " "Verilog HDL assignment warning at walk.mem(11002): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11003) " "Verilog HDL assignment warning at walk.mem(11003): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11004) " "Verilog HDL assignment warning at walk.mem(11004): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11005) " "Verilog HDL assignment warning at walk.mem(11005): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11006) " "Verilog HDL assignment warning at walk.mem(11006): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11007) " "Verilog HDL assignment warning at walk.mem(11007): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11008) " "Verilog HDL assignment warning at walk.mem(11008): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11021) " "Verilog HDL assignment warning at walk.mem(11021): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11022) " "Verilog HDL assignment warning at walk.mem(11022): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11023) " "Verilog HDL assignment warning at walk.mem(11023): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11024) " "Verilog HDL assignment warning at walk.mem(11024): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11025) " "Verilog HDL assignment warning at walk.mem(11025): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11026) " "Verilog HDL assignment warning at walk.mem(11026): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11027) " "Verilog HDL assignment warning at walk.mem(11027): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11028) " "Verilog HDL assignment warning at walk.mem(11028): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11029) " "Verilog HDL assignment warning at walk.mem(11029): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11052) " "Verilog HDL assignment warning at walk.mem(11052): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11053) " "Verilog HDL assignment warning at walk.mem(11053): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11054) " "Verilog HDL assignment warning at walk.mem(11054): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11055) " "Verilog HDL assignment warning at walk.mem(11055): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11056) " "Verilog HDL assignment warning at walk.mem(11056): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11057) " "Verilog HDL assignment warning at walk.mem(11057): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11058) " "Verilog HDL assignment warning at walk.mem(11058): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11059) " "Verilog HDL assignment warning at walk.mem(11059): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11060) " "Verilog HDL assignment warning at walk.mem(11060): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11061) " "Verilog HDL assignment warning at walk.mem(11061): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11084) " "Verilog HDL assignment warning at walk.mem(11084): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11085) " "Verilog HDL assignment warning at walk.mem(11085): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11086) " "Verilog HDL assignment warning at walk.mem(11086): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11087) " "Verilog HDL assignment warning at walk.mem(11087): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11088) " "Verilog HDL assignment warning at walk.mem(11088): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11089) " "Verilog HDL assignment warning at walk.mem(11089): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11090) " "Verilog HDL assignment warning at walk.mem(11090): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11091) " "Verilog HDL assignment warning at walk.mem(11091): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11092) " "Verilog HDL assignment warning at walk.mem(11092): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11093) " "Verilog HDL assignment warning at walk.mem(11093): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11117) " "Verilog HDL assignment warning at walk.mem(11117): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11118) " "Verilog HDL assignment warning at walk.mem(11118): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698643 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11119) " "Verilog HDL assignment warning at walk.mem(11119): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11120) " "Verilog HDL assignment warning at walk.mem(11120): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11121) " "Verilog HDL assignment warning at walk.mem(11121): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11122) " "Verilog HDL assignment warning at walk.mem(11122): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11123) " "Verilog HDL assignment warning at walk.mem(11123): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11124) " "Verilog HDL assignment warning at walk.mem(11124): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11125) " "Verilog HDL assignment warning at walk.mem(11125): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11126) " "Verilog HDL assignment warning at walk.mem(11126): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11149) " "Verilog HDL assignment warning at walk.mem(11149): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11150) " "Verilog HDL assignment warning at walk.mem(11150): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11151) " "Verilog HDL assignment warning at walk.mem(11151): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11152) " "Verilog HDL assignment warning at walk.mem(11152): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11153) " "Verilog HDL assignment warning at walk.mem(11153): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11154) " "Verilog HDL assignment warning at walk.mem(11154): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11155) " "Verilog HDL assignment warning at walk.mem(11155): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11156) " "Verilog HDL assignment warning at walk.mem(11156): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11157) " "Verilog HDL assignment warning at walk.mem(11157): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11181) " "Verilog HDL assignment warning at walk.mem(11181): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11182) " "Verilog HDL assignment warning at walk.mem(11182): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11183) " "Verilog HDL assignment warning at walk.mem(11183): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11184) " "Verilog HDL assignment warning at walk.mem(11184): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11185) " "Verilog HDL assignment warning at walk.mem(11185): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11186) " "Verilog HDL assignment warning at walk.mem(11186): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11187) " "Verilog HDL assignment warning at walk.mem(11187): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11188) " "Verilog HDL assignment warning at walk.mem(11188): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11189) " "Verilog HDL assignment warning at walk.mem(11189): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11202) " "Verilog HDL assignment warning at walk.mem(11202): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11203) " "Verilog HDL assignment warning at walk.mem(11203): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11204) " "Verilog HDL assignment warning at walk.mem(11204): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11205) " "Verilog HDL assignment warning at walk.mem(11205): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11206) " "Verilog HDL assignment warning at walk.mem(11206): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11207) " "Verilog HDL assignment warning at walk.mem(11207): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11208) " "Verilog HDL assignment warning at walk.mem(11208): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11209) " "Verilog HDL assignment warning at walk.mem(11209): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11210) " "Verilog HDL assignment warning at walk.mem(11210): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11211) " "Verilog HDL assignment warning at walk.mem(11211): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11212) " "Verilog HDL assignment warning at walk.mem(11212): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698644 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11213) " "Verilog HDL assignment warning at walk.mem(11213): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11214) " "Verilog HDL assignment warning at walk.mem(11214): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11216) " "Verilog HDL assignment warning at walk.mem(11216): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11217) " "Verilog HDL assignment warning at walk.mem(11217): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11219) " "Verilog HDL assignment warning at walk.mem(11219): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11220) " "Verilog HDL assignment warning at walk.mem(11220): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11221) " "Verilog HDL assignment warning at walk.mem(11221): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11222) " "Verilog HDL assignment warning at walk.mem(11222): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11224) " "Verilog HDL assignment warning at walk.mem(11224): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11225) " "Verilog HDL assignment warning at walk.mem(11225): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11226) " "Verilog HDL assignment warning at walk.mem(11226): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11228) " "Verilog HDL assignment warning at walk.mem(11228): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11231) " "Verilog HDL assignment warning at walk.mem(11231): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11233) " "Verilog HDL assignment warning at walk.mem(11233): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11234) " "Verilog HDL assignment warning at walk.mem(11234): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11235) " "Verilog HDL assignment warning at walk.mem(11235): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11236) " "Verilog HDL assignment warning at walk.mem(11236): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11237) " "Verilog HDL assignment warning at walk.mem(11237): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11238) " "Verilog HDL assignment warning at walk.mem(11238): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11239) " "Verilog HDL assignment warning at walk.mem(11239): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11240) " "Verilog HDL assignment warning at walk.mem(11240): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11241) " "Verilog HDL assignment warning at walk.mem(11241): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11242) " "Verilog HDL assignment warning at walk.mem(11242): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11243) " "Verilog HDL assignment warning at walk.mem(11243): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11244) " "Verilog HDL assignment warning at walk.mem(11244): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11245) " "Verilog HDL assignment warning at walk.mem(11245): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11246) " "Verilog HDL assignment warning at walk.mem(11246): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11247) " "Verilog HDL assignment warning at walk.mem(11247): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11248) " "Verilog HDL assignment warning at walk.mem(11248): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11249) " "Verilog HDL assignment warning at walk.mem(11249): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11250) " "Verilog HDL assignment warning at walk.mem(11250): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11251) " "Verilog HDL assignment warning at walk.mem(11251): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11252) " "Verilog HDL assignment warning at walk.mem(11252): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11253) " "Verilog HDL assignment warning at walk.mem(11253): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11254) " "Verilog HDL assignment warning at walk.mem(11254): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11255) " "Verilog HDL assignment warning at walk.mem(11255): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11256) " "Verilog HDL assignment warning at walk.mem(11256): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698645 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11257) " "Verilog HDL assignment warning at walk.mem(11257): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11258) " "Verilog HDL assignment warning at walk.mem(11258): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11259) " "Verilog HDL assignment warning at walk.mem(11259): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11260) " "Verilog HDL assignment warning at walk.mem(11260): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11261) " "Verilog HDL assignment warning at walk.mem(11261): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11262) " "Verilog HDL assignment warning at walk.mem(11262): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11263) " "Verilog HDL assignment warning at walk.mem(11263): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11264) " "Verilog HDL assignment warning at walk.mem(11264): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11277) " "Verilog HDL assignment warning at walk.mem(11277): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11278) " "Verilog HDL assignment warning at walk.mem(11278): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11279) " "Verilog HDL assignment warning at walk.mem(11279): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11280) " "Verilog HDL assignment warning at walk.mem(11280): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11281) " "Verilog HDL assignment warning at walk.mem(11281): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11282) " "Verilog HDL assignment warning at walk.mem(11282): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11283) " "Verilog HDL assignment warning at walk.mem(11283): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11284) " "Verilog HDL assignment warning at walk.mem(11284): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11285) " "Verilog HDL assignment warning at walk.mem(11285): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11307) " "Verilog HDL assignment warning at walk.mem(11307): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11308) " "Verilog HDL assignment warning at walk.mem(11308): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11309) " "Verilog HDL assignment warning at walk.mem(11309): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11310) " "Verilog HDL assignment warning at walk.mem(11310): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11311) " "Verilog HDL assignment warning at walk.mem(11311): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11312) " "Verilog HDL assignment warning at walk.mem(11312): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11313) " "Verilog HDL assignment warning at walk.mem(11313): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11314) " "Verilog HDL assignment warning at walk.mem(11314): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11315) " "Verilog HDL assignment warning at walk.mem(11315): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11316) " "Verilog HDL assignment warning at walk.mem(11316): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11317) " "Verilog HDL assignment warning at walk.mem(11317): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11318) " "Verilog HDL assignment warning at walk.mem(11318): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11339) " "Verilog HDL assignment warning at walk.mem(11339): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11340) " "Verilog HDL assignment warning at walk.mem(11340): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11341) " "Verilog HDL assignment warning at walk.mem(11341): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11342) " "Verilog HDL assignment warning at walk.mem(11342): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11343) " "Verilog HDL assignment warning at walk.mem(11343): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11344) " "Verilog HDL assignment warning at walk.mem(11344): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11345) " "Verilog HDL assignment warning at walk.mem(11345): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11346) " "Verilog HDL assignment warning at walk.mem(11346): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11347) " "Verilog HDL assignment warning at walk.mem(11347): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11348) " "Verilog HDL assignment warning at walk.mem(11348): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11349) " "Verilog HDL assignment warning at walk.mem(11349): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698646 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11350) " "Verilog HDL assignment warning at walk.mem(11350): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11373) " "Verilog HDL assignment warning at walk.mem(11373): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11374) " "Verilog HDL assignment warning at walk.mem(11374): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11375) " "Verilog HDL assignment warning at walk.mem(11375): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11376) " "Verilog HDL assignment warning at walk.mem(11376): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11377) " "Verilog HDL assignment warning at walk.mem(11377): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11378) " "Verilog HDL assignment warning at walk.mem(11378): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11379) " "Verilog HDL assignment warning at walk.mem(11379): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11380) " "Verilog HDL assignment warning at walk.mem(11380): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11381) " "Verilog HDL assignment warning at walk.mem(11381): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11382) " "Verilog HDL assignment warning at walk.mem(11382): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11405) " "Verilog HDL assignment warning at walk.mem(11405): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11406) " "Verilog HDL assignment warning at walk.mem(11406): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11407) " "Verilog HDL assignment warning at walk.mem(11407): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11408) " "Verilog HDL assignment warning at walk.mem(11408): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11409) " "Verilog HDL assignment warning at walk.mem(11409): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11410) " "Verilog HDL assignment warning at walk.mem(11410): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11411) " "Verilog HDL assignment warning at walk.mem(11411): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11412) " "Verilog HDL assignment warning at walk.mem(11412): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11413) " "Verilog HDL assignment warning at walk.mem(11413): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11437) " "Verilog HDL assignment warning at walk.mem(11437): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11438) " "Verilog HDL assignment warning at walk.mem(11438): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11439) " "Verilog HDL assignment warning at walk.mem(11439): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11440) " "Verilog HDL assignment warning at walk.mem(11440): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11441) " "Verilog HDL assignment warning at walk.mem(11441): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11442) " "Verilog HDL assignment warning at walk.mem(11442): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11443) " "Verilog HDL assignment warning at walk.mem(11443): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11444) " "Verilog HDL assignment warning at walk.mem(11444): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11445) " "Verilog HDL assignment warning at walk.mem(11445): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11458) " "Verilog HDL assignment warning at walk.mem(11458): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11459) " "Verilog HDL assignment warning at walk.mem(11459): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11460) " "Verilog HDL assignment warning at walk.mem(11460): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11461) " "Verilog HDL assignment warning at walk.mem(11461): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11463) " "Verilog HDL assignment warning at walk.mem(11463): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11464) " "Verilog HDL assignment warning at walk.mem(11464): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11465) " "Verilog HDL assignment warning at walk.mem(11465): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11466) " "Verilog HDL assignment warning at walk.mem(11466): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11467) " "Verilog HDL assignment warning at walk.mem(11467): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698647 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11468) " "Verilog HDL assignment warning at walk.mem(11468): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11469) " "Verilog HDL assignment warning at walk.mem(11469): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11470) " "Verilog HDL assignment warning at walk.mem(11470): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11471) " "Verilog HDL assignment warning at walk.mem(11471): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11472) " "Verilog HDL assignment warning at walk.mem(11472): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11473) " "Verilog HDL assignment warning at walk.mem(11473): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11474) " "Verilog HDL assignment warning at walk.mem(11474): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11476) " "Verilog HDL assignment warning at walk.mem(11476): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11477) " "Verilog HDL assignment warning at walk.mem(11477): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11478) " "Verilog HDL assignment warning at walk.mem(11478): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11479) " "Verilog HDL assignment warning at walk.mem(11479): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11480) " "Verilog HDL assignment warning at walk.mem(11480): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11481) " "Verilog HDL assignment warning at walk.mem(11481): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11482) " "Verilog HDL assignment warning at walk.mem(11482): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11483) " "Verilog HDL assignment warning at walk.mem(11483): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11484) " "Verilog HDL assignment warning at walk.mem(11484): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11485) " "Verilog HDL assignment warning at walk.mem(11485): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11486) " "Verilog HDL assignment warning at walk.mem(11486): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11487) " "Verilog HDL assignment warning at walk.mem(11487): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11489) " "Verilog HDL assignment warning at walk.mem(11489): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11490) " "Verilog HDL assignment warning at walk.mem(11490): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11491) " "Verilog HDL assignment warning at walk.mem(11491): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698648 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11492) " "Verilog HDL assignment warning at walk.mem(11492): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11493) " "Verilog HDL assignment warning at walk.mem(11493): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11494) " "Verilog HDL assignment warning at walk.mem(11494): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11495) " "Verilog HDL assignment warning at walk.mem(11495): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11496) " "Verilog HDL assignment warning at walk.mem(11496): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11497) " "Verilog HDL assignment warning at walk.mem(11497): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11498) " "Verilog HDL assignment warning at walk.mem(11498): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11499) " "Verilog HDL assignment warning at walk.mem(11499): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11500) " "Verilog HDL assignment warning at walk.mem(11500): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11501) " "Verilog HDL assignment warning at walk.mem(11501): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11502) " "Verilog HDL assignment warning at walk.mem(11502): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11503) " "Verilog HDL assignment warning at walk.mem(11503): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11504) " "Verilog HDL assignment warning at walk.mem(11504): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11505) " "Verilog HDL assignment warning at walk.mem(11505): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11506) " "Verilog HDL assignment warning at walk.mem(11506): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11507) " "Verilog HDL assignment warning at walk.mem(11507): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11508) " "Verilog HDL assignment warning at walk.mem(11508): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11509) " "Verilog HDL assignment warning at walk.mem(11509): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11510) " "Verilog HDL assignment warning at walk.mem(11510): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11511) " "Verilog HDL assignment warning at walk.mem(11511): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11512) " "Verilog HDL assignment warning at walk.mem(11512): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11513) " "Verilog HDL assignment warning at walk.mem(11513): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11514) " "Verilog HDL assignment warning at walk.mem(11514): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11515) " "Verilog HDL assignment warning at walk.mem(11515): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11516) " "Verilog HDL assignment warning at walk.mem(11516): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11517) " "Verilog HDL assignment warning at walk.mem(11517): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11518) " "Verilog HDL assignment warning at walk.mem(11518): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11519) " "Verilog HDL assignment warning at walk.mem(11519): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11520) " "Verilog HDL assignment warning at walk.mem(11520): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11533) " "Verilog HDL assignment warning at walk.mem(11533): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11534) " "Verilog HDL assignment warning at walk.mem(11534): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11535) " "Verilog HDL assignment warning at walk.mem(11535): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11536) " "Verilog HDL assignment warning at walk.mem(11536): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11537) " "Verilog HDL assignment warning at walk.mem(11537): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11538) " "Verilog HDL assignment warning at walk.mem(11538): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11539) " "Verilog HDL assignment warning at walk.mem(11539): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11540) " "Verilog HDL assignment warning at walk.mem(11540): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11541) " "Verilog HDL assignment warning at walk.mem(11541): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11563) " "Verilog HDL assignment warning at walk.mem(11563): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11564) " "Verilog HDL assignment warning at walk.mem(11564): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698649 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11565) " "Verilog HDL assignment warning at walk.mem(11565): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11566) " "Verilog HDL assignment warning at walk.mem(11566): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11567) " "Verilog HDL assignment warning at walk.mem(11567): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11568) " "Verilog HDL assignment warning at walk.mem(11568): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11569) " "Verilog HDL assignment warning at walk.mem(11569): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11570) " "Verilog HDL assignment warning at walk.mem(11570): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11571) " "Verilog HDL assignment warning at walk.mem(11571): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11572) " "Verilog HDL assignment warning at walk.mem(11572): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11573) " "Verilog HDL assignment warning at walk.mem(11573): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11574) " "Verilog HDL assignment warning at walk.mem(11574): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11575) " "Verilog HDL assignment warning at walk.mem(11575): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11595) " "Verilog HDL assignment warning at walk.mem(11595): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11596) " "Verilog HDL assignment warning at walk.mem(11596): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11597) " "Verilog HDL assignment warning at walk.mem(11597): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11598) " "Verilog HDL assignment warning at walk.mem(11598): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11599) " "Verilog HDL assignment warning at walk.mem(11599): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11600) " "Verilog HDL assignment warning at walk.mem(11600): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11601) " "Verilog HDL assignment warning at walk.mem(11601): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11602) " "Verilog HDL assignment warning at walk.mem(11602): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11603) " "Verilog HDL assignment warning at walk.mem(11603): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11604) " "Verilog HDL assignment warning at walk.mem(11604): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11605) " "Verilog HDL assignment warning at walk.mem(11605): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11606) " "Verilog HDL assignment warning at walk.mem(11606): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11607) " "Verilog HDL assignment warning at walk.mem(11607): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11629) " "Verilog HDL assignment warning at walk.mem(11629): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11630) " "Verilog HDL assignment warning at walk.mem(11630): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11631) " "Verilog HDL assignment warning at walk.mem(11631): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11632) " "Verilog HDL assignment warning at walk.mem(11632): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11633) " "Verilog HDL assignment warning at walk.mem(11633): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11634) " "Verilog HDL assignment warning at walk.mem(11634): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11635) " "Verilog HDL assignment warning at walk.mem(11635): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11636) " "Verilog HDL assignment warning at walk.mem(11636): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11637) " "Verilog HDL assignment warning at walk.mem(11637): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11638) " "Verilog HDL assignment warning at walk.mem(11638): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11661) " "Verilog HDL assignment warning at walk.mem(11661): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11662) " "Verilog HDL assignment warning at walk.mem(11662): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698650 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11663) " "Verilog HDL assignment warning at walk.mem(11663): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11664) " "Verilog HDL assignment warning at walk.mem(11664): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11665) " "Verilog HDL assignment warning at walk.mem(11665): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11666) " "Verilog HDL assignment warning at walk.mem(11666): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11667) " "Verilog HDL assignment warning at walk.mem(11667): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11668) " "Verilog HDL assignment warning at walk.mem(11668): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11669) " "Verilog HDL assignment warning at walk.mem(11669): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11693) " "Verilog HDL assignment warning at walk.mem(11693): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11694) " "Verilog HDL assignment warning at walk.mem(11694): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11695) " "Verilog HDL assignment warning at walk.mem(11695): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11696) " "Verilog HDL assignment warning at walk.mem(11696): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11697) " "Verilog HDL assignment warning at walk.mem(11697): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11698) " "Verilog HDL assignment warning at walk.mem(11698): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11699) " "Verilog HDL assignment warning at walk.mem(11699): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11700) " "Verilog HDL assignment warning at walk.mem(11700): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11701) " "Verilog HDL assignment warning at walk.mem(11701): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11714) " "Verilog HDL assignment warning at walk.mem(11714): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11715) " "Verilog HDL assignment warning at walk.mem(11715): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11717) " "Verilog HDL assignment warning at walk.mem(11717): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11718) " "Verilog HDL assignment warning at walk.mem(11718): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11719) " "Verilog HDL assignment warning at walk.mem(11719): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11722) " "Verilog HDL assignment warning at walk.mem(11722): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11724) " "Verilog HDL assignment warning at walk.mem(11724): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11726) " "Verilog HDL assignment warning at walk.mem(11726): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11727) " "Verilog HDL assignment warning at walk.mem(11727): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11729) " "Verilog HDL assignment warning at walk.mem(11729): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11731) " "Verilog HDL assignment warning at walk.mem(11731): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11732) " "Verilog HDL assignment warning at walk.mem(11732): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11733) " "Verilog HDL assignment warning at walk.mem(11733): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11734) " "Verilog HDL assignment warning at walk.mem(11734): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11735) " "Verilog HDL assignment warning at walk.mem(11735): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11736) " "Verilog HDL assignment warning at walk.mem(11736): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11737) " "Verilog HDL assignment warning at walk.mem(11737): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11739) " "Verilog HDL assignment warning at walk.mem(11739): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11740) " "Verilog HDL assignment warning at walk.mem(11740): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11742) " "Verilog HDL assignment warning at walk.mem(11742): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11744) " "Verilog HDL assignment warning at walk.mem(11744): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11745) " "Verilog HDL assignment warning at walk.mem(11745): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11746) " "Verilog HDL assignment warning at walk.mem(11746): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11747) " "Verilog HDL assignment warning at walk.mem(11747): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698651 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11748) " "Verilog HDL assignment warning at walk.mem(11748): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11749) " "Verilog HDL assignment warning at walk.mem(11749): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11750) " "Verilog HDL assignment warning at walk.mem(11750): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11751) " "Verilog HDL assignment warning at walk.mem(11751): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11752) " "Verilog HDL assignment warning at walk.mem(11752): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11753) " "Verilog HDL assignment warning at walk.mem(11753): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11754) " "Verilog HDL assignment warning at walk.mem(11754): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11755) " "Verilog HDL assignment warning at walk.mem(11755): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11756) " "Verilog HDL assignment warning at walk.mem(11756): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11757) " "Verilog HDL assignment warning at walk.mem(11757): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11758) " "Verilog HDL assignment warning at walk.mem(11758): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11759) " "Verilog HDL assignment warning at walk.mem(11759): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11760) " "Verilog HDL assignment warning at walk.mem(11760): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11761) " "Verilog HDL assignment warning at walk.mem(11761): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11762) " "Verilog HDL assignment warning at walk.mem(11762): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11763) " "Verilog HDL assignment warning at walk.mem(11763): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11764) " "Verilog HDL assignment warning at walk.mem(11764): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11765) " "Verilog HDL assignment warning at walk.mem(11765): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11766) " "Verilog HDL assignment warning at walk.mem(11766): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11767) " "Verilog HDL assignment warning at walk.mem(11767): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11768) " "Verilog HDL assignment warning at walk.mem(11768): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11769) " "Verilog HDL assignment warning at walk.mem(11769): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11770) " "Verilog HDL assignment warning at walk.mem(11770): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11771) " "Verilog HDL assignment warning at walk.mem(11771): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11772) " "Verilog HDL assignment warning at walk.mem(11772): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11773) " "Verilog HDL assignment warning at walk.mem(11773): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11774) " "Verilog HDL assignment warning at walk.mem(11774): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11775) " "Verilog HDL assignment warning at walk.mem(11775): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11776) " "Verilog HDL assignment warning at walk.mem(11776): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11789) " "Verilog HDL assignment warning at walk.mem(11789): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11790) " "Verilog HDL assignment warning at walk.mem(11790): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11791) " "Verilog HDL assignment warning at walk.mem(11791): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11792) " "Verilog HDL assignment warning at walk.mem(11792): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11793) " "Verilog HDL assignment warning at walk.mem(11793): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11794) " "Verilog HDL assignment warning at walk.mem(11794): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11795) " "Verilog HDL assignment warning at walk.mem(11795): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11796) " "Verilog HDL assignment warning at walk.mem(11796): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11797) " "Verilog HDL assignment warning at walk.mem(11797): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11798) " "Verilog HDL assignment warning at walk.mem(11798): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11818) " "Verilog HDL assignment warning at walk.mem(11818): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11819) " "Verilog HDL assignment warning at walk.mem(11819): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698652 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11820) " "Verilog HDL assignment warning at walk.mem(11820): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11821) " "Verilog HDL assignment warning at walk.mem(11821): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11822) " "Verilog HDL assignment warning at walk.mem(11822): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11823) " "Verilog HDL assignment warning at walk.mem(11823): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11824) " "Verilog HDL assignment warning at walk.mem(11824): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11825) " "Verilog HDL assignment warning at walk.mem(11825): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11826) " "Verilog HDL assignment warning at walk.mem(11826): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11827) " "Verilog HDL assignment warning at walk.mem(11827): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11828) " "Verilog HDL assignment warning at walk.mem(11828): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11829) " "Verilog HDL assignment warning at walk.mem(11829): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11830) " "Verilog HDL assignment warning at walk.mem(11830): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11831) " "Verilog HDL assignment warning at walk.mem(11831): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11850) " "Verilog HDL assignment warning at walk.mem(11850): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11851) " "Verilog HDL assignment warning at walk.mem(11851): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11852) " "Verilog HDL assignment warning at walk.mem(11852): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11853) " "Verilog HDL assignment warning at walk.mem(11853): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11854) " "Verilog HDL assignment warning at walk.mem(11854): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11855) " "Verilog HDL assignment warning at walk.mem(11855): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11856) " "Verilog HDL assignment warning at walk.mem(11856): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11857) " "Verilog HDL assignment warning at walk.mem(11857): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11858) " "Verilog HDL assignment warning at walk.mem(11858): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11859) " "Verilog HDL assignment warning at walk.mem(11859): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11860) " "Verilog HDL assignment warning at walk.mem(11860): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11861) " "Verilog HDL assignment warning at walk.mem(11861): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11862) " "Verilog HDL assignment warning at walk.mem(11862): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11863) " "Verilog HDL assignment warning at walk.mem(11863): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11884) " "Verilog HDL assignment warning at walk.mem(11884): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11885) " "Verilog HDL assignment warning at walk.mem(11885): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11886) " "Verilog HDL assignment warning at walk.mem(11886): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11887) " "Verilog HDL assignment warning at walk.mem(11887): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11888) " "Verilog HDL assignment warning at walk.mem(11888): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11889) " "Verilog HDL assignment warning at walk.mem(11889): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11890) " "Verilog HDL assignment warning at walk.mem(11890): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11891) " "Verilog HDL assignment warning at walk.mem(11891): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11892) " "Verilog HDL assignment warning at walk.mem(11892): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11893) " "Verilog HDL assignment warning at walk.mem(11893): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11894) " "Verilog HDL assignment warning at walk.mem(11894): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11895) " "Verilog HDL assignment warning at walk.mem(11895): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11896) " "Verilog HDL assignment warning at walk.mem(11896): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11917) " "Verilog HDL assignment warning at walk.mem(11917): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11918) " "Verilog HDL assignment warning at walk.mem(11918): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698653 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11919) " "Verilog HDL assignment warning at walk.mem(11919): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11920) " "Verilog HDL assignment warning at walk.mem(11920): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11921) " "Verilog HDL assignment warning at walk.mem(11921): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11922) " "Verilog HDL assignment warning at walk.mem(11922): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11923) " "Verilog HDL assignment warning at walk.mem(11923): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11924) " "Verilog HDL assignment warning at walk.mem(11924): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11925) " "Verilog HDL assignment warning at walk.mem(11925): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11926) " "Verilog HDL assignment warning at walk.mem(11926): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11948) " "Verilog HDL assignment warning at walk.mem(11948): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11949) " "Verilog HDL assignment warning at walk.mem(11949): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11950) " "Verilog HDL assignment warning at walk.mem(11950): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11951) " "Verilog HDL assignment warning at walk.mem(11951): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11952) " "Verilog HDL assignment warning at walk.mem(11952): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11953) " "Verilog HDL assignment warning at walk.mem(11953): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11954) " "Verilog HDL assignment warning at walk.mem(11954): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11955) " "Verilog HDL assignment warning at walk.mem(11955): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11956) " "Verilog HDL assignment warning at walk.mem(11956): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11957) " "Verilog HDL assignment warning at walk.mem(11957): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11970) " "Verilog HDL assignment warning at walk.mem(11970): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11971) " "Verilog HDL assignment warning at walk.mem(11971): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11973) " "Verilog HDL assignment warning at walk.mem(11973): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11975) " "Verilog HDL assignment warning at walk.mem(11975): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11976) " "Verilog HDL assignment warning at walk.mem(11976): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11977) " "Verilog HDL assignment warning at walk.mem(11977): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11978) " "Verilog HDL assignment warning at walk.mem(11978): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11979) " "Verilog HDL assignment warning at walk.mem(11979): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11980) " "Verilog HDL assignment warning at walk.mem(11980): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11982) " "Verilog HDL assignment warning at walk.mem(11982): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11983) " "Verilog HDL assignment warning at walk.mem(11983): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11985) " "Verilog HDL assignment warning at walk.mem(11985): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11987) " "Verilog HDL assignment warning at walk.mem(11987): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11988) " "Verilog HDL assignment warning at walk.mem(11988): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11989) " "Verilog HDL assignment warning at walk.mem(11989): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11990) " "Verilog HDL assignment warning at walk.mem(11990): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11991) " "Verilog HDL assignment warning at walk.mem(11991): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11993) " "Verilog HDL assignment warning at walk.mem(11993): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11994) " "Verilog HDL assignment warning at walk.mem(11994): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11995) " "Verilog HDL assignment warning at walk.mem(11995): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11997) " "Verilog HDL assignment warning at walk.mem(11997): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11998) " "Verilog HDL assignment warning at walk.mem(11998): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(11999) " "Verilog HDL assignment warning at walk.mem(11999): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 11999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698654 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12001) " "Verilog HDL assignment warning at walk.mem(12001): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12002) " "Verilog HDL assignment warning at walk.mem(12002): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12003) " "Verilog HDL assignment warning at walk.mem(12003): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12004) " "Verilog HDL assignment warning at walk.mem(12004): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12005) " "Verilog HDL assignment warning at walk.mem(12005): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12006) " "Verilog HDL assignment warning at walk.mem(12006): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12007) " "Verilog HDL assignment warning at walk.mem(12007): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12008) " "Verilog HDL assignment warning at walk.mem(12008): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12009) " "Verilog HDL assignment warning at walk.mem(12009): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12010) " "Verilog HDL assignment warning at walk.mem(12010): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12011) " "Verilog HDL assignment warning at walk.mem(12011): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12012) " "Verilog HDL assignment warning at walk.mem(12012): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12013) " "Verilog HDL assignment warning at walk.mem(12013): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12014) " "Verilog HDL assignment warning at walk.mem(12014): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12015) " "Verilog HDL assignment warning at walk.mem(12015): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12016) " "Verilog HDL assignment warning at walk.mem(12016): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12017) " "Verilog HDL assignment warning at walk.mem(12017): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12018) " "Verilog HDL assignment warning at walk.mem(12018): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12019) " "Verilog HDL assignment warning at walk.mem(12019): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12020) " "Verilog HDL assignment warning at walk.mem(12020): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12021) " "Verilog HDL assignment warning at walk.mem(12021): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12023) " "Verilog HDL assignment warning at walk.mem(12023): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12024) " "Verilog HDL assignment warning at walk.mem(12024): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12025) " "Verilog HDL assignment warning at walk.mem(12025): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12026) " "Verilog HDL assignment warning at walk.mem(12026): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12027) " "Verilog HDL assignment warning at walk.mem(12027): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12028) " "Verilog HDL assignment warning at walk.mem(12028): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12029) " "Verilog HDL assignment warning at walk.mem(12029): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12030) " "Verilog HDL assignment warning at walk.mem(12030): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12031) " "Verilog HDL assignment warning at walk.mem(12031): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12032) " "Verilog HDL assignment warning at walk.mem(12032): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12045) " "Verilog HDL assignment warning at walk.mem(12045): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12046) " "Verilog HDL assignment warning at walk.mem(12046): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12047) " "Verilog HDL assignment warning at walk.mem(12047): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12048) " "Verilog HDL assignment warning at walk.mem(12048): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12049) " "Verilog HDL assignment warning at walk.mem(12049): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12050) " "Verilog HDL assignment warning at walk.mem(12050): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12051) " "Verilog HDL assignment warning at walk.mem(12051): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12052) " "Verilog HDL assignment warning at walk.mem(12052): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12053) " "Verilog HDL assignment warning at walk.mem(12053): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12054) " "Verilog HDL assignment warning at walk.mem(12054): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698655 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12073) " "Verilog HDL assignment warning at walk.mem(12073): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12074) " "Verilog HDL assignment warning at walk.mem(12074): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12075) " "Verilog HDL assignment warning at walk.mem(12075): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12076) " "Verilog HDL assignment warning at walk.mem(12076): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12077) " "Verilog HDL assignment warning at walk.mem(12077): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12078) " "Verilog HDL assignment warning at walk.mem(12078): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12079) " "Verilog HDL assignment warning at walk.mem(12079): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12080) " "Verilog HDL assignment warning at walk.mem(12080): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12081) " "Verilog HDL assignment warning at walk.mem(12081): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12082) " "Verilog HDL assignment warning at walk.mem(12082): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12083) " "Verilog HDL assignment warning at walk.mem(12083): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12084) " "Verilog HDL assignment warning at walk.mem(12084): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12085) " "Verilog HDL assignment warning at walk.mem(12085): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12086) " "Verilog HDL assignment warning at walk.mem(12086): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12105) " "Verilog HDL assignment warning at walk.mem(12105): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12106) " "Verilog HDL assignment warning at walk.mem(12106): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12107) " "Verilog HDL assignment warning at walk.mem(12107): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12108) " "Verilog HDL assignment warning at walk.mem(12108): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12109) " "Verilog HDL assignment warning at walk.mem(12109): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12110) " "Verilog HDL assignment warning at walk.mem(12110): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12111) " "Verilog HDL assignment warning at walk.mem(12111): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12112) " "Verilog HDL assignment warning at walk.mem(12112): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12113) " "Verilog HDL assignment warning at walk.mem(12113): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12114) " "Verilog HDL assignment warning at walk.mem(12114): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12115) " "Verilog HDL assignment warning at walk.mem(12115): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12116) " "Verilog HDL assignment warning at walk.mem(12116): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12117) " "Verilog HDL assignment warning at walk.mem(12117): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12118) " "Verilog HDL assignment warning at walk.mem(12118): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12119) " "Verilog HDL assignment warning at walk.mem(12119): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12139) " "Verilog HDL assignment warning at walk.mem(12139): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12140) " "Verilog HDL assignment warning at walk.mem(12140): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12141) " "Verilog HDL assignment warning at walk.mem(12141): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12142) " "Verilog HDL assignment warning at walk.mem(12142): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12143) " "Verilog HDL assignment warning at walk.mem(12143): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12144) " "Verilog HDL assignment warning at walk.mem(12144): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12145) " "Verilog HDL assignment warning at walk.mem(12145): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12146) " "Verilog HDL assignment warning at walk.mem(12146): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12147) " "Verilog HDL assignment warning at walk.mem(12147): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12148) " "Verilog HDL assignment warning at walk.mem(12148): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698656 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12149) " "Verilog HDL assignment warning at walk.mem(12149): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12150) " "Verilog HDL assignment warning at walk.mem(12150): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12151) " "Verilog HDL assignment warning at walk.mem(12151): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12152) " "Verilog HDL assignment warning at walk.mem(12152): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12153) " "Verilog HDL assignment warning at walk.mem(12153): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12173) " "Verilog HDL assignment warning at walk.mem(12173): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12174) " "Verilog HDL assignment warning at walk.mem(12174): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12175) " "Verilog HDL assignment warning at walk.mem(12175): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12176) " "Verilog HDL assignment warning at walk.mem(12176): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12177) " "Verilog HDL assignment warning at walk.mem(12177): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12178) " "Verilog HDL assignment warning at walk.mem(12178): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12179) " "Verilog HDL assignment warning at walk.mem(12179): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12180) " "Verilog HDL assignment warning at walk.mem(12180): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12181) " "Verilog HDL assignment warning at walk.mem(12181): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12182) " "Verilog HDL assignment warning at walk.mem(12182): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12203) " "Verilog HDL assignment warning at walk.mem(12203): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12204) " "Verilog HDL assignment warning at walk.mem(12204): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12205) " "Verilog HDL assignment warning at walk.mem(12205): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12206) " "Verilog HDL assignment warning at walk.mem(12206): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12207) " "Verilog HDL assignment warning at walk.mem(12207): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12208) " "Verilog HDL assignment warning at walk.mem(12208): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12209) " "Verilog HDL assignment warning at walk.mem(12209): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12210) " "Verilog HDL assignment warning at walk.mem(12210): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12211) " "Verilog HDL assignment warning at walk.mem(12211): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12212) " "Verilog HDL assignment warning at walk.mem(12212): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12213) " "Verilog HDL assignment warning at walk.mem(12213): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12214) " "Verilog HDL assignment warning at walk.mem(12214): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12215) " "Verilog HDL assignment warning at walk.mem(12215): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12226) " "Verilog HDL assignment warning at walk.mem(12226): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12227) " "Verilog HDL assignment warning at walk.mem(12227): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12228) " "Verilog HDL assignment warning at walk.mem(12228): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12229) " "Verilog HDL assignment warning at walk.mem(12229): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12230) " "Verilog HDL assignment warning at walk.mem(12230): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12231) " "Verilog HDL assignment warning at walk.mem(12231): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12233) " "Verilog HDL assignment warning at walk.mem(12233): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12234) " "Verilog HDL assignment warning at walk.mem(12234): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12235) " "Verilog HDL assignment warning at walk.mem(12235): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698657 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12238) " "Verilog HDL assignment warning at walk.mem(12238): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12239) " "Verilog HDL assignment warning at walk.mem(12239): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12240) " "Verilog HDL assignment warning at walk.mem(12240): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12241) " "Verilog HDL assignment warning at walk.mem(12241): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12242) " "Verilog HDL assignment warning at walk.mem(12242): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12243) " "Verilog HDL assignment warning at walk.mem(12243): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12244) " "Verilog HDL assignment warning at walk.mem(12244): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12245) " "Verilog HDL assignment warning at walk.mem(12245): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12247) " "Verilog HDL assignment warning at walk.mem(12247): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12248) " "Verilog HDL assignment warning at walk.mem(12248): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12249) " "Verilog HDL assignment warning at walk.mem(12249): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12250) " "Verilog HDL assignment warning at walk.mem(12250): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12252) " "Verilog HDL assignment warning at walk.mem(12252): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12253) " "Verilog HDL assignment warning at walk.mem(12253): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12254) " "Verilog HDL assignment warning at walk.mem(12254): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12255) " "Verilog HDL assignment warning at walk.mem(12255): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12256) " "Verilog HDL assignment warning at walk.mem(12256): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12257) " "Verilog HDL assignment warning at walk.mem(12257): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12258) " "Verilog HDL assignment warning at walk.mem(12258): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12259) " "Verilog HDL assignment warning at walk.mem(12259): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12260) " "Verilog HDL assignment warning at walk.mem(12260): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12261) " "Verilog HDL assignment warning at walk.mem(12261): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12262) " "Verilog HDL assignment warning at walk.mem(12262): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12263) " "Verilog HDL assignment warning at walk.mem(12263): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12264) " "Verilog HDL assignment warning at walk.mem(12264): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12265) " "Verilog HDL assignment warning at walk.mem(12265): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12266) " "Verilog HDL assignment warning at walk.mem(12266): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12267) " "Verilog HDL assignment warning at walk.mem(12267): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12268) " "Verilog HDL assignment warning at walk.mem(12268): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12269) " "Verilog HDL assignment warning at walk.mem(12269): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12270) " "Verilog HDL assignment warning at walk.mem(12270): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12271) " "Verilog HDL assignment warning at walk.mem(12271): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12272) " "Verilog HDL assignment warning at walk.mem(12272): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12273) " "Verilog HDL assignment warning at walk.mem(12273): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12274) " "Verilog HDL assignment warning at walk.mem(12274): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12275) " "Verilog HDL assignment warning at walk.mem(12275): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12276) " "Verilog HDL assignment warning at walk.mem(12276): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12277) " "Verilog HDL assignment warning at walk.mem(12277): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698658 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12279) " "Verilog HDL assignment warning at walk.mem(12279): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12280) " "Verilog HDL assignment warning at walk.mem(12280): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12281) " "Verilog HDL assignment warning at walk.mem(12281): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12282) " "Verilog HDL assignment warning at walk.mem(12282): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12283) " "Verilog HDL assignment warning at walk.mem(12283): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12284) " "Verilog HDL assignment warning at walk.mem(12284): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12285) " "Verilog HDL assignment warning at walk.mem(12285): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12286) " "Verilog HDL assignment warning at walk.mem(12286): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12287) " "Verilog HDL assignment warning at walk.mem(12287): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12288) " "Verilog HDL assignment warning at walk.mem(12288): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12300) " "Verilog HDL assignment warning at walk.mem(12300): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12301) " "Verilog HDL assignment warning at walk.mem(12301): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12302) " "Verilog HDL assignment warning at walk.mem(12302): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12303) " "Verilog HDL assignment warning at walk.mem(12303): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12304) " "Verilog HDL assignment warning at walk.mem(12304): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12305) " "Verilog HDL assignment warning at walk.mem(12305): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12306) " "Verilog HDL assignment warning at walk.mem(12306): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12307) " "Verilog HDL assignment warning at walk.mem(12307): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12308) " "Verilog HDL assignment warning at walk.mem(12308): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12309) " "Verilog HDL assignment warning at walk.mem(12309): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12310) " "Verilog HDL assignment warning at walk.mem(12310): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12328) " "Verilog HDL assignment warning at walk.mem(12328): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12329) " "Verilog HDL assignment warning at walk.mem(12329): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12330) " "Verilog HDL assignment warning at walk.mem(12330): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12331) " "Verilog HDL assignment warning at walk.mem(12331): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12332) " "Verilog HDL assignment warning at walk.mem(12332): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12333) " "Verilog HDL assignment warning at walk.mem(12333): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12334) " "Verilog HDL assignment warning at walk.mem(12334): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12335) " "Verilog HDL assignment warning at walk.mem(12335): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12336) " "Verilog HDL assignment warning at walk.mem(12336): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12337) " "Verilog HDL assignment warning at walk.mem(12337): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12338) " "Verilog HDL assignment warning at walk.mem(12338): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12339) " "Verilog HDL assignment warning at walk.mem(12339): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12340) " "Verilog HDL assignment warning at walk.mem(12340): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12341) " "Verilog HDL assignment warning at walk.mem(12341): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12342) " "Verilog HDL assignment warning at walk.mem(12342): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12360) " "Verilog HDL assignment warning at walk.mem(12360): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12361) " "Verilog HDL assignment warning at walk.mem(12361): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698659 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12362) " "Verilog HDL assignment warning at walk.mem(12362): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12363) " "Verilog HDL assignment warning at walk.mem(12363): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12364) " "Verilog HDL assignment warning at walk.mem(12364): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12365) " "Verilog HDL assignment warning at walk.mem(12365): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12366) " "Verilog HDL assignment warning at walk.mem(12366): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12367) " "Verilog HDL assignment warning at walk.mem(12367): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12368) " "Verilog HDL assignment warning at walk.mem(12368): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12369) " "Verilog HDL assignment warning at walk.mem(12369): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12370) " "Verilog HDL assignment warning at walk.mem(12370): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12371) " "Verilog HDL assignment warning at walk.mem(12371): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12372) " "Verilog HDL assignment warning at walk.mem(12372): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12373) " "Verilog HDL assignment warning at walk.mem(12373): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12374) " "Verilog HDL assignment warning at walk.mem(12374): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12376) " "Verilog HDL assignment warning at walk.mem(12376): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12394) " "Verilog HDL assignment warning at walk.mem(12394): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12395) " "Verilog HDL assignment warning at walk.mem(12395): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12396) " "Verilog HDL assignment warning at walk.mem(12396): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12397) " "Verilog HDL assignment warning at walk.mem(12397): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12398) " "Verilog HDL assignment warning at walk.mem(12398): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12399) " "Verilog HDL assignment warning at walk.mem(12399): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12400) " "Verilog HDL assignment warning at walk.mem(12400): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12401) " "Verilog HDL assignment warning at walk.mem(12401): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12402) " "Verilog HDL assignment warning at walk.mem(12402): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12403) " "Verilog HDL assignment warning at walk.mem(12403): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12404) " "Verilog HDL assignment warning at walk.mem(12404): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12405) " "Verilog HDL assignment warning at walk.mem(12405): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12406) " "Verilog HDL assignment warning at walk.mem(12406): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12407) " "Verilog HDL assignment warning at walk.mem(12407): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12408) " "Verilog HDL assignment warning at walk.mem(12408): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12428) " "Verilog HDL assignment warning at walk.mem(12428): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12429) " "Verilog HDL assignment warning at walk.mem(12429): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12430) " "Verilog HDL assignment warning at walk.mem(12430): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12431) " "Verilog HDL assignment warning at walk.mem(12431): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12432) " "Verilog HDL assignment warning at walk.mem(12432): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12433) " "Verilog HDL assignment warning at walk.mem(12433): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12434) " "Verilog HDL assignment warning at walk.mem(12434): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12435) " "Verilog HDL assignment warning at walk.mem(12435): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12436) " "Verilog HDL assignment warning at walk.mem(12436): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698660 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12437) " "Verilog HDL assignment warning at walk.mem(12437): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12438) " "Verilog HDL assignment warning at walk.mem(12438): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12461) " "Verilog HDL assignment warning at walk.mem(12461): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12462) " "Verilog HDL assignment warning at walk.mem(12462): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12463) " "Verilog HDL assignment warning at walk.mem(12463): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12464) " "Verilog HDL assignment warning at walk.mem(12464): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12465) " "Verilog HDL assignment warning at walk.mem(12465): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12466) " "Verilog HDL assignment warning at walk.mem(12466): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12467) " "Verilog HDL assignment warning at walk.mem(12467): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12468) " "Verilog HDL assignment warning at walk.mem(12468): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12469) " "Verilog HDL assignment warning at walk.mem(12469): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12470) " "Verilog HDL assignment warning at walk.mem(12470): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12471) " "Verilog HDL assignment warning at walk.mem(12471): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12482) " "Verilog HDL assignment warning at walk.mem(12482): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12483) " "Verilog HDL assignment warning at walk.mem(12483): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12484) " "Verilog HDL assignment warning at walk.mem(12484): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12485) " "Verilog HDL assignment warning at walk.mem(12485): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12486) " "Verilog HDL assignment warning at walk.mem(12486): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12487) " "Verilog HDL assignment warning at walk.mem(12487): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12489) " "Verilog HDL assignment warning at walk.mem(12489): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12490) " "Verilog HDL assignment warning at walk.mem(12490): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12491) " "Verilog HDL assignment warning at walk.mem(12491): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12492) " "Verilog HDL assignment warning at walk.mem(12492): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12494) " "Verilog HDL assignment warning at walk.mem(12494): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12495) " "Verilog HDL assignment warning at walk.mem(12495): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12496) " "Verilog HDL assignment warning at walk.mem(12496): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12497) " "Verilog HDL assignment warning at walk.mem(12497): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12499) " "Verilog HDL assignment warning at walk.mem(12499): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12500) " "Verilog HDL assignment warning at walk.mem(12500): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12501) " "Verilog HDL assignment warning at walk.mem(12501): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12503) " "Verilog HDL assignment warning at walk.mem(12503): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12504) " "Verilog HDL assignment warning at walk.mem(12504): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12505) " "Verilog HDL assignment warning at walk.mem(12505): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12506) " "Verilog HDL assignment warning at walk.mem(12506): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12507) " "Verilog HDL assignment warning at walk.mem(12507): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12508) " "Verilog HDL assignment warning at walk.mem(12508): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12509) " "Verilog HDL assignment warning at walk.mem(12509): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12510) " "Verilog HDL assignment warning at walk.mem(12510): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12511) " "Verilog HDL assignment warning at walk.mem(12511): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698661 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12513) " "Verilog HDL assignment warning at walk.mem(12513): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12514) " "Verilog HDL assignment warning at walk.mem(12514): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12515) " "Verilog HDL assignment warning at walk.mem(12515): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12516) " "Verilog HDL assignment warning at walk.mem(12516): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12517) " "Verilog HDL assignment warning at walk.mem(12517): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12518) " "Verilog HDL assignment warning at walk.mem(12518): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12519) " "Verilog HDL assignment warning at walk.mem(12519): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12520) " "Verilog HDL assignment warning at walk.mem(12520): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12521) " "Verilog HDL assignment warning at walk.mem(12521): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12522) " "Verilog HDL assignment warning at walk.mem(12522): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12523) " "Verilog HDL assignment warning at walk.mem(12523): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12524) " "Verilog HDL assignment warning at walk.mem(12524): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12525) " "Verilog HDL assignment warning at walk.mem(12525): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12526) " "Verilog HDL assignment warning at walk.mem(12526): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12527) " "Verilog HDL assignment warning at walk.mem(12527): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12528) " "Verilog HDL assignment warning at walk.mem(12528): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12529) " "Verilog HDL assignment warning at walk.mem(12529): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12530) " "Verilog HDL assignment warning at walk.mem(12530): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12531) " "Verilog HDL assignment warning at walk.mem(12531): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12532) " "Verilog HDL assignment warning at walk.mem(12532): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12533) " "Verilog HDL assignment warning at walk.mem(12533): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12535) " "Verilog HDL assignment warning at walk.mem(12535): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12536) " "Verilog HDL assignment warning at walk.mem(12536): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12537) " "Verilog HDL assignment warning at walk.mem(12537): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12538) " "Verilog HDL assignment warning at walk.mem(12538): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12539) " "Verilog HDL assignment warning at walk.mem(12539): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12540) " "Verilog HDL assignment warning at walk.mem(12540): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12541) " "Verilog HDL assignment warning at walk.mem(12541): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12542) " "Verilog HDL assignment warning at walk.mem(12542): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12543) " "Verilog HDL assignment warning at walk.mem(12543): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12544) " "Verilog HDL assignment warning at walk.mem(12544): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12556) " "Verilog HDL assignment warning at walk.mem(12556): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698662 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12557) " "Verilog HDL assignment warning at walk.mem(12557): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12558) " "Verilog HDL assignment warning at walk.mem(12558): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12559) " "Verilog HDL assignment warning at walk.mem(12559): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12560) " "Verilog HDL assignment warning at walk.mem(12560): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12561) " "Verilog HDL assignment warning at walk.mem(12561): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12562) " "Verilog HDL assignment warning at walk.mem(12562): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12563) " "Verilog HDL assignment warning at walk.mem(12563): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12564) " "Verilog HDL assignment warning at walk.mem(12564): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12565) " "Verilog HDL assignment warning at walk.mem(12565): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12566) " "Verilog HDL assignment warning at walk.mem(12566): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12584) " "Verilog HDL assignment warning at walk.mem(12584): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12585) " "Verilog HDL assignment warning at walk.mem(12585): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12586) " "Verilog HDL assignment warning at walk.mem(12586): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12587) " "Verilog HDL assignment warning at walk.mem(12587): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12588) " "Verilog HDL assignment warning at walk.mem(12588): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12589) " "Verilog HDL assignment warning at walk.mem(12589): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12590) " "Verilog HDL assignment warning at walk.mem(12590): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12591) " "Verilog HDL assignment warning at walk.mem(12591): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12592) " "Verilog HDL assignment warning at walk.mem(12592): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12593) " "Verilog HDL assignment warning at walk.mem(12593): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12594) " "Verilog HDL assignment warning at walk.mem(12594): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12595) " "Verilog HDL assignment warning at walk.mem(12595): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12596) " "Verilog HDL assignment warning at walk.mem(12596): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12597) " "Verilog HDL assignment warning at walk.mem(12597): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12598) " "Verilog HDL assignment warning at walk.mem(12598): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12615) " "Verilog HDL assignment warning at walk.mem(12615): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12616) " "Verilog HDL assignment warning at walk.mem(12616): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12617) " "Verilog HDL assignment warning at walk.mem(12617): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12618) " "Verilog HDL assignment warning at walk.mem(12618): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12619) " "Verilog HDL assignment warning at walk.mem(12619): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12620) " "Verilog HDL assignment warning at walk.mem(12620): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12621) " "Verilog HDL assignment warning at walk.mem(12621): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12622) " "Verilog HDL assignment warning at walk.mem(12622): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12623) " "Verilog HDL assignment warning at walk.mem(12623): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12624) " "Verilog HDL assignment warning at walk.mem(12624): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12625) " "Verilog HDL assignment warning at walk.mem(12625): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12626) " "Verilog HDL assignment warning at walk.mem(12626): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12627) " "Verilog HDL assignment warning at walk.mem(12627): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698663 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12628) " "Verilog HDL assignment warning at walk.mem(12628): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12629) " "Verilog HDL assignment warning at walk.mem(12629): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12630) " "Verilog HDL assignment warning at walk.mem(12630): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12650) " "Verilog HDL assignment warning at walk.mem(12650): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12651) " "Verilog HDL assignment warning at walk.mem(12651): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12652) " "Verilog HDL assignment warning at walk.mem(12652): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12653) " "Verilog HDL assignment warning at walk.mem(12653): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12654) " "Verilog HDL assignment warning at walk.mem(12654): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12655) " "Verilog HDL assignment warning at walk.mem(12655): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12656) " "Verilog HDL assignment warning at walk.mem(12656): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12657) " "Verilog HDL assignment warning at walk.mem(12657): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12658) " "Verilog HDL assignment warning at walk.mem(12658): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12659) " "Verilog HDL assignment warning at walk.mem(12659): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12660) " "Verilog HDL assignment warning at walk.mem(12660): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12661) " "Verilog HDL assignment warning at walk.mem(12661): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12662) " "Verilog HDL assignment warning at walk.mem(12662): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12663) " "Verilog HDL assignment warning at walk.mem(12663): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12665) " "Verilog HDL assignment warning at walk.mem(12665): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12684) " "Verilog HDL assignment warning at walk.mem(12684): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12685) " "Verilog HDL assignment warning at walk.mem(12685): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12686) " "Verilog HDL assignment warning at walk.mem(12686): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12687) " "Verilog HDL assignment warning at walk.mem(12687): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12688) " "Verilog HDL assignment warning at walk.mem(12688): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12689) " "Verilog HDL assignment warning at walk.mem(12689): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12690) " "Verilog HDL assignment warning at walk.mem(12690): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12691) " "Verilog HDL assignment warning at walk.mem(12691): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12692) " "Verilog HDL assignment warning at walk.mem(12692): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12693) " "Verilog HDL assignment warning at walk.mem(12693): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12694) " "Verilog HDL assignment warning at walk.mem(12694): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12716) " "Verilog HDL assignment warning at walk.mem(12716): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12717) " "Verilog HDL assignment warning at walk.mem(12717): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12718) " "Verilog HDL assignment warning at walk.mem(12718): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12719) " "Verilog HDL assignment warning at walk.mem(12719): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12720) " "Verilog HDL assignment warning at walk.mem(12720): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12721) " "Verilog HDL assignment warning at walk.mem(12721): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12722) " "Verilog HDL assignment warning at walk.mem(12722): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12723) " "Verilog HDL assignment warning at walk.mem(12723): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12724) " "Verilog HDL assignment warning at walk.mem(12724): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12725) " "Verilog HDL assignment warning at walk.mem(12725): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12726) " "Verilog HDL assignment warning at walk.mem(12726): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12727) " "Verilog HDL assignment warning at walk.mem(12727): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12738) " "Verilog HDL assignment warning at walk.mem(12738): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12739) " "Verilog HDL assignment warning at walk.mem(12739): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12740) " "Verilog HDL assignment warning at walk.mem(12740): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12741) " "Verilog HDL assignment warning at walk.mem(12741): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12743) " "Verilog HDL assignment warning at walk.mem(12743): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698664 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12744) " "Verilog HDL assignment warning at walk.mem(12744): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12745) " "Verilog HDL assignment warning at walk.mem(12745): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12746) " "Verilog HDL assignment warning at walk.mem(12746): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12747) " "Verilog HDL assignment warning at walk.mem(12747): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12748) " "Verilog HDL assignment warning at walk.mem(12748): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12749) " "Verilog HDL assignment warning at walk.mem(12749): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12750) " "Verilog HDL assignment warning at walk.mem(12750): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12751) " "Verilog HDL assignment warning at walk.mem(12751): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12753) " "Verilog HDL assignment warning at walk.mem(12753): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12754) " "Verilog HDL assignment warning at walk.mem(12754): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12755) " "Verilog HDL assignment warning at walk.mem(12755): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12756) " "Verilog HDL assignment warning at walk.mem(12756): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12757) " "Verilog HDL assignment warning at walk.mem(12757): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12758) " "Verilog HDL assignment warning at walk.mem(12758): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12760) " "Verilog HDL assignment warning at walk.mem(12760): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12761) " "Verilog HDL assignment warning at walk.mem(12761): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12762) " "Verilog HDL assignment warning at walk.mem(12762): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12763) " "Verilog HDL assignment warning at walk.mem(12763): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12764) " "Verilog HDL assignment warning at walk.mem(12764): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12765) " "Verilog HDL assignment warning at walk.mem(12765): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12766) " "Verilog HDL assignment warning at walk.mem(12766): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12767) " "Verilog HDL assignment warning at walk.mem(12767): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12768) " "Verilog HDL assignment warning at walk.mem(12768): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12769) " "Verilog HDL assignment warning at walk.mem(12769): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12770) " "Verilog HDL assignment warning at walk.mem(12770): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12771) " "Verilog HDL assignment warning at walk.mem(12771): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12772) " "Verilog HDL assignment warning at walk.mem(12772): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12773) " "Verilog HDL assignment warning at walk.mem(12773): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12774) " "Verilog HDL assignment warning at walk.mem(12774): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12775) " "Verilog HDL assignment warning at walk.mem(12775): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12776) " "Verilog HDL assignment warning at walk.mem(12776): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12777) " "Verilog HDL assignment warning at walk.mem(12777): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12778) " "Verilog HDL assignment warning at walk.mem(12778): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12779) " "Verilog HDL assignment warning at walk.mem(12779): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12780) " "Verilog HDL assignment warning at walk.mem(12780): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12781) " "Verilog HDL assignment warning at walk.mem(12781): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12782) " "Verilog HDL assignment warning at walk.mem(12782): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698666 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12783) " "Verilog HDL assignment warning at walk.mem(12783): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12784) " "Verilog HDL assignment warning at walk.mem(12784): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12785) " "Verilog HDL assignment warning at walk.mem(12785): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12786) " "Verilog HDL assignment warning at walk.mem(12786): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12787) " "Verilog HDL assignment warning at walk.mem(12787): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12788) " "Verilog HDL assignment warning at walk.mem(12788): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12789) " "Verilog HDL assignment warning at walk.mem(12789): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12791) " "Verilog HDL assignment warning at walk.mem(12791): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12792) " "Verilog HDL assignment warning at walk.mem(12792): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12793) " "Verilog HDL assignment warning at walk.mem(12793): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12794) " "Verilog HDL assignment warning at walk.mem(12794): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12795) " "Verilog HDL assignment warning at walk.mem(12795): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12796) " "Verilog HDL assignment warning at walk.mem(12796): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12797) " "Verilog HDL assignment warning at walk.mem(12797): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12798) " "Verilog HDL assignment warning at walk.mem(12798): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12799) " "Verilog HDL assignment warning at walk.mem(12799): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12800) " "Verilog HDL assignment warning at walk.mem(12800): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12812) " "Verilog HDL assignment warning at walk.mem(12812): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12813) " "Verilog HDL assignment warning at walk.mem(12813): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12814) " "Verilog HDL assignment warning at walk.mem(12814): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12815) " "Verilog HDL assignment warning at walk.mem(12815): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12816) " "Verilog HDL assignment warning at walk.mem(12816): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12817) " "Verilog HDL assignment warning at walk.mem(12817): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12818) " "Verilog HDL assignment warning at walk.mem(12818): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12819) " "Verilog HDL assignment warning at walk.mem(12819): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12820) " "Verilog HDL assignment warning at walk.mem(12820): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12821) " "Verilog HDL assignment warning at walk.mem(12821): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12822) " "Verilog HDL assignment warning at walk.mem(12822): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12841) " "Verilog HDL assignment warning at walk.mem(12841): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12842) " "Verilog HDL assignment warning at walk.mem(12842): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12843) " "Verilog HDL assignment warning at walk.mem(12843): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12845) " "Verilog HDL assignment warning at walk.mem(12845): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12846) " "Verilog HDL assignment warning at walk.mem(12846): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12847) " "Verilog HDL assignment warning at walk.mem(12847): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12848) " "Verilog HDL assignment warning at walk.mem(12848): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12849) " "Verilog HDL assignment warning at walk.mem(12849): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698667 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12850) " "Verilog HDL assignment warning at walk.mem(12850): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12851) " "Verilog HDL assignment warning at walk.mem(12851): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12852) " "Verilog HDL assignment warning at walk.mem(12852): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12853) " "Verilog HDL assignment warning at walk.mem(12853): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12854) " "Verilog HDL assignment warning at walk.mem(12854): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12872) " "Verilog HDL assignment warning at walk.mem(12872): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12873) " "Verilog HDL assignment warning at walk.mem(12873): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12874) " "Verilog HDL assignment warning at walk.mem(12874): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12875) " "Verilog HDL assignment warning at walk.mem(12875): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12876) " "Verilog HDL assignment warning at walk.mem(12876): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12877) " "Verilog HDL assignment warning at walk.mem(12877): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12878) " "Verilog HDL assignment warning at walk.mem(12878): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12879) " "Verilog HDL assignment warning at walk.mem(12879): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12880) " "Verilog HDL assignment warning at walk.mem(12880): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12881) " "Verilog HDL assignment warning at walk.mem(12881): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12882) " "Verilog HDL assignment warning at walk.mem(12882): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12883) " "Verilog HDL assignment warning at walk.mem(12883): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12884) " "Verilog HDL assignment warning at walk.mem(12884): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12885) " "Verilog HDL assignment warning at walk.mem(12885): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12886) " "Verilog HDL assignment warning at walk.mem(12886): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12906) " "Verilog HDL assignment warning at walk.mem(12906): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12907) " "Verilog HDL assignment warning at walk.mem(12907): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12908) " "Verilog HDL assignment warning at walk.mem(12908): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12909) " "Verilog HDL assignment warning at walk.mem(12909): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12910) " "Verilog HDL assignment warning at walk.mem(12910): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12911) " "Verilog HDL assignment warning at walk.mem(12911): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12912) " "Verilog HDL assignment warning at walk.mem(12912): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12913) " "Verilog HDL assignment warning at walk.mem(12913): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12914) " "Verilog HDL assignment warning at walk.mem(12914): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12915) " "Verilog HDL assignment warning at walk.mem(12915): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12916) " "Verilog HDL assignment warning at walk.mem(12916): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12917) " "Verilog HDL assignment warning at walk.mem(12917): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12918) " "Verilog HDL assignment warning at walk.mem(12918): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12919) " "Verilog HDL assignment warning at walk.mem(12919): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12940) " "Verilog HDL assignment warning at walk.mem(12940): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12941) " "Verilog HDL assignment warning at walk.mem(12941): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12942) " "Verilog HDL assignment warning at walk.mem(12942): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698668 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12943) " "Verilog HDL assignment warning at walk.mem(12943): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12944) " "Verilog HDL assignment warning at walk.mem(12944): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12945) " "Verilog HDL assignment warning at walk.mem(12945): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12946) " "Verilog HDL assignment warning at walk.mem(12946): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12947) " "Verilog HDL assignment warning at walk.mem(12947): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12948) " "Verilog HDL assignment warning at walk.mem(12948): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12949) " "Verilog HDL assignment warning at walk.mem(12949): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12950) " "Verilog HDL assignment warning at walk.mem(12950): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12972) " "Verilog HDL assignment warning at walk.mem(12972): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12973) " "Verilog HDL assignment warning at walk.mem(12973): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12974) " "Verilog HDL assignment warning at walk.mem(12974): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12975) " "Verilog HDL assignment warning at walk.mem(12975): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12976) " "Verilog HDL assignment warning at walk.mem(12976): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12977) " "Verilog HDL assignment warning at walk.mem(12977): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12978) " "Verilog HDL assignment warning at walk.mem(12978): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12979) " "Verilog HDL assignment warning at walk.mem(12979): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12980) " "Verilog HDL assignment warning at walk.mem(12980): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12981) " "Verilog HDL assignment warning at walk.mem(12981): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12982) " "Verilog HDL assignment warning at walk.mem(12982): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12983) " "Verilog HDL assignment warning at walk.mem(12983): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12994) " "Verilog HDL assignment warning at walk.mem(12994): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12995) " "Verilog HDL assignment warning at walk.mem(12995): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12996) " "Verilog HDL assignment warning at walk.mem(12996): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12997) " "Verilog HDL assignment warning at walk.mem(12997): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(12998) " "Verilog HDL assignment warning at walk.mem(12998): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 12998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13000) " "Verilog HDL assignment warning at walk.mem(13000): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13001) " "Verilog HDL assignment warning at walk.mem(13001): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13002) " "Verilog HDL assignment warning at walk.mem(13002): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13003) " "Verilog HDL assignment warning at walk.mem(13003): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13004) " "Verilog HDL assignment warning at walk.mem(13004): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13005) " "Verilog HDL assignment warning at walk.mem(13005): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13006) " "Verilog HDL assignment warning at walk.mem(13006): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13007) " "Verilog HDL assignment warning at walk.mem(13007): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13009) " "Verilog HDL assignment warning at walk.mem(13009): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698669 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13010) " "Verilog HDL assignment warning at walk.mem(13010): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13011) " "Verilog HDL assignment warning at walk.mem(13011): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13012) " "Verilog HDL assignment warning at walk.mem(13012): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13013) " "Verilog HDL assignment warning at walk.mem(13013): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13014) " "Verilog HDL assignment warning at walk.mem(13014): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13016) " "Verilog HDL assignment warning at walk.mem(13016): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13017) " "Verilog HDL assignment warning at walk.mem(13017): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13018) " "Verilog HDL assignment warning at walk.mem(13018): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13019) " "Verilog HDL assignment warning at walk.mem(13019): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13020) " "Verilog HDL assignment warning at walk.mem(13020): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13021) " "Verilog HDL assignment warning at walk.mem(13021): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13022) " "Verilog HDL assignment warning at walk.mem(13022): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13023) " "Verilog HDL assignment warning at walk.mem(13023): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13025) " "Verilog HDL assignment warning at walk.mem(13025): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13026) " "Verilog HDL assignment warning at walk.mem(13026): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13027) " "Verilog HDL assignment warning at walk.mem(13027): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13028) " "Verilog HDL assignment warning at walk.mem(13028): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13029) " "Verilog HDL assignment warning at walk.mem(13029): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13030) " "Verilog HDL assignment warning at walk.mem(13030): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13031) " "Verilog HDL assignment warning at walk.mem(13031): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13032) " "Verilog HDL assignment warning at walk.mem(13032): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13033) " "Verilog HDL assignment warning at walk.mem(13033): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13034) " "Verilog HDL assignment warning at walk.mem(13034): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13035) " "Verilog HDL assignment warning at walk.mem(13035): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13036) " "Verilog HDL assignment warning at walk.mem(13036): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13037) " "Verilog HDL assignment warning at walk.mem(13037): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13038) " "Verilog HDL assignment warning at walk.mem(13038): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13039) " "Verilog HDL assignment warning at walk.mem(13039): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13040) " "Verilog HDL assignment warning at walk.mem(13040): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13041) " "Verilog HDL assignment warning at walk.mem(13041): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13042) " "Verilog HDL assignment warning at walk.mem(13042): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13043) " "Verilog HDL assignment warning at walk.mem(13043): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13044) " "Verilog HDL assignment warning at walk.mem(13044): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13045) " "Verilog HDL assignment warning at walk.mem(13045): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698670 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13047) " "Verilog HDL assignment warning at walk.mem(13047): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13048) " "Verilog HDL assignment warning at walk.mem(13048): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13049) " "Verilog HDL assignment warning at walk.mem(13049): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13050) " "Verilog HDL assignment warning at walk.mem(13050): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13051) " "Verilog HDL assignment warning at walk.mem(13051): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13052) " "Verilog HDL assignment warning at walk.mem(13052): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13053) " "Verilog HDL assignment warning at walk.mem(13053): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13054) " "Verilog HDL assignment warning at walk.mem(13054): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13055) " "Verilog HDL assignment warning at walk.mem(13055): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13056) " "Verilog HDL assignment warning at walk.mem(13056): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13069) " "Verilog HDL assignment warning at walk.mem(13069): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13070) " "Verilog HDL assignment warning at walk.mem(13070): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13071) " "Verilog HDL assignment warning at walk.mem(13071): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13072) " "Verilog HDL assignment warning at walk.mem(13072): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13073) " "Verilog HDL assignment warning at walk.mem(13073): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13074) " "Verilog HDL assignment warning at walk.mem(13074): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13075) " "Verilog HDL assignment warning at walk.mem(13075): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13076) " "Verilog HDL assignment warning at walk.mem(13076): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13077) " "Verilog HDL assignment warning at walk.mem(13077): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13105) " "Verilog HDL assignment warning at walk.mem(13105): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13106) " "Verilog HDL assignment warning at walk.mem(13106): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13133) " "Verilog HDL assignment warning at walk.mem(13133): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13134) " "Verilog HDL assignment warning at walk.mem(13134): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13135) " "Verilog HDL assignment warning at walk.mem(13135): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13136) " "Verilog HDL assignment warning at walk.mem(13136): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13137) " "Verilog HDL assignment warning at walk.mem(13137): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13138) " "Verilog HDL assignment warning at walk.mem(13138): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13139) " "Verilog HDL assignment warning at walk.mem(13139): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13140) " "Verilog HDL assignment warning at walk.mem(13140): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13141) " "Verilog HDL assignment warning at walk.mem(13141): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13166) " "Verilog HDL assignment warning at walk.mem(13166): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13167) " "Verilog HDL assignment warning at walk.mem(13167): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13168) " "Verilog HDL assignment warning at walk.mem(13168): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13169) " "Verilog HDL assignment warning at walk.mem(13169): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13170) " "Verilog HDL assignment warning at walk.mem(13170): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13171) " "Verilog HDL assignment warning at walk.mem(13171): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13172) " "Verilog HDL assignment warning at walk.mem(13172): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698671 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13173) " "Verilog HDL assignment warning at walk.mem(13173): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13174) " "Verilog HDL assignment warning at walk.mem(13174): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13175) " "Verilog HDL assignment warning at walk.mem(13175): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13199) " "Verilog HDL assignment warning at walk.mem(13199): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13200) " "Verilog HDL assignment warning at walk.mem(13200): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13201) " "Verilog HDL assignment warning at walk.mem(13201): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13202) " "Verilog HDL assignment warning at walk.mem(13202): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13203) " "Verilog HDL assignment warning at walk.mem(13203): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13228) " "Verilog HDL assignment warning at walk.mem(13228): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13229) " "Verilog HDL assignment warning at walk.mem(13229): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13230) " "Verilog HDL assignment warning at walk.mem(13230): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13231) " "Verilog HDL assignment warning at walk.mem(13231): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13232) " "Verilog HDL assignment warning at walk.mem(13232): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13233) " "Verilog HDL assignment warning at walk.mem(13233): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13234) " "Verilog HDL assignment warning at walk.mem(13234): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13235) " "Verilog HDL assignment warning at walk.mem(13235): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13236) " "Verilog HDL assignment warning at walk.mem(13236): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13237) " "Verilog HDL assignment warning at walk.mem(13237): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13238) " "Verilog HDL assignment warning at walk.mem(13238): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13250) " "Verilog HDL assignment warning at walk.mem(13250): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13251) " "Verilog HDL assignment warning at walk.mem(13251): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13252) " "Verilog HDL assignment warning at walk.mem(13252): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13253) " "Verilog HDL assignment warning at walk.mem(13253): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13254) " "Verilog HDL assignment warning at walk.mem(13254): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13255) " "Verilog HDL assignment warning at walk.mem(13255): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13256) " "Verilog HDL assignment warning at walk.mem(13256): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698672 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13258) " "Verilog HDL assignment warning at walk.mem(13258): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698673 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13259) " "Verilog HDL assignment warning at walk.mem(13259): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698673 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13260) " "Verilog HDL assignment warning at walk.mem(13260): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698673 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13261) " "Verilog HDL assignment warning at walk.mem(13261): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698673 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13262) " "Verilog HDL assignment warning at walk.mem(13262): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698673 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13263) " "Verilog HDL assignment warning at walk.mem(13263): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698673 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13265) " "Verilog HDL assignment warning at walk.mem(13265): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698673 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13266) " "Verilog HDL assignment warning at walk.mem(13266): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698673 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13267) " "Verilog HDL assignment warning at walk.mem(13267): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698673 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13268) " "Verilog HDL assignment warning at walk.mem(13268): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698673 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13269) " "Verilog HDL assignment warning at walk.mem(13269): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698674 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13270) " "Verilog HDL assignment warning at walk.mem(13270): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698674 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13271) " "Verilog HDL assignment warning at walk.mem(13271): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698674 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13272) " "Verilog HDL assignment warning at walk.mem(13272): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698674 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13273) " "Verilog HDL assignment warning at walk.mem(13273): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698674 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13274) " "Verilog HDL assignment warning at walk.mem(13274): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698674 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13277) " "Verilog HDL assignment warning at walk.mem(13277): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698674 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13278) " "Verilog HDL assignment warning at walk.mem(13278): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698674 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13279) " "Verilog HDL assignment warning at walk.mem(13279): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698674 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13280) " "Verilog HDL assignment warning at walk.mem(13280): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698674 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13281) " "Verilog HDL assignment warning at walk.mem(13281): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698674 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13282) " "Verilog HDL assignment warning at walk.mem(13282): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698674 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13283) " "Verilog HDL assignment warning at walk.mem(13283): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698674 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13284) " "Verilog HDL assignment warning at walk.mem(13284): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698675 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13285) " "Verilog HDL assignment warning at walk.mem(13285): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698675 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13286) " "Verilog HDL assignment warning at walk.mem(13286): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698675 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13287) " "Verilog HDL assignment warning at walk.mem(13287): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698675 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13288) " "Verilog HDL assignment warning at walk.mem(13288): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698675 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13289) " "Verilog HDL assignment warning at walk.mem(13289): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698675 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13290) " "Verilog HDL assignment warning at walk.mem(13290): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698675 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13291) " "Verilog HDL assignment warning at walk.mem(13291): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698675 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13292) " "Verilog HDL assignment warning at walk.mem(13292): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698675 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13293) " "Verilog HDL assignment warning at walk.mem(13293): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698675 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13294) " "Verilog HDL assignment warning at walk.mem(13294): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698675 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13295) " "Verilog HDL assignment warning at walk.mem(13295): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698675 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13296) " "Verilog HDL assignment warning at walk.mem(13296): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698675 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13297) " "Verilog HDL assignment warning at walk.mem(13297): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698676 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13298) " "Verilog HDL assignment warning at walk.mem(13298): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698676 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13299) " "Verilog HDL assignment warning at walk.mem(13299): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698676 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13300) " "Verilog HDL assignment warning at walk.mem(13300): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698676 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13301) " "Verilog HDL assignment warning at walk.mem(13301): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698676 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13303) " "Verilog HDL assignment warning at walk.mem(13303): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698676 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13304) " "Verilog HDL assignment warning at walk.mem(13304): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698676 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13305) " "Verilog HDL assignment warning at walk.mem(13305): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698676 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13306) " "Verilog HDL assignment warning at walk.mem(13306): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698676 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13307) " "Verilog HDL assignment warning at walk.mem(13307): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698676 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13308) " "Verilog HDL assignment warning at walk.mem(13308): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698676 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13309) " "Verilog HDL assignment warning at walk.mem(13309): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698676 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13310) " "Verilog HDL assignment warning at walk.mem(13310): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698677 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13311) " "Verilog HDL assignment warning at walk.mem(13311): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698677 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13312) " "Verilog HDL assignment warning at walk.mem(13312): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698677 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13365) " "Verilog HDL assignment warning at walk.mem(13365): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698677 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13366) " "Verilog HDL assignment warning at walk.mem(13366): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698677 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13367) " "Verilog HDL assignment warning at walk.mem(13367): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698677 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13460) " "Verilog HDL assignment warning at walk.mem(13460): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698677 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13461) " "Verilog HDL assignment warning at walk.mem(13461): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698677 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13485) " "Verilog HDL assignment warning at walk.mem(13485): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698677 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13486) " "Verilog HDL assignment warning at walk.mem(13486): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698677 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13487) " "Verilog HDL assignment warning at walk.mem(13487): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698677 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13488) " "Verilog HDL assignment warning at walk.mem(13488): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698677 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13489) " "Verilog HDL assignment warning at walk.mem(13489): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698677 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13490) " "Verilog HDL assignment warning at walk.mem(13490): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698677 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13491) " "Verilog HDL assignment warning at walk.mem(13491): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698677 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13492) " "Verilog HDL assignment warning at walk.mem(13492): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698681 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13493) " "Verilog HDL assignment warning at walk.mem(13493): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698681 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13506) " "Verilog HDL assignment warning at walk.mem(13506): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698681 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13507) " "Verilog HDL assignment warning at walk.mem(13507): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698681 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13508) " "Verilog HDL assignment warning at walk.mem(13508): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698681 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13509) " "Verilog HDL assignment warning at walk.mem(13509): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698681 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13510) " "Verilog HDL assignment warning at walk.mem(13510): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698681 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13511) " "Verilog HDL assignment warning at walk.mem(13511): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698681 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13512) " "Verilog HDL assignment warning at walk.mem(13512): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698681 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13513) " "Verilog HDL assignment warning at walk.mem(13513): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698681 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13514) " "Verilog HDL assignment warning at walk.mem(13514): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698681 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13515) " "Verilog HDL assignment warning at walk.mem(13515): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698681 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13516) " "Verilog HDL assignment warning at walk.mem(13516): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698681 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13517) " "Verilog HDL assignment warning at walk.mem(13517): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698681 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13518) " "Verilog HDL assignment warning at walk.mem(13518): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13519) " "Verilog HDL assignment warning at walk.mem(13519): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13521) " "Verilog HDL assignment warning at walk.mem(13521): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13522) " "Verilog HDL assignment warning at walk.mem(13522): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13523) " "Verilog HDL assignment warning at walk.mem(13523): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13524) " "Verilog HDL assignment warning at walk.mem(13524): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13527) " "Verilog HDL assignment warning at walk.mem(13527): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13528) " "Verilog HDL assignment warning at walk.mem(13528): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13529) " "Verilog HDL assignment warning at walk.mem(13529): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13531) " "Verilog HDL assignment warning at walk.mem(13531): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13533) " "Verilog HDL assignment warning at walk.mem(13533): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13534) " "Verilog HDL assignment warning at walk.mem(13534): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13535) " "Verilog HDL assignment warning at walk.mem(13535): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13537) " "Verilog HDL assignment warning at walk.mem(13537): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13538) " "Verilog HDL assignment warning at walk.mem(13538): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13539) " "Verilog HDL assignment warning at walk.mem(13539): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13540) " "Verilog HDL assignment warning at walk.mem(13540): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13541) " "Verilog HDL assignment warning at walk.mem(13541): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13542) " "Verilog HDL assignment warning at walk.mem(13542): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13543) " "Verilog HDL assignment warning at walk.mem(13543): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13544) " "Verilog HDL assignment warning at walk.mem(13544): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13545) " "Verilog HDL assignment warning at walk.mem(13545): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698682 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13546) " "Verilog HDL assignment warning at walk.mem(13546): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698683 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13547) " "Verilog HDL assignment warning at walk.mem(13547): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698683 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13548) " "Verilog HDL assignment warning at walk.mem(13548): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698683 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13549) " "Verilog HDL assignment warning at walk.mem(13549): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13550) " "Verilog HDL assignment warning at walk.mem(13550): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13551) " "Verilog HDL assignment warning at walk.mem(13551): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13552) " "Verilog HDL assignment warning at walk.mem(13552): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13553) " "Verilog HDL assignment warning at walk.mem(13553): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13554) " "Verilog HDL assignment warning at walk.mem(13554): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13555) " "Verilog HDL assignment warning at walk.mem(13555): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13556) " "Verilog HDL assignment warning at walk.mem(13556): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13557) " "Verilog HDL assignment warning at walk.mem(13557): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13559) " "Verilog HDL assignment warning at walk.mem(13559): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13560) " "Verilog HDL assignment warning at walk.mem(13560): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13561) " "Verilog HDL assignment warning at walk.mem(13561): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13562) " "Verilog HDL assignment warning at walk.mem(13562): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13563) " "Verilog HDL assignment warning at walk.mem(13563): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13564) " "Verilog HDL assignment warning at walk.mem(13564): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13565) " "Verilog HDL assignment warning at walk.mem(13565): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13566) " "Verilog HDL assignment warning at walk.mem(13566): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13567) " "Verilog HDL assignment warning at walk.mem(13567): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698684 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13568) " "Verilog HDL assignment warning at walk.mem(13568): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13584) " "Verilog HDL assignment warning at walk.mem(13584): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13585) " "Verilog HDL assignment warning at walk.mem(13585): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13620) " "Verilog HDL assignment warning at walk.mem(13620): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13621) " "Verilog HDL assignment warning at walk.mem(13621): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13622) " "Verilog HDL assignment warning at walk.mem(13622): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13623) " "Verilog HDL assignment warning at walk.mem(13623): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13653) " "Verilog HDL assignment warning at walk.mem(13653): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13654) " "Verilog HDL assignment warning at walk.mem(13654): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13655) " "Verilog HDL assignment warning at walk.mem(13655): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13715) " "Verilog HDL assignment warning at walk.mem(13715): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13716) " "Verilog HDL assignment warning at walk.mem(13716): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13717) " "Verilog HDL assignment warning at walk.mem(13717): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13750) " "Verilog HDL assignment warning at walk.mem(13750): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13751) " "Verilog HDL assignment warning at walk.mem(13751): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13763) " "Verilog HDL assignment warning at walk.mem(13763): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13764) " "Verilog HDL assignment warning at walk.mem(13764): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13765) " "Verilog HDL assignment warning at walk.mem(13765): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13766) " "Verilog HDL assignment warning at walk.mem(13766): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13767) " "Verilog HDL assignment warning at walk.mem(13767): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13768) " "Verilog HDL assignment warning at walk.mem(13768): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13769) " "Verilog HDL assignment warning at walk.mem(13769): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13770) " "Verilog HDL assignment warning at walk.mem(13770): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13771) " "Verilog HDL assignment warning at walk.mem(13771): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13772) " "Verilog HDL assignment warning at walk.mem(13772): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13773) " "Verilog HDL assignment warning at walk.mem(13773): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13774) " "Verilog HDL assignment warning at walk.mem(13774): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13775) " "Verilog HDL assignment warning at walk.mem(13775): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13776) " "Verilog HDL assignment warning at walk.mem(13776): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13777) " "Verilog HDL assignment warning at walk.mem(13777): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13778) " "Verilog HDL assignment warning at walk.mem(13778): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13779) " "Verilog HDL assignment warning at walk.mem(13779): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13780) " "Verilog HDL assignment warning at walk.mem(13780): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698685 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13783) " "Verilog HDL assignment warning at walk.mem(13783): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13784) " "Verilog HDL assignment warning at walk.mem(13784): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13786) " "Verilog HDL assignment warning at walk.mem(13786): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13787) " "Verilog HDL assignment warning at walk.mem(13787): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13788) " "Verilog HDL assignment warning at walk.mem(13788): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13789) " "Verilog HDL assignment warning at walk.mem(13789): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13790) " "Verilog HDL assignment warning at walk.mem(13790): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13791) " "Verilog HDL assignment warning at walk.mem(13791): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13793) " "Verilog HDL assignment warning at walk.mem(13793): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13794) " "Verilog HDL assignment warning at walk.mem(13794): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13795) " "Verilog HDL assignment warning at walk.mem(13795): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13796) " "Verilog HDL assignment warning at walk.mem(13796): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13797) " "Verilog HDL assignment warning at walk.mem(13797): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13798) " "Verilog HDL assignment warning at walk.mem(13798): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13799) " "Verilog HDL assignment warning at walk.mem(13799): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13800) " "Verilog HDL assignment warning at walk.mem(13800): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13801) " "Verilog HDL assignment warning at walk.mem(13801): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13802) " "Verilog HDL assignment warning at walk.mem(13802): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13803) " "Verilog HDL assignment warning at walk.mem(13803): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13804) " "Verilog HDL assignment warning at walk.mem(13804): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13805) " "Verilog HDL assignment warning at walk.mem(13805): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13806) " "Verilog HDL assignment warning at walk.mem(13806): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13807) " "Verilog HDL assignment warning at walk.mem(13807): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13808) " "Verilog HDL assignment warning at walk.mem(13808): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13809) " "Verilog HDL assignment warning at walk.mem(13809): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13810) " "Verilog HDL assignment warning at walk.mem(13810): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13811) " "Verilog HDL assignment warning at walk.mem(13811): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13812) " "Verilog HDL assignment warning at walk.mem(13812): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13813) " "Verilog HDL assignment warning at walk.mem(13813): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13815) " "Verilog HDL assignment warning at walk.mem(13815): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13816) " "Verilog HDL assignment warning at walk.mem(13816): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13817) " "Verilog HDL assignment warning at walk.mem(13817): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13818) " "Verilog HDL assignment warning at walk.mem(13818): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13819) " "Verilog HDL assignment warning at walk.mem(13819): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13820) " "Verilog HDL assignment warning at walk.mem(13820): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13821) " "Verilog HDL assignment warning at walk.mem(13821): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13822) " "Verilog HDL assignment warning at walk.mem(13822): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698686 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13823) " "Verilog HDL assignment warning at walk.mem(13823): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13824) " "Verilog HDL assignment warning at walk.mem(13824): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13840) " "Verilog HDL assignment warning at walk.mem(13840): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13841) " "Verilog HDL assignment warning at walk.mem(13841): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13842) " "Verilog HDL assignment warning at walk.mem(13842): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13843) " "Verilog HDL assignment warning at walk.mem(13843): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13870) " "Verilog HDL assignment warning at walk.mem(13870): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13871) " "Verilog HDL assignment warning at walk.mem(13871): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13872) " "Verilog HDL assignment warning at walk.mem(13872): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13876) " "Verilog HDL assignment warning at walk.mem(13876): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13877) " "Verilog HDL assignment warning at walk.mem(13877): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13878) " "Verilog HDL assignment warning at walk.mem(13878): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13879) " "Verilog HDL assignment warning at walk.mem(13879): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13901) " "Verilog HDL assignment warning at walk.mem(13901): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13902) " "Verilog HDL assignment warning at walk.mem(13902): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13903) " "Verilog HDL assignment warning at walk.mem(13903): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13909) " "Verilog HDL assignment warning at walk.mem(13909): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13910) " "Verilog HDL assignment warning at walk.mem(13910): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13911) " "Verilog HDL assignment warning at walk.mem(13911): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13912) " "Verilog HDL assignment warning at walk.mem(13912): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13934) " "Verilog HDL assignment warning at walk.mem(13934): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13935) " "Verilog HDL assignment warning at walk.mem(13935): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13941) " "Verilog HDL assignment warning at walk.mem(13941): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13942) " "Verilog HDL assignment warning at walk.mem(13942): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13967) " "Verilog HDL assignment warning at walk.mem(13967): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13968) " "Verilog HDL assignment warning at walk.mem(13968): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13969) " "Verilog HDL assignment warning at walk.mem(13969): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13971) " "Verilog HDL assignment warning at walk.mem(13971): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13972) " "Verilog HDL assignment warning at walk.mem(13972): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698687 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(13973) " "Verilog HDL assignment warning at walk.mem(13973): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 13973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14005) " "Verilog HDL assignment warning at walk.mem(14005): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14006) " "Verilog HDL assignment warning at walk.mem(14006): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14007) " "Verilog HDL assignment warning at walk.mem(14007): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14019) " "Verilog HDL assignment warning at walk.mem(14019): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14020) " "Verilog HDL assignment warning at walk.mem(14020): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14022) " "Verilog HDL assignment warning at walk.mem(14022): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14023) " "Verilog HDL assignment warning at walk.mem(14023): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14024) " "Verilog HDL assignment warning at walk.mem(14024): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14025) " "Verilog HDL assignment warning at walk.mem(14025): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14027) " "Verilog HDL assignment warning at walk.mem(14027): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14028) " "Verilog HDL assignment warning at walk.mem(14028): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14029) " "Verilog HDL assignment warning at walk.mem(14029): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14030) " "Verilog HDL assignment warning at walk.mem(14030): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14031) " "Verilog HDL assignment warning at walk.mem(14031): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14032) " "Verilog HDL assignment warning at walk.mem(14032): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14033) " "Verilog HDL assignment warning at walk.mem(14033): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14034) " "Verilog HDL assignment warning at walk.mem(14034): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14035) " "Verilog HDL assignment warning at walk.mem(14035): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14036) " "Verilog HDL assignment warning at walk.mem(14036): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14037) " "Verilog HDL assignment warning at walk.mem(14037): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14038) " "Verilog HDL assignment warning at walk.mem(14038): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14039) " "Verilog HDL assignment warning at walk.mem(14039): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14040) " "Verilog HDL assignment warning at walk.mem(14040): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14041) " "Verilog HDL assignment warning at walk.mem(14041): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14043) " "Verilog HDL assignment warning at walk.mem(14043): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14044) " "Verilog HDL assignment warning at walk.mem(14044): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14045) " "Verilog HDL assignment warning at walk.mem(14045): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14046) " "Verilog HDL assignment warning at walk.mem(14046): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14047) " "Verilog HDL assignment warning at walk.mem(14047): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14048) " "Verilog HDL assignment warning at walk.mem(14048): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14049) " "Verilog HDL assignment warning at walk.mem(14049): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14050) " "Verilog HDL assignment warning at walk.mem(14050): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14051) " "Verilog HDL assignment warning at walk.mem(14051): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698688 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14052) " "Verilog HDL assignment warning at walk.mem(14052): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14053) " "Verilog HDL assignment warning at walk.mem(14053): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14054) " "Verilog HDL assignment warning at walk.mem(14054): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14055) " "Verilog HDL assignment warning at walk.mem(14055): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14056) " "Verilog HDL assignment warning at walk.mem(14056): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14057) " "Verilog HDL assignment warning at walk.mem(14057): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14058) " "Verilog HDL assignment warning at walk.mem(14058): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14059) " "Verilog HDL assignment warning at walk.mem(14059): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14060) " "Verilog HDL assignment warning at walk.mem(14060): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14061) " "Verilog HDL assignment warning at walk.mem(14061): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14062) " "Verilog HDL assignment warning at walk.mem(14062): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14063) " "Verilog HDL assignment warning at walk.mem(14063): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14064) " "Verilog HDL assignment warning at walk.mem(14064): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14065) " "Verilog HDL assignment warning at walk.mem(14065): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14066) " "Verilog HDL assignment warning at walk.mem(14066): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14067) " "Verilog HDL assignment warning at walk.mem(14067): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14068) " "Verilog HDL assignment warning at walk.mem(14068): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14069) " "Verilog HDL assignment warning at walk.mem(14069): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14070) " "Verilog HDL assignment warning at walk.mem(14070): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14071) " "Verilog HDL assignment warning at walk.mem(14071): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14072) " "Verilog HDL assignment warning at walk.mem(14072): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14073) " "Verilog HDL assignment warning at walk.mem(14073): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14074) " "Verilog HDL assignment warning at walk.mem(14074): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14075) " "Verilog HDL assignment warning at walk.mem(14075): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14076) " "Verilog HDL assignment warning at walk.mem(14076): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14077) " "Verilog HDL assignment warning at walk.mem(14077): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14078) " "Verilog HDL assignment warning at walk.mem(14078): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14079) " "Verilog HDL assignment warning at walk.mem(14079): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14080) " "Verilog HDL assignment warning at walk.mem(14080): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14094) " "Verilog HDL assignment warning at walk.mem(14094): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14095) " "Verilog HDL assignment warning at walk.mem(14095): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14096) " "Verilog HDL assignment warning at walk.mem(14096): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14097) " "Verilog HDL assignment warning at walk.mem(14097): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14098) " "Verilog HDL assignment warning at walk.mem(14098): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14099) " "Verilog HDL assignment warning at walk.mem(14099): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698689 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14126) " "Verilog HDL assignment warning at walk.mem(14126): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14127) " "Verilog HDL assignment warning at walk.mem(14127): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14128) " "Verilog HDL assignment warning at walk.mem(14128): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14132) " "Verilog HDL assignment warning at walk.mem(14132): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14133) " "Verilog HDL assignment warning at walk.mem(14133): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14134) " "Verilog HDL assignment warning at walk.mem(14134): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14157) " "Verilog HDL assignment warning at walk.mem(14157): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14158) " "Verilog HDL assignment warning at walk.mem(14158): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14159) " "Verilog HDL assignment warning at walk.mem(14159): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14166) " "Verilog HDL assignment warning at walk.mem(14166): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14167) " "Verilog HDL assignment warning at walk.mem(14167): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14168) " "Verilog HDL assignment warning at walk.mem(14168): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14189) " "Verilog HDL assignment warning at walk.mem(14189): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14190) " "Verilog HDL assignment warning at walk.mem(14190): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14191) " "Verilog HDL assignment warning at walk.mem(14191): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14192) " "Verilog HDL assignment warning at walk.mem(14192): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14197) " "Verilog HDL assignment warning at walk.mem(14197): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14198) " "Verilog HDL assignment warning at walk.mem(14198): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14199) " "Verilog HDL assignment warning at walk.mem(14199): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14224) " "Verilog HDL assignment warning at walk.mem(14224): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14225) " "Verilog HDL assignment warning at walk.mem(14225): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14226) " "Verilog HDL assignment warning at walk.mem(14226): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14227) " "Verilog HDL assignment warning at walk.mem(14227): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14228) " "Verilog HDL assignment warning at walk.mem(14228): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14229) " "Verilog HDL assignment warning at walk.mem(14229): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14253) " "Verilog HDL assignment warning at walk.mem(14253): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14254) " "Verilog HDL assignment warning at walk.mem(14254): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14255) " "Verilog HDL assignment warning at walk.mem(14255): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14261) " "Verilog HDL assignment warning at walk.mem(14261): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14262) " "Verilog HDL assignment warning at walk.mem(14262): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14263) " "Verilog HDL assignment warning at walk.mem(14263): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14264) " "Verilog HDL assignment warning at walk.mem(14264): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14274) " "Verilog HDL assignment warning at walk.mem(14274): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698690 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14275) " "Verilog HDL assignment warning at walk.mem(14275): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14276) " "Verilog HDL assignment warning at walk.mem(14276): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14277) " "Verilog HDL assignment warning at walk.mem(14277): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14278) " "Verilog HDL assignment warning at walk.mem(14278): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14279) " "Verilog HDL assignment warning at walk.mem(14279): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14280) " "Verilog HDL assignment warning at walk.mem(14280): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14281) " "Verilog HDL assignment warning at walk.mem(14281): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14283) " "Verilog HDL assignment warning at walk.mem(14283): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14284) " "Verilog HDL assignment warning at walk.mem(14284): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14285) " "Verilog HDL assignment warning at walk.mem(14285): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14286) " "Verilog HDL assignment warning at walk.mem(14286): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14287) " "Verilog HDL assignment warning at walk.mem(14287): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14288) " "Verilog HDL assignment warning at walk.mem(14288): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14289) " "Verilog HDL assignment warning at walk.mem(14289): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14290) " "Verilog HDL assignment warning at walk.mem(14290): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14291) " "Verilog HDL assignment warning at walk.mem(14291): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14292) " "Verilog HDL assignment warning at walk.mem(14292): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14293) " "Verilog HDL assignment warning at walk.mem(14293): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14294) " "Verilog HDL assignment warning at walk.mem(14294): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14297) " "Verilog HDL assignment warning at walk.mem(14297): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14298) " "Verilog HDL assignment warning at walk.mem(14298): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14299) " "Verilog HDL assignment warning at walk.mem(14299): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14300) " "Verilog HDL assignment warning at walk.mem(14300): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14301) " "Verilog HDL assignment warning at walk.mem(14301): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14302) " "Verilog HDL assignment warning at walk.mem(14302): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14303) " "Verilog HDL assignment warning at walk.mem(14303): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14305) " "Verilog HDL assignment warning at walk.mem(14305): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14306) " "Verilog HDL assignment warning at walk.mem(14306): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14307) " "Verilog HDL assignment warning at walk.mem(14307): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14308) " "Verilog HDL assignment warning at walk.mem(14308): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14309) " "Verilog HDL assignment warning at walk.mem(14309): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14310) " "Verilog HDL assignment warning at walk.mem(14310): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14311) " "Verilog HDL assignment warning at walk.mem(14311): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14312) " "Verilog HDL assignment warning at walk.mem(14312): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14313) " "Verilog HDL assignment warning at walk.mem(14313): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14314) " "Verilog HDL assignment warning at walk.mem(14314): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698691 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14315) " "Verilog HDL assignment warning at walk.mem(14315): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14316) " "Verilog HDL assignment warning at walk.mem(14316): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14317) " "Verilog HDL assignment warning at walk.mem(14317): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14318) " "Verilog HDL assignment warning at walk.mem(14318): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14319) " "Verilog HDL assignment warning at walk.mem(14319): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14320) " "Verilog HDL assignment warning at walk.mem(14320): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14321) " "Verilog HDL assignment warning at walk.mem(14321): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14322) " "Verilog HDL assignment warning at walk.mem(14322): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14323) " "Verilog HDL assignment warning at walk.mem(14323): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14324) " "Verilog HDL assignment warning at walk.mem(14324): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14325) " "Verilog HDL assignment warning at walk.mem(14325): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14326) " "Verilog HDL assignment warning at walk.mem(14326): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14327) " "Verilog HDL assignment warning at walk.mem(14327): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14328) " "Verilog HDL assignment warning at walk.mem(14328): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14329) " "Verilog HDL assignment warning at walk.mem(14329): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14330) " "Verilog HDL assignment warning at walk.mem(14330): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14331) " "Verilog HDL assignment warning at walk.mem(14331): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14332) " "Verilog HDL assignment warning at walk.mem(14332): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14333) " "Verilog HDL assignment warning at walk.mem(14333): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14334) " "Verilog HDL assignment warning at walk.mem(14334): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14335) " "Verilog HDL assignment warning at walk.mem(14335): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14336) " "Verilog HDL assignment warning at walk.mem(14336): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14349) " "Verilog HDL assignment warning at walk.mem(14349): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14350) " "Verilog HDL assignment warning at walk.mem(14350): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14351) " "Verilog HDL assignment warning at walk.mem(14351): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14352) " "Verilog HDL assignment warning at walk.mem(14352): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14353) " "Verilog HDL assignment warning at walk.mem(14353): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14354) " "Verilog HDL assignment warning at walk.mem(14354): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14355) " "Verilog HDL assignment warning at walk.mem(14355): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14382) " "Verilog HDL assignment warning at walk.mem(14382): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14383) " "Verilog HDL assignment warning at walk.mem(14383): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14384) " "Verilog HDL assignment warning at walk.mem(14384): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14388) " "Verilog HDL assignment warning at walk.mem(14388): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14389) " "Verilog HDL assignment warning at walk.mem(14389): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14390) " "Verilog HDL assignment warning at walk.mem(14390): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14413) " "Verilog HDL assignment warning at walk.mem(14413): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698692 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14414) " "Verilog HDL assignment warning at walk.mem(14414): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14422) " "Verilog HDL assignment warning at walk.mem(14422): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14423) " "Verilog HDL assignment warning at walk.mem(14423): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14424) " "Verilog HDL assignment warning at walk.mem(14424): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14444) " "Verilog HDL assignment warning at walk.mem(14444): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14445) " "Verilog HDL assignment warning at walk.mem(14445): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14446) " "Verilog HDL assignment warning at walk.mem(14446): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14447) " "Verilog HDL assignment warning at walk.mem(14447): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14453) " "Verilog HDL assignment warning at walk.mem(14453): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14454) " "Verilog HDL assignment warning at walk.mem(14454): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14455) " "Verilog HDL assignment warning at walk.mem(14455): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14480) " "Verilog HDL assignment warning at walk.mem(14480): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14481) " "Verilog HDL assignment warning at walk.mem(14481): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14482) " "Verilog HDL assignment warning at walk.mem(14482): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14483) " "Verilog HDL assignment warning at walk.mem(14483): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14484) " "Verilog HDL assignment warning at walk.mem(14484): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14509) " "Verilog HDL assignment warning at walk.mem(14509): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14510) " "Verilog HDL assignment warning at walk.mem(14510): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14518) " "Verilog HDL assignment warning at walk.mem(14518): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14519) " "Verilog HDL assignment warning at walk.mem(14519): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14520) " "Verilog HDL assignment warning at walk.mem(14520): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14530) " "Verilog HDL assignment warning at walk.mem(14530): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14531) " "Verilog HDL assignment warning at walk.mem(14531): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14532) " "Verilog HDL assignment warning at walk.mem(14532): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14533) " "Verilog HDL assignment warning at walk.mem(14533): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14534) " "Verilog HDL assignment warning at walk.mem(14534): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14535) " "Verilog HDL assignment warning at walk.mem(14535): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14536) " "Verilog HDL assignment warning at walk.mem(14536): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14537) " "Verilog HDL assignment warning at walk.mem(14537): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14539) " "Verilog HDL assignment warning at walk.mem(14539): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14540) " "Verilog HDL assignment warning at walk.mem(14540): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14541) " "Verilog HDL assignment warning at walk.mem(14541): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14542) " "Verilog HDL assignment warning at walk.mem(14542): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14543) " "Verilog HDL assignment warning at walk.mem(14543): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14544) " "Verilog HDL assignment warning at walk.mem(14544): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698693 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14545) " "Verilog HDL assignment warning at walk.mem(14545): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14546) " "Verilog HDL assignment warning at walk.mem(14546): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14547) " "Verilog HDL assignment warning at walk.mem(14547): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14548) " "Verilog HDL assignment warning at walk.mem(14548): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14549) " "Verilog HDL assignment warning at walk.mem(14549): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14550) " "Verilog HDL assignment warning at walk.mem(14550): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14552) " "Verilog HDL assignment warning at walk.mem(14552): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14553) " "Verilog HDL assignment warning at walk.mem(14553): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14554) " "Verilog HDL assignment warning at walk.mem(14554): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14555) " "Verilog HDL assignment warning at walk.mem(14555): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14556) " "Verilog HDL assignment warning at walk.mem(14556): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14557) " "Verilog HDL assignment warning at walk.mem(14557): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14558) " "Verilog HDL assignment warning at walk.mem(14558): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14559) " "Verilog HDL assignment warning at walk.mem(14559): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14561) " "Verilog HDL assignment warning at walk.mem(14561): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14562) " "Verilog HDL assignment warning at walk.mem(14562): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14563) " "Verilog HDL assignment warning at walk.mem(14563): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14564) " "Verilog HDL assignment warning at walk.mem(14564): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14565) " "Verilog HDL assignment warning at walk.mem(14565): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14566) " "Verilog HDL assignment warning at walk.mem(14566): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14567) " "Verilog HDL assignment warning at walk.mem(14567): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14568) " "Verilog HDL assignment warning at walk.mem(14568): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14569) " "Verilog HDL assignment warning at walk.mem(14569): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14570) " "Verilog HDL assignment warning at walk.mem(14570): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14571) " "Verilog HDL assignment warning at walk.mem(14571): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14572) " "Verilog HDL assignment warning at walk.mem(14572): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14573) " "Verilog HDL assignment warning at walk.mem(14573): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14574) " "Verilog HDL assignment warning at walk.mem(14574): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14575) " "Verilog HDL assignment warning at walk.mem(14575): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14576) " "Verilog HDL assignment warning at walk.mem(14576): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14577) " "Verilog HDL assignment warning at walk.mem(14577): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14578) " "Verilog HDL assignment warning at walk.mem(14578): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14579) " "Verilog HDL assignment warning at walk.mem(14579): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14580) " "Verilog HDL assignment warning at walk.mem(14580): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14581) " "Verilog HDL assignment warning at walk.mem(14581): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14582) " "Verilog HDL assignment warning at walk.mem(14582): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698694 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14583) " "Verilog HDL assignment warning at walk.mem(14583): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14584) " "Verilog HDL assignment warning at walk.mem(14584): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14585) " "Verilog HDL assignment warning at walk.mem(14585): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14586) " "Verilog HDL assignment warning at walk.mem(14586): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14587) " "Verilog HDL assignment warning at walk.mem(14587): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14588) " "Verilog HDL assignment warning at walk.mem(14588): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14589) " "Verilog HDL assignment warning at walk.mem(14589): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14590) " "Verilog HDL assignment warning at walk.mem(14590): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14591) " "Verilog HDL assignment warning at walk.mem(14591): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14592) " "Verilog HDL assignment warning at walk.mem(14592): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14604) " "Verilog HDL assignment warning at walk.mem(14604): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14605) " "Verilog HDL assignment warning at walk.mem(14605): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14606) " "Verilog HDL assignment warning at walk.mem(14606): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14607) " "Verilog HDL assignment warning at walk.mem(14607): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14608) " "Verilog HDL assignment warning at walk.mem(14608): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14610) " "Verilog HDL assignment warning at walk.mem(14610): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14611) " "Verilog HDL assignment warning at walk.mem(14611): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14638) " "Verilog HDL assignment warning at walk.mem(14638): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14639) " "Verilog HDL assignment warning at walk.mem(14639): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14644) " "Verilog HDL assignment warning at walk.mem(14644): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14645) " "Verilog HDL assignment warning at walk.mem(14645): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14646) " "Verilog HDL assignment warning at walk.mem(14646): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14669) " "Verilog HDL assignment warning at walk.mem(14669): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14670) " "Verilog HDL assignment warning at walk.mem(14670): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14678) " "Verilog HDL assignment warning at walk.mem(14678): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14679) " "Verilog HDL assignment warning at walk.mem(14679): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14680) " "Verilog HDL assignment warning at walk.mem(14680): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14700) " "Verilog HDL assignment warning at walk.mem(14700): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14701) " "Verilog HDL assignment warning at walk.mem(14701): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14702) " "Verilog HDL assignment warning at walk.mem(14702): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14703) " "Verilog HDL assignment warning at walk.mem(14703): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14710) " "Verilog HDL assignment warning at walk.mem(14710): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14711) " "Verilog HDL assignment warning at walk.mem(14711): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14712) " "Verilog HDL assignment warning at walk.mem(14712): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14735) " "Verilog HDL assignment warning at walk.mem(14735): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698695 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14736) " "Verilog HDL assignment warning at walk.mem(14736): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14737) " "Verilog HDL assignment warning at walk.mem(14737): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14738) " "Verilog HDL assignment warning at walk.mem(14738): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14739) " "Verilog HDL assignment warning at walk.mem(14739): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14765) " "Verilog HDL assignment warning at walk.mem(14765): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14766) " "Verilog HDL assignment warning at walk.mem(14766): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14774) " "Verilog HDL assignment warning at walk.mem(14774): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14775) " "Verilog HDL assignment warning at walk.mem(14775): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14776) " "Verilog HDL assignment warning at walk.mem(14776): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14786) " "Verilog HDL assignment warning at walk.mem(14786): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14787) " "Verilog HDL assignment warning at walk.mem(14787): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14788) " "Verilog HDL assignment warning at walk.mem(14788): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14789) " "Verilog HDL assignment warning at walk.mem(14789): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14790) " "Verilog HDL assignment warning at walk.mem(14790): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14792) " "Verilog HDL assignment warning at walk.mem(14792): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14793) " "Verilog HDL assignment warning at walk.mem(14793): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14795) " "Verilog HDL assignment warning at walk.mem(14795): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14796) " "Verilog HDL assignment warning at walk.mem(14796): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14797) " "Verilog HDL assignment warning at walk.mem(14797): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14798) " "Verilog HDL assignment warning at walk.mem(14798): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14799) " "Verilog HDL assignment warning at walk.mem(14799): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14800) " "Verilog HDL assignment warning at walk.mem(14800): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14801) " "Verilog HDL assignment warning at walk.mem(14801): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14802) " "Verilog HDL assignment warning at walk.mem(14802): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14803) " "Verilog HDL assignment warning at walk.mem(14803): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14804) " "Verilog HDL assignment warning at walk.mem(14804): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14805) " "Verilog HDL assignment warning at walk.mem(14805): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14806) " "Verilog HDL assignment warning at walk.mem(14806): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14807) " "Verilog HDL assignment warning at walk.mem(14807): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14808) " "Verilog HDL assignment warning at walk.mem(14808): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14810) " "Verilog HDL assignment warning at walk.mem(14810): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14811) " "Verilog HDL assignment warning at walk.mem(14811): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14812) " "Verilog HDL assignment warning at walk.mem(14812): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14813) " "Verilog HDL assignment warning at walk.mem(14813): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14814) " "Verilog HDL assignment warning at walk.mem(14814): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698696 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14815) " "Verilog HDL assignment warning at walk.mem(14815): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14816) " "Verilog HDL assignment warning at walk.mem(14816): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14817) " "Verilog HDL assignment warning at walk.mem(14817): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14818) " "Verilog HDL assignment warning at walk.mem(14818): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14819) " "Verilog HDL assignment warning at walk.mem(14819): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14820) " "Verilog HDL assignment warning at walk.mem(14820): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14821) " "Verilog HDL assignment warning at walk.mem(14821): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14822) " "Verilog HDL assignment warning at walk.mem(14822): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14823) " "Verilog HDL assignment warning at walk.mem(14823): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14824) " "Verilog HDL assignment warning at walk.mem(14824): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14825) " "Verilog HDL assignment warning at walk.mem(14825): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14826) " "Verilog HDL assignment warning at walk.mem(14826): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14827) " "Verilog HDL assignment warning at walk.mem(14827): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14828) " "Verilog HDL assignment warning at walk.mem(14828): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14829) " "Verilog HDL assignment warning at walk.mem(14829): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14830) " "Verilog HDL assignment warning at walk.mem(14830): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14831) " "Verilog HDL assignment warning at walk.mem(14831): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14832) " "Verilog HDL assignment warning at walk.mem(14832): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14833) " "Verilog HDL assignment warning at walk.mem(14833): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14834) " "Verilog HDL assignment warning at walk.mem(14834): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14835) " "Verilog HDL assignment warning at walk.mem(14835): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14836) " "Verilog HDL assignment warning at walk.mem(14836): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14837) " "Verilog HDL assignment warning at walk.mem(14837): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14838) " "Verilog HDL assignment warning at walk.mem(14838): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14839) " "Verilog HDL assignment warning at walk.mem(14839): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698697 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14840) " "Verilog HDL assignment warning at walk.mem(14840): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14841) " "Verilog HDL assignment warning at walk.mem(14841): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14842) " "Verilog HDL assignment warning at walk.mem(14842): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14843) " "Verilog HDL assignment warning at walk.mem(14843): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14844) " "Verilog HDL assignment warning at walk.mem(14844): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14845) " "Verilog HDL assignment warning at walk.mem(14845): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14846) " "Verilog HDL assignment warning at walk.mem(14846): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14847) " "Verilog HDL assignment warning at walk.mem(14847): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14848) " "Verilog HDL assignment warning at walk.mem(14848): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14859) " "Verilog HDL assignment warning at walk.mem(14859): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14860) " "Verilog HDL assignment warning at walk.mem(14860): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14861) " "Verilog HDL assignment warning at walk.mem(14861): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14862) " "Verilog HDL assignment warning at walk.mem(14862): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14863) " "Verilog HDL assignment warning at walk.mem(14863): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14866) " "Verilog HDL assignment warning at walk.mem(14866): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14867) " "Verilog HDL assignment warning at walk.mem(14867): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14893) " "Verilog HDL assignment warning at walk.mem(14893): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14894) " "Verilog HDL assignment warning at walk.mem(14894): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14895) " "Verilog HDL assignment warning at walk.mem(14895): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14899) " "Verilog HDL assignment warning at walk.mem(14899): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14900) " "Verilog HDL assignment warning at walk.mem(14900): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14901) " "Verilog HDL assignment warning at walk.mem(14901): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14902) " "Verilog HDL assignment warning at walk.mem(14902): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14924) " "Verilog HDL assignment warning at walk.mem(14924): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14925) " "Verilog HDL assignment warning at walk.mem(14925): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14926) " "Verilog HDL assignment warning at walk.mem(14926): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14934) " "Verilog HDL assignment warning at walk.mem(14934): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14935) " "Verilog HDL assignment warning at walk.mem(14935): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14936) " "Verilog HDL assignment warning at walk.mem(14936): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698698 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14955) " "Verilog HDL assignment warning at walk.mem(14955): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14956) " "Verilog HDL assignment warning at walk.mem(14956): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14957) " "Verilog HDL assignment warning at walk.mem(14957): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14958) " "Verilog HDL assignment warning at walk.mem(14958): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14966) " "Verilog HDL assignment warning at walk.mem(14966): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14967) " "Verilog HDL assignment warning at walk.mem(14967): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14968) " "Verilog HDL assignment warning at walk.mem(14968): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14991) " "Verilog HDL assignment warning at walk.mem(14991): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14992) " "Verilog HDL assignment warning at walk.mem(14992): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14993) " "Verilog HDL assignment warning at walk.mem(14993): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(14994) " "Verilog HDL assignment warning at walk.mem(14994): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 14994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15020) " "Verilog HDL assignment warning at walk.mem(15020): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15021) " "Verilog HDL assignment warning at walk.mem(15021): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15022) " "Verilog HDL assignment warning at walk.mem(15022): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15030) " "Verilog HDL assignment warning at walk.mem(15030): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15031) " "Verilog HDL assignment warning at walk.mem(15031): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15032) " "Verilog HDL assignment warning at walk.mem(15032): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15042) " "Verilog HDL assignment warning at walk.mem(15042): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15043) " "Verilog HDL assignment warning at walk.mem(15043): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15044) " "Verilog HDL assignment warning at walk.mem(15044): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15045) " "Verilog HDL assignment warning at walk.mem(15045): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15046) " "Verilog HDL assignment warning at walk.mem(15046): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15047) " "Verilog HDL assignment warning at walk.mem(15047): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15049) " "Verilog HDL assignment warning at walk.mem(15049): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15050) " "Verilog HDL assignment warning at walk.mem(15050): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15051) " "Verilog HDL assignment warning at walk.mem(15051): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15052) " "Verilog HDL assignment warning at walk.mem(15052): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15053) " "Verilog HDL assignment warning at walk.mem(15053): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15054) " "Verilog HDL assignment warning at walk.mem(15054): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15055) " "Verilog HDL assignment warning at walk.mem(15055): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15056) " "Verilog HDL assignment warning at walk.mem(15056): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15057) " "Verilog HDL assignment warning at walk.mem(15057): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15058) " "Verilog HDL assignment warning at walk.mem(15058): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15059) " "Verilog HDL assignment warning at walk.mem(15059): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698699 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15060) " "Verilog HDL assignment warning at walk.mem(15060): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15061) " "Verilog HDL assignment warning at walk.mem(15061): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15062) " "Verilog HDL assignment warning at walk.mem(15062): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15063) " "Verilog HDL assignment warning at walk.mem(15063): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15064) " "Verilog HDL assignment warning at walk.mem(15064): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15065) " "Verilog HDL assignment warning at walk.mem(15065): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15066) " "Verilog HDL assignment warning at walk.mem(15066): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15067) " "Verilog HDL assignment warning at walk.mem(15067): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15068) " "Verilog HDL assignment warning at walk.mem(15068): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15069) " "Verilog HDL assignment warning at walk.mem(15069): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15070) " "Verilog HDL assignment warning at walk.mem(15070): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15071) " "Verilog HDL assignment warning at walk.mem(15071): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15073) " "Verilog HDL assignment warning at walk.mem(15073): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15074) " "Verilog HDL assignment warning at walk.mem(15074): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15075) " "Verilog HDL assignment warning at walk.mem(15075): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15076) " "Verilog HDL assignment warning at walk.mem(15076): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15077) " "Verilog HDL assignment warning at walk.mem(15077): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15078) " "Verilog HDL assignment warning at walk.mem(15078): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15079) " "Verilog HDL assignment warning at walk.mem(15079): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15080) " "Verilog HDL assignment warning at walk.mem(15080): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15081) " "Verilog HDL assignment warning at walk.mem(15081): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15082) " "Verilog HDL assignment warning at walk.mem(15082): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15083) " "Verilog HDL assignment warning at walk.mem(15083): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15084) " "Verilog HDL assignment warning at walk.mem(15084): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15085) " "Verilog HDL assignment warning at walk.mem(15085): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15086) " "Verilog HDL assignment warning at walk.mem(15086): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15087) " "Verilog HDL assignment warning at walk.mem(15087): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15088) " "Verilog HDL assignment warning at walk.mem(15088): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15089) " "Verilog HDL assignment warning at walk.mem(15089): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15090) " "Verilog HDL assignment warning at walk.mem(15090): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15091) " "Verilog HDL assignment warning at walk.mem(15091): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15092) " "Verilog HDL assignment warning at walk.mem(15092): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15093) " "Verilog HDL assignment warning at walk.mem(15093): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15094) " "Verilog HDL assignment warning at walk.mem(15094): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15095) " "Verilog HDL assignment warning at walk.mem(15095): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15096) " "Verilog HDL assignment warning at walk.mem(15096): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698700 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15097) " "Verilog HDL assignment warning at walk.mem(15097): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15098) " "Verilog HDL assignment warning at walk.mem(15098): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15099) " "Verilog HDL assignment warning at walk.mem(15099): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15100) " "Verilog HDL assignment warning at walk.mem(15100): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15101) " "Verilog HDL assignment warning at walk.mem(15101): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15102) " "Verilog HDL assignment warning at walk.mem(15102): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15103) " "Verilog HDL assignment warning at walk.mem(15103): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15104) " "Verilog HDL assignment warning at walk.mem(15104): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15115) " "Verilog HDL assignment warning at walk.mem(15115): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15116) " "Verilog HDL assignment warning at walk.mem(15116): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15117) " "Verilog HDL assignment warning at walk.mem(15117): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15122) " "Verilog HDL assignment warning at walk.mem(15122): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15123) " "Verilog HDL assignment warning at walk.mem(15123): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15149) " "Verilog HDL assignment warning at walk.mem(15149): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15150) " "Verilog HDL assignment warning at walk.mem(15150): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15151) " "Verilog HDL assignment warning at walk.mem(15151): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15155) " "Verilog HDL assignment warning at walk.mem(15155): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15156) " "Verilog HDL assignment warning at walk.mem(15156): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15157) " "Verilog HDL assignment warning at walk.mem(15157): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15158) " "Verilog HDL assignment warning at walk.mem(15158): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15180) " "Verilog HDL assignment warning at walk.mem(15180): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15181) " "Verilog HDL assignment warning at walk.mem(15181): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15182) " "Verilog HDL assignment warning at walk.mem(15182): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15190) " "Verilog HDL assignment warning at walk.mem(15190): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15191) " "Verilog HDL assignment warning at walk.mem(15191): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15192) " "Verilog HDL assignment warning at walk.mem(15192): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15193) " "Verilog HDL assignment warning at walk.mem(15193): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15209) " "Verilog HDL assignment warning at walk.mem(15209): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15210) " "Verilog HDL assignment warning at walk.mem(15210): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15211) " "Verilog HDL assignment warning at walk.mem(15211): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15212) " "Verilog HDL assignment warning at walk.mem(15212): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15213) " "Verilog HDL assignment warning at walk.mem(15213): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15222) " "Verilog HDL assignment warning at walk.mem(15222): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15223) " "Verilog HDL assignment warning at walk.mem(15223): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15224) " "Verilog HDL assignment warning at walk.mem(15224): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698701 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15225) " "Verilog HDL assignment warning at walk.mem(15225): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15226) " "Verilog HDL assignment warning at walk.mem(15226): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15227) " "Verilog HDL assignment warning at walk.mem(15227): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15228) " "Verilog HDL assignment warning at walk.mem(15228): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15247) " "Verilog HDL assignment warning at walk.mem(15247): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15248) " "Verilog HDL assignment warning at walk.mem(15248): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15249) " "Verilog HDL assignment warning at walk.mem(15249): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15250) " "Verilog HDL assignment warning at walk.mem(15250): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15251) " "Verilog HDL assignment warning at walk.mem(15251): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15276) " "Verilog HDL assignment warning at walk.mem(15276): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15277) " "Verilog HDL assignment warning at walk.mem(15277): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15278) " "Verilog HDL assignment warning at walk.mem(15278): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15286) " "Verilog HDL assignment warning at walk.mem(15286): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15287) " "Verilog HDL assignment warning at walk.mem(15287): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15288) " "Verilog HDL assignment warning at walk.mem(15288): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15298) " "Verilog HDL assignment warning at walk.mem(15298): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15299) " "Verilog HDL assignment warning at walk.mem(15299): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15300) " "Verilog HDL assignment warning at walk.mem(15300): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15301) " "Verilog HDL assignment warning at walk.mem(15301): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15303) " "Verilog HDL assignment warning at walk.mem(15303): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15304) " "Verilog HDL assignment warning at walk.mem(15304): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15305) " "Verilog HDL assignment warning at walk.mem(15305): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15306) " "Verilog HDL assignment warning at walk.mem(15306): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15307) " "Verilog HDL assignment warning at walk.mem(15307): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15308) " "Verilog HDL assignment warning at walk.mem(15308): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15309) " "Verilog HDL assignment warning at walk.mem(15309): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15310) " "Verilog HDL assignment warning at walk.mem(15310): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15311) " "Verilog HDL assignment warning at walk.mem(15311): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15312) " "Verilog HDL assignment warning at walk.mem(15312): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15313) " "Verilog HDL assignment warning at walk.mem(15313): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15314) " "Verilog HDL assignment warning at walk.mem(15314): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15315) " "Verilog HDL assignment warning at walk.mem(15315): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15316) " "Verilog HDL assignment warning at walk.mem(15316): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15317) " "Verilog HDL assignment warning at walk.mem(15317): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15318) " "Verilog HDL assignment warning at walk.mem(15318): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698702 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15319) " "Verilog HDL assignment warning at walk.mem(15319): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15320) " "Verilog HDL assignment warning at walk.mem(15320): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15321) " "Verilog HDL assignment warning at walk.mem(15321): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15322) " "Verilog HDL assignment warning at walk.mem(15322): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15323) " "Verilog HDL assignment warning at walk.mem(15323): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15324) " "Verilog HDL assignment warning at walk.mem(15324): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15325) " "Verilog HDL assignment warning at walk.mem(15325): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15326) " "Verilog HDL assignment warning at walk.mem(15326): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15327) " "Verilog HDL assignment warning at walk.mem(15327): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15329) " "Verilog HDL assignment warning at walk.mem(15329): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15330) " "Verilog HDL assignment warning at walk.mem(15330): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15331) " "Verilog HDL assignment warning at walk.mem(15331): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15332) " "Verilog HDL assignment warning at walk.mem(15332): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15333) " "Verilog HDL assignment warning at walk.mem(15333): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15334) " "Verilog HDL assignment warning at walk.mem(15334): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15335) " "Verilog HDL assignment warning at walk.mem(15335): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15336) " "Verilog HDL assignment warning at walk.mem(15336): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15337) " "Verilog HDL assignment warning at walk.mem(15337): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15338) " "Verilog HDL assignment warning at walk.mem(15338): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15339) " "Verilog HDL assignment warning at walk.mem(15339): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15340) " "Verilog HDL assignment warning at walk.mem(15340): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15341) " "Verilog HDL assignment warning at walk.mem(15341): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15342) " "Verilog HDL assignment warning at walk.mem(15342): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15343) " "Verilog HDL assignment warning at walk.mem(15343): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15344) " "Verilog HDL assignment warning at walk.mem(15344): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15345) " "Verilog HDL assignment warning at walk.mem(15345): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15346) " "Verilog HDL assignment warning at walk.mem(15346): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15347) " "Verilog HDL assignment warning at walk.mem(15347): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15348) " "Verilog HDL assignment warning at walk.mem(15348): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15349) " "Verilog HDL assignment warning at walk.mem(15349): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15350) " "Verilog HDL assignment warning at walk.mem(15350): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698703 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15351) " "Verilog HDL assignment warning at walk.mem(15351): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15352) " "Verilog HDL assignment warning at walk.mem(15352): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15353) " "Verilog HDL assignment warning at walk.mem(15353): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15354) " "Verilog HDL assignment warning at walk.mem(15354): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15355) " "Verilog HDL assignment warning at walk.mem(15355): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15356) " "Verilog HDL assignment warning at walk.mem(15356): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15357) " "Verilog HDL assignment warning at walk.mem(15357): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15358) " "Verilog HDL assignment warning at walk.mem(15358): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15359) " "Verilog HDL assignment warning at walk.mem(15359): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15360) " "Verilog HDL assignment warning at walk.mem(15360): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15372) " "Verilog HDL assignment warning at walk.mem(15372): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15373) " "Verilog HDL assignment warning at walk.mem(15373): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15374) " "Verilog HDL assignment warning at walk.mem(15374): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15375) " "Verilog HDL assignment warning at walk.mem(15375): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15378) " "Verilog HDL assignment warning at walk.mem(15378): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15379) " "Verilog HDL assignment warning at walk.mem(15379): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15380) " "Verilog HDL assignment warning at walk.mem(15380): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15405) " "Verilog HDL assignment warning at walk.mem(15405): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15406) " "Verilog HDL assignment warning at walk.mem(15406): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15407) " "Verilog HDL assignment warning at walk.mem(15407): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15408) " "Verilog HDL assignment warning at walk.mem(15408): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15410) " "Verilog HDL assignment warning at walk.mem(15410): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15411) " "Verilog HDL assignment warning at walk.mem(15411): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15412) " "Verilog HDL assignment warning at walk.mem(15412): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15413) " "Verilog HDL assignment warning at walk.mem(15413): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15414) " "Verilog HDL assignment warning at walk.mem(15414): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15415) " "Verilog HDL assignment warning at walk.mem(15415): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15416) " "Verilog HDL assignment warning at walk.mem(15416): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15436) " "Verilog HDL assignment warning at walk.mem(15436): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15437) " "Verilog HDL assignment warning at walk.mem(15437): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698704 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15438) " "Verilog HDL assignment warning at walk.mem(15438): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15439) " "Verilog HDL assignment warning at walk.mem(15439): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15446) " "Verilog HDL assignment warning at walk.mem(15446): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15447) " "Verilog HDL assignment warning at walk.mem(15447): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15448) " "Verilog HDL assignment warning at walk.mem(15448): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15449) " "Verilog HDL assignment warning at walk.mem(15449): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15450) " "Verilog HDL assignment warning at walk.mem(15450): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15451) " "Verilog HDL assignment warning at walk.mem(15451): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15465) " "Verilog HDL assignment warning at walk.mem(15465): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15466) " "Verilog HDL assignment warning at walk.mem(15466): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15467) " "Verilog HDL assignment warning at walk.mem(15467): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15468) " "Verilog HDL assignment warning at walk.mem(15468): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15478) " "Verilog HDL assignment warning at walk.mem(15478): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15479) " "Verilog HDL assignment warning at walk.mem(15479): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15480) " "Verilog HDL assignment warning at walk.mem(15480): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15481) " "Verilog HDL assignment warning at walk.mem(15481): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15482) " "Verilog HDL assignment warning at walk.mem(15482): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15483) " "Verilog HDL assignment warning at walk.mem(15483): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15484) " "Verilog HDL assignment warning at walk.mem(15484): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15503) " "Verilog HDL assignment warning at walk.mem(15503): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15504) " "Verilog HDL assignment warning at walk.mem(15504): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15505) " "Verilog HDL assignment warning at walk.mem(15505): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15506) " "Verilog HDL assignment warning at walk.mem(15506): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15507) " "Verilog HDL assignment warning at walk.mem(15507): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15508) " "Verilog HDL assignment warning at walk.mem(15508): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15532) " "Verilog HDL assignment warning at walk.mem(15532): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15533) " "Verilog HDL assignment warning at walk.mem(15533): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15534) " "Verilog HDL assignment warning at walk.mem(15534): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15542) " "Verilog HDL assignment warning at walk.mem(15542): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15543) " "Verilog HDL assignment warning at walk.mem(15543): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15544) " "Verilog HDL assignment warning at walk.mem(15544): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15545) " "Verilog HDL assignment warning at walk.mem(15545): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15546) " "Verilog HDL assignment warning at walk.mem(15546): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698705 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15554) " "Verilog HDL assignment warning at walk.mem(15554): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15555) " "Verilog HDL assignment warning at walk.mem(15555): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15556) " "Verilog HDL assignment warning at walk.mem(15556): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15557) " "Verilog HDL assignment warning at walk.mem(15557): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15558) " "Verilog HDL assignment warning at walk.mem(15558): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15559) " "Verilog HDL assignment warning at walk.mem(15559): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15560) " "Verilog HDL assignment warning at walk.mem(15560): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15561) " "Verilog HDL assignment warning at walk.mem(15561): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15562) " "Verilog HDL assignment warning at walk.mem(15562): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15563) " "Verilog HDL assignment warning at walk.mem(15563): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15564) " "Verilog HDL assignment warning at walk.mem(15564): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15565) " "Verilog HDL assignment warning at walk.mem(15565): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15566) " "Verilog HDL assignment warning at walk.mem(15566): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15567) " "Verilog HDL assignment warning at walk.mem(15567): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15568) " "Verilog HDL assignment warning at walk.mem(15568): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15569) " "Verilog HDL assignment warning at walk.mem(15569): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15570) " "Verilog HDL assignment warning at walk.mem(15570): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15571) " "Verilog HDL assignment warning at walk.mem(15571): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15572) " "Verilog HDL assignment warning at walk.mem(15572): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15573) " "Verilog HDL assignment warning at walk.mem(15573): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15574) " "Verilog HDL assignment warning at walk.mem(15574): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15575) " "Verilog HDL assignment warning at walk.mem(15575): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15576) " "Verilog HDL assignment warning at walk.mem(15576): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15577) " "Verilog HDL assignment warning at walk.mem(15577): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15578) " "Verilog HDL assignment warning at walk.mem(15578): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15579) " "Verilog HDL assignment warning at walk.mem(15579): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15580) " "Verilog HDL assignment warning at walk.mem(15580): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15581) " "Verilog HDL assignment warning at walk.mem(15581): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15582) " "Verilog HDL assignment warning at walk.mem(15582): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15583) " "Verilog HDL assignment warning at walk.mem(15583): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15585) " "Verilog HDL assignment warning at walk.mem(15585): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15586) " "Verilog HDL assignment warning at walk.mem(15586): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15587) " "Verilog HDL assignment warning at walk.mem(15587): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15588) " "Verilog HDL assignment warning at walk.mem(15588): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698706 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15589) " "Verilog HDL assignment warning at walk.mem(15589): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15590) " "Verilog HDL assignment warning at walk.mem(15590): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15591) " "Verilog HDL assignment warning at walk.mem(15591): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15592) " "Verilog HDL assignment warning at walk.mem(15592): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15593) " "Verilog HDL assignment warning at walk.mem(15593): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15594) " "Verilog HDL assignment warning at walk.mem(15594): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15595) " "Verilog HDL assignment warning at walk.mem(15595): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15596) " "Verilog HDL assignment warning at walk.mem(15596): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15597) " "Verilog HDL assignment warning at walk.mem(15597): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15598) " "Verilog HDL assignment warning at walk.mem(15598): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15599) " "Verilog HDL assignment warning at walk.mem(15599): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15600) " "Verilog HDL assignment warning at walk.mem(15600): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15601) " "Verilog HDL assignment warning at walk.mem(15601): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15602) " "Verilog HDL assignment warning at walk.mem(15602): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15603) " "Verilog HDL assignment warning at walk.mem(15603): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15604) " "Verilog HDL assignment warning at walk.mem(15604): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15605) " "Verilog HDL assignment warning at walk.mem(15605): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15606) " "Verilog HDL assignment warning at walk.mem(15606): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15607) " "Verilog HDL assignment warning at walk.mem(15607): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15608) " "Verilog HDL assignment warning at walk.mem(15608): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15609) " "Verilog HDL assignment warning at walk.mem(15609): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15610) " "Verilog HDL assignment warning at walk.mem(15610): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15611) " "Verilog HDL assignment warning at walk.mem(15611): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15612) " "Verilog HDL assignment warning at walk.mem(15612): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15613) " "Verilog HDL assignment warning at walk.mem(15613): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15614) " "Verilog HDL assignment warning at walk.mem(15614): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15615) " "Verilog HDL assignment warning at walk.mem(15615): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15616) " "Verilog HDL assignment warning at walk.mem(15616): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15629) " "Verilog HDL assignment warning at walk.mem(15629): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15630) " "Verilog HDL assignment warning at walk.mem(15630): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15631) " "Verilog HDL assignment warning at walk.mem(15631): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15632) " "Verilog HDL assignment warning at walk.mem(15632): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15633) " "Verilog HDL assignment warning at walk.mem(15633): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15634) " "Verilog HDL assignment warning at walk.mem(15634): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698707 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15635) " "Verilog HDL assignment warning at walk.mem(15635): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15636) " "Verilog HDL assignment warning at walk.mem(15636): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15637) " "Verilog HDL assignment warning at walk.mem(15637): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15638) " "Verilog HDL assignment warning at walk.mem(15638): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15639) " "Verilog HDL assignment warning at walk.mem(15639): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15661) " "Verilog HDL assignment warning at walk.mem(15661): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15662) " "Verilog HDL assignment warning at walk.mem(15662): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15663) " "Verilog HDL assignment warning at walk.mem(15663): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15664) " "Verilog HDL assignment warning at walk.mem(15664): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15665) " "Verilog HDL assignment warning at walk.mem(15665): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15666) " "Verilog HDL assignment warning at walk.mem(15666): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15667) " "Verilog HDL assignment warning at walk.mem(15667): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15668) " "Verilog HDL assignment warning at walk.mem(15668): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15669) " "Verilog HDL assignment warning at walk.mem(15669): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15670) " "Verilog HDL assignment warning at walk.mem(15670): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15671) " "Verilog HDL assignment warning at walk.mem(15671): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15672) " "Verilog HDL assignment warning at walk.mem(15672): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15673) " "Verilog HDL assignment warning at walk.mem(15673): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15691) " "Verilog HDL assignment warning at walk.mem(15691): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15692) " "Verilog HDL assignment warning at walk.mem(15692): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15693) " "Verilog HDL assignment warning at walk.mem(15693): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15694) " "Verilog HDL assignment warning at walk.mem(15694): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15695) " "Verilog HDL assignment warning at walk.mem(15695): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15696) " "Verilog HDL assignment warning at walk.mem(15696): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15697) " "Verilog HDL assignment warning at walk.mem(15697): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15701) " "Verilog HDL assignment warning at walk.mem(15701): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15702) " "Verilog HDL assignment warning at walk.mem(15702): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15703) " "Verilog HDL assignment warning at walk.mem(15703): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15704) " "Verilog HDL assignment warning at walk.mem(15704): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15705) " "Verilog HDL assignment warning at walk.mem(15705): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15706) " "Verilog HDL assignment warning at walk.mem(15706): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15707) " "Verilog HDL assignment warning at walk.mem(15707): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15708) " "Verilog HDL assignment warning at walk.mem(15708): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15722) " "Verilog HDL assignment warning at walk.mem(15722): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698708 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15723) " "Verilog HDL assignment warning at walk.mem(15723): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15724) " "Verilog HDL assignment warning at walk.mem(15724): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15725) " "Verilog HDL assignment warning at walk.mem(15725): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15726) " "Verilog HDL assignment warning at walk.mem(15726): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15735) " "Verilog HDL assignment warning at walk.mem(15735): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15736) " "Verilog HDL assignment warning at walk.mem(15736): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15737) " "Verilog HDL assignment warning at walk.mem(15737): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15738) " "Verilog HDL assignment warning at walk.mem(15738): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15759) " "Verilog HDL assignment warning at walk.mem(15759): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15760) " "Verilog HDL assignment warning at walk.mem(15760): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15761) " "Verilog HDL assignment warning at walk.mem(15761): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15762) " "Verilog HDL assignment warning at walk.mem(15762): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15763) " "Verilog HDL assignment warning at walk.mem(15763): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15764) " "Verilog HDL assignment warning at walk.mem(15764): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15765) " "Verilog HDL assignment warning at walk.mem(15765): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15788) " "Verilog HDL assignment warning at walk.mem(15788): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15789) " "Verilog HDL assignment warning at walk.mem(15789): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15790) " "Verilog HDL assignment warning at walk.mem(15790): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15791) " "Verilog HDL assignment warning at walk.mem(15791): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15792) " "Verilog HDL assignment warning at walk.mem(15792): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15798) " "Verilog HDL assignment warning at walk.mem(15798): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15799) " "Verilog HDL assignment warning at walk.mem(15799): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15800) " "Verilog HDL assignment warning at walk.mem(15800): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15801) " "Verilog HDL assignment warning at walk.mem(15801): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15802) " "Verilog HDL assignment warning at walk.mem(15802): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15803) " "Verilog HDL assignment warning at walk.mem(15803): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15804) " "Verilog HDL assignment warning at walk.mem(15804): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15810) " "Verilog HDL assignment warning at walk.mem(15810): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15811) " "Verilog HDL assignment warning at walk.mem(15811): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15812) " "Verilog HDL assignment warning at walk.mem(15812): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15813) " "Verilog HDL assignment warning at walk.mem(15813): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15814) " "Verilog HDL assignment warning at walk.mem(15814): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15816) " "Verilog HDL assignment warning at walk.mem(15816): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15817) " "Verilog HDL assignment warning at walk.mem(15817): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698709 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15818) " "Verilog HDL assignment warning at walk.mem(15818): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15819) " "Verilog HDL assignment warning at walk.mem(15819): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15820) " "Verilog HDL assignment warning at walk.mem(15820): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15821) " "Verilog HDL assignment warning at walk.mem(15821): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15822) " "Verilog HDL assignment warning at walk.mem(15822): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15823) " "Verilog HDL assignment warning at walk.mem(15823): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15824) " "Verilog HDL assignment warning at walk.mem(15824): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15825) " "Verilog HDL assignment warning at walk.mem(15825): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15826) " "Verilog HDL assignment warning at walk.mem(15826): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15827) " "Verilog HDL assignment warning at walk.mem(15827): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15828) " "Verilog HDL assignment warning at walk.mem(15828): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15829) " "Verilog HDL assignment warning at walk.mem(15829): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15830) " "Verilog HDL assignment warning at walk.mem(15830): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15831) " "Verilog HDL assignment warning at walk.mem(15831): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15832) " "Verilog HDL assignment warning at walk.mem(15832): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15833) " "Verilog HDL assignment warning at walk.mem(15833): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15834) " "Verilog HDL assignment warning at walk.mem(15834): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15835) " "Verilog HDL assignment warning at walk.mem(15835): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15836) " "Verilog HDL assignment warning at walk.mem(15836): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15837) " "Verilog HDL assignment warning at walk.mem(15837): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15838) " "Verilog HDL assignment warning at walk.mem(15838): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15839) " "Verilog HDL assignment warning at walk.mem(15839): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15840) " "Verilog HDL assignment warning at walk.mem(15840): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15841) " "Verilog HDL assignment warning at walk.mem(15841): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15842) " "Verilog HDL assignment warning at walk.mem(15842): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15843) " "Verilog HDL assignment warning at walk.mem(15843): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15844) " "Verilog HDL assignment warning at walk.mem(15844): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15845) " "Verilog HDL assignment warning at walk.mem(15845): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15846) " "Verilog HDL assignment warning at walk.mem(15846): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15847) " "Verilog HDL assignment warning at walk.mem(15847): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15848) " "Verilog HDL assignment warning at walk.mem(15848): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15849) " "Verilog HDL assignment warning at walk.mem(15849): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698710 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15850) " "Verilog HDL assignment warning at walk.mem(15850): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15851) " "Verilog HDL assignment warning at walk.mem(15851): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15852) " "Verilog HDL assignment warning at walk.mem(15852): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15853) " "Verilog HDL assignment warning at walk.mem(15853): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15854) " "Verilog HDL assignment warning at walk.mem(15854): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15855) " "Verilog HDL assignment warning at walk.mem(15855): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15856) " "Verilog HDL assignment warning at walk.mem(15856): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15857) " "Verilog HDL assignment warning at walk.mem(15857): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15858) " "Verilog HDL assignment warning at walk.mem(15858): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15859) " "Verilog HDL assignment warning at walk.mem(15859): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15860) " "Verilog HDL assignment warning at walk.mem(15860): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15861) " "Verilog HDL assignment warning at walk.mem(15861): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15862) " "Verilog HDL assignment warning at walk.mem(15862): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15863) " "Verilog HDL assignment warning at walk.mem(15863): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15864) " "Verilog HDL assignment warning at walk.mem(15864): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15865) " "Verilog HDL assignment warning at walk.mem(15865): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15866) " "Verilog HDL assignment warning at walk.mem(15866): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15867) " "Verilog HDL assignment warning at walk.mem(15867): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15868) " "Verilog HDL assignment warning at walk.mem(15868): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15869) " "Verilog HDL assignment warning at walk.mem(15869): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15870) " "Verilog HDL assignment warning at walk.mem(15870): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15871) " "Verilog HDL assignment warning at walk.mem(15871): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15872) " "Verilog HDL assignment warning at walk.mem(15872): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15887) " "Verilog HDL assignment warning at walk.mem(15887): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15888) " "Verilog HDL assignment warning at walk.mem(15888): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15889) " "Verilog HDL assignment warning at walk.mem(15889): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15890) " "Verilog HDL assignment warning at walk.mem(15890): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15891) " "Verilog HDL assignment warning at walk.mem(15891): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15892) " "Verilog HDL assignment warning at walk.mem(15892): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15893) " "Verilog HDL assignment warning at walk.mem(15893): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15894) " "Verilog HDL assignment warning at walk.mem(15894): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698711 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15895) " "Verilog HDL assignment warning at walk.mem(15895): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15917) " "Verilog HDL assignment warning at walk.mem(15917): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15918) " "Verilog HDL assignment warning at walk.mem(15918): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15919) " "Verilog HDL assignment warning at walk.mem(15919): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15920) " "Verilog HDL assignment warning at walk.mem(15920): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15921) " "Verilog HDL assignment warning at walk.mem(15921): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15922) " "Verilog HDL assignment warning at walk.mem(15922): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15927) " "Verilog HDL assignment warning at walk.mem(15927): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15928) " "Verilog HDL assignment warning at walk.mem(15928): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15947) " "Verilog HDL assignment warning at walk.mem(15947): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15948) " "Verilog HDL assignment warning at walk.mem(15948): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15949) " "Verilog HDL assignment warning at walk.mem(15949): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15950) " "Verilog HDL assignment warning at walk.mem(15950): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15951) " "Verilog HDL assignment warning at walk.mem(15951): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15952) " "Verilog HDL assignment warning at walk.mem(15952): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15953) " "Verilog HDL assignment warning at walk.mem(15953): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15958) " "Verilog HDL assignment warning at walk.mem(15958): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15959) " "Verilog HDL assignment warning at walk.mem(15959): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15960) " "Verilog HDL assignment warning at walk.mem(15960): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15961) " "Verilog HDL assignment warning at walk.mem(15961): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15980) " "Verilog HDL assignment warning at walk.mem(15980): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15981) " "Verilog HDL assignment warning at walk.mem(15981): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15982) " "Verilog HDL assignment warning at walk.mem(15982): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15983) " "Verilog HDL assignment warning at walk.mem(15983): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15991) " "Verilog HDL assignment warning at walk.mem(15991): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(15992) " "Verilog HDL assignment warning at walk.mem(15992): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 15992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16015) " "Verilog HDL assignment warning at walk.mem(16015): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16016) " "Verilog HDL assignment warning at walk.mem(16016): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16017) " "Verilog HDL assignment warning at walk.mem(16017): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16018) " "Verilog HDL assignment warning at walk.mem(16018): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16019) " "Verilog HDL assignment warning at walk.mem(16019): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16020) " "Verilog HDL assignment warning at walk.mem(16020): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698712 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16021) " "Verilog HDL assignment warning at walk.mem(16021): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16043) " "Verilog HDL assignment warning at walk.mem(16043): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16044) " "Verilog HDL assignment warning at walk.mem(16044): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16045) " "Verilog HDL assignment warning at walk.mem(16045): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16046) " "Verilog HDL assignment warning at walk.mem(16046): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16047) " "Verilog HDL assignment warning at walk.mem(16047): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16048) " "Verilog HDL assignment warning at walk.mem(16048): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16049) " "Verilog HDL assignment warning at walk.mem(16049): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16054) " "Verilog HDL assignment warning at walk.mem(16054): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16055) " "Verilog HDL assignment warning at walk.mem(16055): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16056) " "Verilog HDL assignment warning at walk.mem(16056): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16057) " "Verilog HDL assignment warning at walk.mem(16057): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16058) " "Verilog HDL assignment warning at walk.mem(16058): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16059) " "Verilog HDL assignment warning at walk.mem(16059): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16065) " "Verilog HDL assignment warning at walk.mem(16065): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16066) " "Verilog HDL assignment warning at walk.mem(16066): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16067) " "Verilog HDL assignment warning at walk.mem(16067): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16068) " "Verilog HDL assignment warning at walk.mem(16068): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16069) " "Verilog HDL assignment warning at walk.mem(16069): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16070) " "Verilog HDL assignment warning at walk.mem(16070): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16072) " "Verilog HDL assignment warning at walk.mem(16072): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16073) " "Verilog HDL assignment warning at walk.mem(16073): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16074) " "Verilog HDL assignment warning at walk.mem(16074): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16075) " "Verilog HDL assignment warning at walk.mem(16075): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16076) " "Verilog HDL assignment warning at walk.mem(16076): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16077) " "Verilog HDL assignment warning at walk.mem(16077): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16078) " "Verilog HDL assignment warning at walk.mem(16078): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16079) " "Verilog HDL assignment warning at walk.mem(16079): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16080) " "Verilog HDL assignment warning at walk.mem(16080): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16081) " "Verilog HDL assignment warning at walk.mem(16081): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16082) " "Verilog HDL assignment warning at walk.mem(16082): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698713 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16083) " "Verilog HDL assignment warning at walk.mem(16083): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16084) " "Verilog HDL assignment warning at walk.mem(16084): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16085) " "Verilog HDL assignment warning at walk.mem(16085): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16086) " "Verilog HDL assignment warning at walk.mem(16086): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16087) " "Verilog HDL assignment warning at walk.mem(16087): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16088) " "Verilog HDL assignment warning at walk.mem(16088): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16089) " "Verilog HDL assignment warning at walk.mem(16089): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16090) " "Verilog HDL assignment warning at walk.mem(16090): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16091) " "Verilog HDL assignment warning at walk.mem(16091): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16092) " "Verilog HDL assignment warning at walk.mem(16092): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16093) " "Verilog HDL assignment warning at walk.mem(16093): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16094) " "Verilog HDL assignment warning at walk.mem(16094): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16095) " "Verilog HDL assignment warning at walk.mem(16095): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16096) " "Verilog HDL assignment warning at walk.mem(16096): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16097) " "Verilog HDL assignment warning at walk.mem(16097): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16098) " "Verilog HDL assignment warning at walk.mem(16098): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16099) " "Verilog HDL assignment warning at walk.mem(16099): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16100) " "Verilog HDL assignment warning at walk.mem(16100): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16101) " "Verilog HDL assignment warning at walk.mem(16101): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16102) " "Verilog HDL assignment warning at walk.mem(16102): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16103) " "Verilog HDL assignment warning at walk.mem(16103): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16104) " "Verilog HDL assignment warning at walk.mem(16104): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16105) " "Verilog HDL assignment warning at walk.mem(16105): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16106) " "Verilog HDL assignment warning at walk.mem(16106): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16107) " "Verilog HDL assignment warning at walk.mem(16107): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16108) " "Verilog HDL assignment warning at walk.mem(16108): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16109) " "Verilog HDL assignment warning at walk.mem(16109): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16111) " "Verilog HDL assignment warning at walk.mem(16111): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16112) " "Verilog HDL assignment warning at walk.mem(16112): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16113) " "Verilog HDL assignment warning at walk.mem(16113): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16114) " "Verilog HDL assignment warning at walk.mem(16114): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16115) " "Verilog HDL assignment warning at walk.mem(16115): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698714 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16116) " "Verilog HDL assignment warning at walk.mem(16116): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16117) " "Verilog HDL assignment warning at walk.mem(16117): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16118) " "Verilog HDL assignment warning at walk.mem(16118): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16119) " "Verilog HDL assignment warning at walk.mem(16119): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16120) " "Verilog HDL assignment warning at walk.mem(16120): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16121) " "Verilog HDL assignment warning at walk.mem(16121): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16122) " "Verilog HDL assignment warning at walk.mem(16122): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16123) " "Verilog HDL assignment warning at walk.mem(16123): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16124) " "Verilog HDL assignment warning at walk.mem(16124): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16125) " "Verilog HDL assignment warning at walk.mem(16125): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16126) " "Verilog HDL assignment warning at walk.mem(16126): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16127) " "Verilog HDL assignment warning at walk.mem(16127): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16128) " "Verilog HDL assignment warning at walk.mem(16128): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16146) " "Verilog HDL assignment warning at walk.mem(16146): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16147) " "Verilog HDL assignment warning at walk.mem(16147): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16148) " "Verilog HDL assignment warning at walk.mem(16148): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16271) " "Verilog HDL assignment warning at walk.mem(16271): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16276) " "Verilog HDL assignment warning at walk.mem(16276): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16300) " "Verilog HDL assignment warning at walk.mem(16300): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16301) " "Verilog HDL assignment warning at walk.mem(16301): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16302) " "Verilog HDL assignment warning at walk.mem(16302): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16303) " "Verilog HDL assignment warning at walk.mem(16303): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16304) " "Verilog HDL assignment warning at walk.mem(16304): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16305) " "Verilog HDL assignment warning at walk.mem(16305): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16310) " "Verilog HDL assignment warning at walk.mem(16310): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16322) " "Verilog HDL assignment warning at walk.mem(16322): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16323) " "Verilog HDL assignment warning at walk.mem(16323): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16324) " "Verilog HDL assignment warning at walk.mem(16324): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16325) " "Verilog HDL assignment warning at walk.mem(16325): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16326) " "Verilog HDL assignment warning at walk.mem(16326): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698715 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16327) " "Verilog HDL assignment warning at walk.mem(16327): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16328) " "Verilog HDL assignment warning at walk.mem(16328): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16329) " "Verilog HDL assignment warning at walk.mem(16329): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16330) " "Verilog HDL assignment warning at walk.mem(16330): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16331) " "Verilog HDL assignment warning at walk.mem(16331): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16332) " "Verilog HDL assignment warning at walk.mem(16332): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16333) " "Verilog HDL assignment warning at walk.mem(16333): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16334) " "Verilog HDL assignment warning at walk.mem(16334): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16335) " "Verilog HDL assignment warning at walk.mem(16335): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16336) " "Verilog HDL assignment warning at walk.mem(16336): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16337) " "Verilog HDL assignment warning at walk.mem(16337): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16338) " "Verilog HDL assignment warning at walk.mem(16338): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16339) " "Verilog HDL assignment warning at walk.mem(16339): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16340) " "Verilog HDL assignment warning at walk.mem(16340): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16341) " "Verilog HDL assignment warning at walk.mem(16341): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16342) " "Verilog HDL assignment warning at walk.mem(16342): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16343) " "Verilog HDL assignment warning at walk.mem(16343): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16344) " "Verilog HDL assignment warning at walk.mem(16344): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16345) " "Verilog HDL assignment warning at walk.mem(16345): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16346) " "Verilog HDL assignment warning at walk.mem(16346): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16347) " "Verilog HDL assignment warning at walk.mem(16347): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16348) " "Verilog HDL assignment warning at walk.mem(16348): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16349) " "Verilog HDL assignment warning at walk.mem(16349): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16350) " "Verilog HDL assignment warning at walk.mem(16350): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16353) " "Verilog HDL assignment warning at walk.mem(16353): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16354) " "Verilog HDL assignment warning at walk.mem(16354): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16355) " "Verilog HDL assignment warning at walk.mem(16355): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16356) " "Verilog HDL assignment warning at walk.mem(16356): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16357) " "Verilog HDL assignment warning at walk.mem(16357): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16358) " "Verilog HDL assignment warning at walk.mem(16358): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16359) " "Verilog HDL assignment warning at walk.mem(16359): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16360) " "Verilog HDL assignment warning at walk.mem(16360): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698716 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16361) " "Verilog HDL assignment warning at walk.mem(16361): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16362) " "Verilog HDL assignment warning at walk.mem(16362): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16363) " "Verilog HDL assignment warning at walk.mem(16363): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16364) " "Verilog HDL assignment warning at walk.mem(16364): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16365) " "Verilog HDL assignment warning at walk.mem(16365): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16366) " "Verilog HDL assignment warning at walk.mem(16366): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16367) " "Verilog HDL assignment warning at walk.mem(16367): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16368) " "Verilog HDL assignment warning at walk.mem(16368): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16369) " "Verilog HDL assignment warning at walk.mem(16369): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16370) " "Verilog HDL assignment warning at walk.mem(16370): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16371) " "Verilog HDL assignment warning at walk.mem(16371): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16372) " "Verilog HDL assignment warning at walk.mem(16372): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16373) " "Verilog HDL assignment warning at walk.mem(16373): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16374) " "Verilog HDL assignment warning at walk.mem(16374): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16375) " "Verilog HDL assignment warning at walk.mem(16375): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16376) " "Verilog HDL assignment warning at walk.mem(16376): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16377) " "Verilog HDL assignment warning at walk.mem(16377): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16378) " "Verilog HDL assignment warning at walk.mem(16378): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16379) " "Verilog HDL assignment warning at walk.mem(16379): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16380) " "Verilog HDL assignment warning at walk.mem(16380): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16381) " "Verilog HDL assignment warning at walk.mem(16381): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16382) " "Verilog HDL assignment warning at walk.mem(16382): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16383) " "Verilog HDL assignment warning at walk.mem(16383): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 walk.mem(16384) " "Verilog HDL assignment warning at walk.mem(16384): truncated value with size 8 to match size of target (6)" {  } { { "../rtl/walk.mem" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/walk.mem" 16384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698717 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rom_rgb.v(42) " "Verilog HDL assignment warning at rom_rgb.v(42): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/rom_rgb.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/rom_rgb.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698962 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rom_rgb.v(43) " "Verilog HDL assignment warning at rom_rgb.v(43): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/rom_rgb.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/rom_rgb.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761631698962 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "png_rom.data_a 0 rom_rgb.v(19) " "Net \"png_rom.data_a\" at rom_rgb.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/rom_rgb.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/rom_rgb.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761631698983 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "png_rom.waddr_a 0 rom_rgb.v(19) " "Net \"png_rom.waddr_a\" at rom_rgb.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/rom_rgb.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/rom_rgb.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761631698983 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "png_rom.we_a 0 rom_rgb.v(19) " "Net \"png_rom.we_a\" at rom_rgb.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/rom_rgb.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/rom_rgb.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761631698983 "|hdmi_colorbar_top|video_display:u_video_display|rom_rgb:u_rom_rgb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_transmitter_top dvi_transmitter_top:u_rgb2dvi_0 " "Elaborating entity \"dvi_transmitter_top\" for hierarchy \"dvi_transmitter_top:u_rgb2dvi_0\"" {  } { { "../rtl/hdmi_colorbar_top.v" "u_rgb2dvi_0" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/hdmi_colorbar_top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631699007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asyn_rst_syn dvi_transmitter_top:u_rgb2dvi_0\|asyn_rst_syn:reset_syn " "Elaborating entity \"asyn_rst_syn\" for hierarchy \"dvi_transmitter_top:u_rgb2dvi_0\|asyn_rst_syn:reset_syn\"" {  } { { "../rtl/dvi_transmitter_top.v" "reset_syn" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/dvi_transmitter_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631699009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_encoder dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_b " "Elaborating entity \"dvi_encoder\" for hierarchy \"dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_b\"" {  } { { "../rtl/dvi_transmitter_top.v" "encoder_b" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/dvi_transmitter_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631699011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serializer_10_to_1 dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b " "Elaborating entity \"serializer_10_to_1\" for hierarchy \"dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\"" {  } { { "../rtl/dvi_transmitter_top.v" "serializer_b" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/dvi_transmitter_top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631699015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p " "Elaborating entity \"ddio_out\" for hierarchy \"dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\"" {  } { { "../rtl/serializer_10_to_1.v" "u_ddio_out_p" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/serializer_10_to_1.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631699023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddio_out/ddio_out.v" "ALTDDIO_OUT_component" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/ipcore/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631699044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddio_out/ddio_out.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/ipcore/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631699045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699045 ""}  } { { "ipcore/ddio_out/ddio_out.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/ipcore/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761631699045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_i9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_i9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_i9j " "Found entity 1: ddio_out_i9j" {  } { { "db/ddio_out_i9j.tdf" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/db/ddio_out_i9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631699070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631699070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_i9j dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\|ddio_out_i9j:auto_generated " "Elaborating entity \"ddio_out_i9j\" for hierarchy \"dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\|ddio_out_i9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631699071 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_display:u_video_display\|rom_rgb:u_rom_rgb\|png_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_display:u_video_display\|rom_rgb:u_rom_rgb\|png_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/hdmi_colorbar_top.ram0_rom_rgb_5f9c44f9.hdl.mif " "Parameter INIT_FILE set to db/hdmi_colorbar_top.ram0_rom_rgb_5f9c44f9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761631699406 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1761631699406 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1761631699406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_display:u_video_display\|rom_rgb:u_rom_rgb\|altsyncram:png_rom_rtl_0 " "Elaborated megafunction instantiation \"video_display:u_video_display\|rom_rgb:u_rom_rgb\|altsyncram:png_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631699454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_display:u_video_display\|rom_rgb:u_rom_rgb\|altsyncram:png_rom_rtl_0 " "Instantiated megafunction \"video_display:u_video_display\|rom_rgb:u_rom_rgb\|altsyncram:png_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/hdmi_colorbar_top.ram0_rom_rgb_5f9c44f9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/hdmi_colorbar_top.ram0_rom_rgb_5f9c44f9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761631699454 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761631699454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p0q1 " "Found entity 1: altsyncram_p0q1" {  } { { "db/altsyncram_p0q1.tdf" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/db/altsyncram_p0q1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631699483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631699483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_csa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_csa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_csa " "Found entity 1: decode_csa" {  } { { "db/decode_csa.tdf" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/db/decode_csa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631699511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631699511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_58a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_58a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_58a " "Found entity 1: decode_58a" {  } { { "db/decode_58a.tdf" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/db/decode_58a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631699541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631699541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qmb " "Found entity 1: mux_qmb" {  } { { "db/mux_qmb.tdf" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/db/mux_qmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761631699575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631699575 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/asyn_rst_syn.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/asyn_rst_syn.v" 46 -1 0 } } { "../rtl/asyn_rst_syn.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/asyn_rst_syn.v" 31 -1 0 } } { "../rtl/cartoon_ctr.v" "" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/cartoon_ctr.v" 87 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1761631699831 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1761631699831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761631700033 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_b\|Add17~8 " "Logic cell \"dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_b\|Add17~8\"" {  } { { "../rtl/dvi_encoder.v" "Add17~8" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/dvi_encoder.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1761631700635 ""} { "Info" "ISCL_SCL_CELL_NAME" "dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_b\|Add15~8 " "Logic cell \"dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_b\|Add15~8\"" {  } { { "../rtl/dvi_encoder.v" "Add15~8" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/dvi_encoder.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1761631700635 ""} { "Info" "ISCL_SCL_CELL_NAME" "dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_g\|Add17~8 " "Logic cell \"dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_g\|Add17~8\"" {  } { { "../rtl/dvi_encoder.v" "Add17~8" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/dvi_encoder.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1761631700635 ""} { "Info" "ISCL_SCL_CELL_NAME" "dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_g\|Add15~8 " "Logic cell \"dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_g\|Add15~8\"" {  } { { "../rtl/dvi_encoder.v" "Add15~8" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/dvi_encoder.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1761631700635 ""} { "Info" "ISCL_SCL_CELL_NAME" "dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_r\|Add17~8 " "Logic cell \"dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_r\|Add17~8\"" {  } { { "../rtl/dvi_encoder.v" "Add17~8" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/dvi_encoder.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1761631700635 ""} { "Info" "ISCL_SCL_CELL_NAME" "dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_r\|Add15~8 " "Logic cell \"dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_r\|Add15~8\"" {  } { { "../rtl/dvi_encoder.v" "Add15~8" { Text "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/rtl/dvi_encoder.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1761631700635 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1761631700635 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/output_files/hdmi_colorbar_top.map.smsg " "Generated suppressed messages file C:/Users/15267/Desktop/FPGAdesktop/AssiantantFPGA/ExampleUpgrade/HX1006A_OldLab/lab_3_3_HDMI_ing/prj_1006B/output_files/hdmi_colorbar_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631700899 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761631701003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761631701003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "736 " "Implemented 736 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761631701064 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761631701064 ""} { "Info" "ICUT_CUT_TM_LCELLS" "703 " "Implemented 703 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761631701064 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1761631701064 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1761631701064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761631701064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761631701184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 28 14:08:21 2025 " "Processing ended: Tue Oct 28 14:08:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761631701184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761631701184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761631701184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761631701184 ""}
