// Seed: 3692196851
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    output wire id_2,
    input wand id_3,
    input tri id_4,
    output uwire id_5,
    input supply0 id_6,
    input supply0 id_7,
    output tri id_8,
    output wand id_9,
    input tri0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input tri id_13,
    input uwire id_14,
    output supply0 id_15,
    input supply1 id_16,
    output tri id_17,
    output supply1 id_18,
    output wor id_19,
    input tri0 id_20
);
  wire id_22;
  wire id_23;
  assign id_0 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri   id_1,
    input  wand  id_2,
    output wire  id_3,
    input  uwire id_4,
    input  wor   id_5
);
  module_0(
      id_3,
      id_0,
      id_3,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_5,
      id_1,
      id_1,
      id_1,
      id_4,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_4
  );
  wire id_7, id_8, id_9;
  `define pp_10 0
  wire id_11;
endmodule
