ecg soc channel lossless data compress wearabl sensor deepu zhang liew wong lian depart electr comput engin nation univers singapor eleliani abstract paper present low power ecg record sys tem chip soc chip low complex lossless ecg compress data reduct wireless ambulatori ecg sensor devic propos algorithm linear slope pre dictor estim ecg sampl novel low plexiti dynam code packag scheme frame estim error fix length bit format propos techniqu achiev averag compress ratio mit bih ecg databas implement process compressor gate channel occupi channel consum channel ecg sam pled small size ultra low power consumpt propos techniqu suitabl wearabl ecg sen sor applic cardiovascular diseas cvd lead death consum amount healthcar resourc age popul increas life pectanc develop countri expect aggrav issu come year effect manag cvd prevent happen low cost wearabl wireless ecg electrocardiogram sensor main challeng develop low cost weara ble ecg sensor design ultra low power ecg chip acquir process wireless transmit ecg sig nal person gateway fig high level integr inbuilt signal acquisit data convers help reduc size cost sensor wire sensor singl largest sourc power consumpt wireless transceiv round clock oper larg amount ecg data local store devic flash memori transmit wireless person gateway larg memori energi quirement sensor case chip sram facilit burst mode transmiss larg chip area increas cost devic data compress offer attract featur wear sensor help reduc size chip sram flash minim power consumpt wireless tran ceiver lossi compress techniqu higher compress ratio ideal candid ecg signal loss lossi techniqu approv medic regulatori bodi countri commerci devic liabil concern prefer lossless pression wearabl ecg sensor exist loss ecg compress techniqu focus achiev higher compress ratio work support nation foundat competit programm grant nrf nus faculti strateg fund grant amplifi adc data compress ecg chip bluetooth transceiv nand flash bluetooth transceiv gui person gateway decompress signal analysi fig wireless ecg monitor system context wireless sensor ambulatori devic ultra low power oper low complex impl mentat critic sure ergi memori save compress higher consum compressor paper ecg soc featur low complex lossless compress techniqu present propos gorithm slope predictor estim ecg sampl novel low complex dynam packag scheme frame estim error fix length format paper organ system architectur present compress scheme formanc evalu iii scribe hardwar implement measur conclus drawn system architectur ecg soc chip system block diagram propos ecg soc fig frontend consist record chan nel multiplex mux bit success approxi mation sar adc backend includ lossless pression block real time clock rtc modul spi interfac improv ecg signal qualiti reduc power nois driven leg drl clude low power khz crystal oscil driver bandgap refer implement chip design work power suppli fig system architectur ecg soc ieee architectur analog front amplifi fig includ instrument amplifi programm gain amplifi pga rail rail output buffer buf capacit coupl block offset improv signal dynam rang ecg gain dynam tunabl switch antialias purpos low pass cut frequenc adjust chang ing miller compens capacitor uniti gain buffer improv settl time output signal reduc residu error pseudo resistor pga provid resist ensur front high pass frequenc tal harmon distort thd full scale output fig architectur singl ecg amplifi channel iii lossless data compress scheme predict error code dynam fix length packag slope base linear predictor signal compress data unpack data slope base linear predictor compress fig lossless compress decompress scheme block diagram propos compress compress scheme illustr fig slope base predictor estim current ecg sampl base previous sampl comput current sampl sig nal slope previous sampl predict subtract actual predic tion error current sampl estim slope pre dictor predict error predict estim predict error dynam rang general smaller ecg signal fig achiev ing lossless compress maximum bit fulli repres bit width propos scheme predict error transmit ted origin ecg sampl receiv side revers process reconstruct origin data sam ples fig fig predict error reduc bit width code scheme incur data loss variabl length code scheme huffman arithmet code mon produc prefix free code pack close approach produc optim bit represent complex coder decod high exampl huffman code associ frequent occur symbol short codeword frequent occur sym bol long codeword symbol codeword associa tion tabl pre construct statist dataset implement tabl requir larg chip memori ultim negat sram area save compress suboptim approach select huffman code encod fre quentli symbol huffman code retain main data encod expens decreas pression ratio hardwar complex lower pare statist approach symbol lookup tabl encod well decod dition code scheme produc variabl length code output packag fit fix length packet store fix word length sram flash interfac standard spi packag complex hardwar propos propos simpl code packag scheme combin code data packag step low hardwar complex achiev small area low power produc fix length bit output flowchart scheme present fig plement represent error signal fig error sampl center repres bit select remov msbs carri data pack close prefix free natur huffman code data frame structur tabl uniqu header frame type time sampl pli ecg signal time sampl ict ion rro pli predict error ieee asian solid state circuit confer sscc pack error sampl vari width fix length output word local memori full receiv code predict error sampl append header frame format tabl append header frame format tabl append header frame format tabl append header frame format tabl append header frame format tabl fig code packag scheme flowchart tabl data packag scheme code predict error symbol bit bit bit bit bit bit bit bit bit bit bit bit bit bit bit bit frame type header data tabl compress perform propos algorithm mit bih databas slope predictor ideal huffman slope predictor lectiv huffman slope predictor propos scheme averag maximum dynam data packag scheme fig simpl prioriti encod techniqu frame fix length data sampl multipl bit width error data receiv algorithm check maximum amplitud signal group exceed frame format accommod tabl gorithm proceed best frame option propos algorithm evalu mit bih record compress perform tabl propos code scheme achiev better perform select huffman produc fix length code compress ratio lower ideal huffman code hard ware cost architectur propos compressor overview hardwar architectur channel compressor fig take bit multi plex channel data adc output perform multiplex process data data channel identifi bit channel select header pend ecg sampl adc data stream fed separ slope predictor comput predict error individu predictor activ channel select signal reduc effect data switch predictor data regist set zero initializa tion initi valu treat data sampl system start sampl ecg stream assum zero initi explicit send initi sampl start compress minimum bit width quir repres predict error compl ment format comput packag format tabl allow type data packet bit width comput bit width comput logic fig data pack age fix bit sampl bit packag logic fig error bit width correspond error actual sampl load serial word regist fig regist full packag con troller fsm will pack data regist singl bit frame base input frame enabl logic order prioriti frame type tabl frame enabl logic frame type fig order prevent total loss data acci dental packet loss propos scheme allow transmit full frame type predetermin interv periment interv work well offic environ ing bluetooth spi slave interfac interfac block programm mcu fig hardwar architectur lossless compress block channel ecg chip chsel_x chsel_x bitwidth comput spi data frame control compress channel data spi interfac buffer regist programm restart bit ieee asian solid state circuit confer sscc comput bit comput bit comput bit comput bit bit widthprior encod bitwidth encod tabl bitwidth comput fig bit width block comput logic encod tabl fig bit packag block frame enabl type frame fig chip micro photo prototyp devic fig decompress measur comparison design implement process front measur tabl iii refer nois high pass corner full scale thd total front current includ channel adc drl bandgap crystal oscil circuit backend consum core area fig die photo evalu prototyp total chip area fig exampl compress ecg signal loss observ decompress ecg signal comparison propos compressor cent publish design tabl design achiev lowest power complex neglig reduct compress ratio chip measur better compress ratio consum higher power implement golomb code scheme select huffman code scheme consum higher power note bit repres pre diction error bit input data data left uncod fulli lossless represent repres bit predict error bit will lost base studi compress select huffman code scheme full bit width represent uncod signal tabl output packag fix length practic pro pose design lowest power gate count pression compromis data integr tabl iii chip perform summari suppli voltag technolog cmos high pass frequenc low pass frequenc pass band gain input refer nois common mode reject ratio cmrr power suppli reject ratio psrr total harmon distort thd dbfs sampl frequenc total front current total current effect number bit enob tabl comparison compressor design ericson design process vdd channel total gatecount gatecount chan nel total power power channel area conclus paper present low power ecg soc lossless data compress wearabl devic compressor achiev averag design consum channel core area pro cess comparison publish method pro pose algorithm hardwar implement demonstr low power consumpt suitabl wear wireless devic refer zou yao lian fulli integr programm biomed sensor interfac chip solid state circuit ieee journal deepu zou yao lian ecg chip wearabl cardiac monitor devic ieee intern symposium electron design test applic yazicioglu kim torf kim van hoof analog signal processor asic portabl biopotenti signal monitor solid state circuit ieee journal chua fang mix bio signal lossless data compressor portabl brain heart monitor system ieee transact consum electron jas ghosh dastidar touba effici test vector compress scheme select huffman code comput aid design integr circuit system ieee transact rigler bishop ken fpga base lossless data compress huffman algorithm canadian confer electr comput engin patent varaiabl length code pack intel corpor chen wang vlsi implement low power cost effici lossless ecg encod design wireless healthcar monitor applic electron letter jan fsm control error sampl origin data sampl frame enabl frame enabl frame enabl counter frame enabl ieee asian solid state circuit confer sscc 