{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1381305123735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1381305123735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 09:52:03 2013 " "Processing started: Wed Oct 09 09:52:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1381305123735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1381305123735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA4U_DE0 -c FPGA4U_DE0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA4U_DE0 -c FPGA4U_DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1381305123735 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1381305124265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga4u_de0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga4u_de0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA4U_DE0 " "Found entity 1: FPGA4U_DE0" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305124483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381305124483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga4u.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga4u.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA4U " "Found entity 1: FPGA4U" {  } { { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305124515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381305124515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_led96.vhd 4 1 " "Found 4 design units, including 1 entities, in source file rgb_led96.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack " "Found design unit 1: pack" {  } { { "rgb_led96.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/rgb_led96.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125295 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pack-body " "Found design unit 2: pack-body" {  } { { "rgb_led96.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/rgb_led96.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125295 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 rgb_led96-arch " "Found design unit 3: rgb_led96-arch" {  } { { "rgb_led96.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/rgb_led96.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125295 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_led96 " "Found entity 1: rgb_led96" {  } { { "rgb_led96.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/rgb_led96.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381305125295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/desktop/archord-labos/lab 4-5 - memories/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/desktop/archord-labos/lab 4-5 - memories/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/Controller.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/Controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125310 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/Controller.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381305125310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/desktop/archord-labos/lab 4-5 - memories/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/desktop/archord-labos/lab 4-5 - memories/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125326 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381305125326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/desktop/archord-labos/lab 4-5 - memories/vhdl/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/desktop/archord-labos/lab 4-5 - memories/vhdl/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/LEDs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125357 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/LEDs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381305125357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/desktop/archord-labos/lab 4-5 - memories/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/desktop/archord-labos/lab 4-5 - memories/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125373 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381305125373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/desktop/archord-labos/lab 4-5 - memories/vhdl/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/desktop/archord-labos/lab 4-5 - memories/vhdl/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-synth " "Found design unit 1: register_file-synth" {  } { { "../vhdl/register_file.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/register_file.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125404 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../vhdl/register_file.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381305125404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/desktop/archord-labos/lab 4-5 - memories/vhdl/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/desktop/archord-labos/lab 4-5 - memories/vhdl/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125419 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381305125419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/desktop/archord-labos/lab 4-5 - memories/vhdl/rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/desktop/archord-labos/lab 4-5 - memories/vhdl/rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125451 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305125451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381305125451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA4U_DE0 " "Elaborating entity \"FPGA4U_DE0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1381305125529 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND gnd_system " "Primitive \"GND\" of instance \"gnd_system\" not used" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 216 48 80 248 "gnd_system" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1381305125560 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC vcc_system " "Primitive \"VCC\" of instance \"vcc_system\" not used" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 176 64 80 208 "vcc_system" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1381305125560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_led96 rgb_led96:inst4 " "Elaborating entity \"rgb_led96\" for hierarchy \"rgb_led96:inst4\"" {  } { { "FPGA4U_DE0.bdf" "inst4" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305125607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA4U FPGA4U:inst1 " "Elaborating entity \"FPGA4U\" for hierarchy \"FPGA4U:inst1\"" {  } { { "FPGA4U_DE0.bdf" "inst1" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305125747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs FPGA4U:inst1\|LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"FPGA4U:inst1\|LEDs:LEDs_0\"" {  } { { "FPGA4U.bdf" "LEDs_0" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 160 1040 1176 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305125794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder FPGA4U:inst1\|decoder:inst1 " "Elaborating entity \"decoder\" for hierarchy \"FPGA4U:inst1\|decoder:inst1\"" {  } { { "FPGA4U.bdf" "inst1" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 96 408 544 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305125872 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cs_LEDS decoder.vhd(8) " "VHDL Signal Declaration warning at decoder.vhd(8): used implicit default value for signal \"cs_LEDS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/decoder.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/decoder.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1381305125872 "|FPGA4U_DE0|FPGA4U:inst1|decoder:inst1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cs_RAM decoder.vhd(9) " "VHDL Signal Declaration warning at decoder.vhd(9): used implicit default value for signal \"cs_RAM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/decoder.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/decoder.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1381305125872 "|FPGA4U_DE0|FPGA4U:inst1|decoder:inst1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cs_ROM decoder.vhd(10) " "VHDL Signal Declaration warning at decoder.vhd(10): used implicit default value for signal \"cs_ROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/decoder.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/decoder.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1381305125872 "|FPGA4U_DE0|FPGA4U:inst1|decoder:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller FPGA4U:inst1\|controller:inst " "Elaborating entity \"controller\" for hierarchy \"FPGA4U:inst1\|controller:inst\"" {  } { { "FPGA4U.bdf" "inst" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 328 160 368 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305125903 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read Controller.vhd(10) " "VHDL Signal Declaration warning at Controller.vhd(10): used implicit default value for signal \"read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/Controller.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/Controller.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1381305125903 "|FPGA4U_DE0|FPGA4U:inst1|controller:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write Controller.vhd(11) " "VHDL Signal Declaration warning at Controller.vhd(11): used implicit default value for signal \"write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/Controller.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/Controller.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1381305125903 "|FPGA4U_DE0|FPGA4U:inst1|controller:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address Controller.vhd(12) " "VHDL Signal Declaration warning at Controller.vhd(12): used implicit default value for signal \"address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/Controller.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/Controller.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1381305125903 "|FPGA4U_DE0|FPGA4U:inst1|controller:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wrdata Controller.vhd(14) " "VHDL Signal Declaration warning at Controller.vhd(14): used implicit default value for signal \"wrdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/Controller.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/Controller.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1381305125903 "|FPGA4U_DE0|FPGA4U:inst1|controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM FPGA4U:inst1\|ROM:ROM_0 " "Elaborating entity \"ROM\" for hierarchy \"FPGA4U:inst1\|ROM:ROM_0\"" {  } { { "FPGA4U.bdf" "ROM_0" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305125950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Block FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0 " "Elaborating entity \"ROM_Block\" for hierarchy \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\"" {  } { { "../vhdl/ROM.vhd" "rom_block_0" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "altsyncram_component" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305126465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus/ROM.hex " "Parameter \"init_file\" = \"../quartus/ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126465 ""}  } { { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1381305126465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rna1 " "Found entity 1: altsyncram_rna1" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305126621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381305126621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rna1 FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated " "Elaborating entity \"altsyncram_rna1\" for hierarchy \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM FPGA4U:inst1\|RAM:RAM_0 " "Elaborating entity \"RAM\" for hierarchy \"FPGA4U:inst1\|RAM:RAM_0\"" {  } { { "FPGA4U.bdf" "RAM_0" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305126964 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rddata RAM.vhd(13) " "VHDL Signal Declaration warning at RAM.vhd(13): used implicit default value for signal \"rddata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/RAM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/RAM.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1381305126964 "|FPGA4U_DE0|FPGA4U:inst1|RAM:RAM_0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[0\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[1\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[2\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[3\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[4\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[5\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[6\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[7\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[8\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[9\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[10\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[11\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[12\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[13\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[14\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[15\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[16\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[17\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[18\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[19\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[20\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[21\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[22\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[23\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[24\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 538 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[25\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 559 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[26\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[27\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[28\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[29\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[30\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[31\] " "Synthesized away node \"FPGA4U:inst1\|ROM:ROM_0\|ROM_Block:rom_block_0\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_rna1.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/vhdl/ROM.vhd" 31 0 0 } } { "FPGA4U.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U.bdf" { { 176 616 736 296 "ROM_0" "" } } } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 248 568 760 344 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127198 "|FPGA4U_DE0|FPGA4U:inst1|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1381305127198 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1381305127198 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rgb_led96:inst4\|gamma_table_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rgb_led96:inst4\|gamma_table_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381305127619 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381305127619 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381305127619 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381305127619 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381305127619 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381305127619 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381305127619 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381305127619 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381305127619 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGA4U_DE0.ram0_rgb_led96_6e55db65.hdl.mif " "Parameter INIT_FILE set to db/FPGA4U_DE0.ram0_rgb_led96_6e55db65.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1381305127619 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1381305127619 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1381305127619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0 " "Elaborated megafunction instantiation \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305127712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0 " "Instantiated megafunction \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305127712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305127712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305127712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305127712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305127712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305127712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305127712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305127712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305127712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGA4U_DE0.ram0_rgb_led96_6e55db65.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGA4U_DE0.ram0_rgb_led96_6e55db65.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1381305127712 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1381305127712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nt61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nt61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nt61 " "Found entity 1: altsyncram_nt61" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381305127837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381305127837 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a0 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a1 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a2 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a3 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a4 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a5 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a6 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a7 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a8 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a9 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a10 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a11 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a12 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a13 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a14 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a15 " "Synthesized away node \"rgb_led96:inst4\|altsyncram:gamma_table_rtl_0\|altsyncram_nt61:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_nt61.tdf" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/db/altsyncram_nt61.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { -40 200 480 88 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305128134 "|FPGA4U_DE0|rgb_led96:inst4|altsyncram:gamma_table_rtl_0|altsyncram_nt61:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1381305128134 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1381305128134 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rgb_led96.vhd" "" { Text "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/rgb_led96.vhd" 220 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1381305128399 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1381305128399 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[0\] GND " "Pin \"LED_Sel_B\[0\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 0 -64 112 16 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[1\] GND " "Pin \"LED_Sel_B\[1\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 0 -64 112 16 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[2\] GND " "Pin \"LED_Sel_B\[2\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 0 -64 112 16 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[3\] GND " "Pin \"LED_Sel_B\[3\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 0 -64 112 16 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[4\] GND " "Pin \"LED_Sel_B\[4\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 0 -64 112 16 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[5\] GND " "Pin \"LED_Sel_B\[5\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 0 -64 112 16 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[6\] GND " "Pin \"LED_Sel_B\[6\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 0 -64 112 16 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_B\[7\] GND " "Pin \"LED_Sel_B\[7\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 0 -64 112 16 "LED_Sel_B\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_G\[0\] GND " "Pin \"LED_Sel_G\[0\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 16 -64 112 32 "LED_Sel_G\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_G\[1\] GND " "Pin \"LED_Sel_G\[1\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 16 -64 112 32 "LED_Sel_G\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_G\[2\] GND " "Pin \"LED_Sel_G\[2\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 16 -64 112 32 "LED_Sel_G\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_G\[3\] GND " "Pin \"LED_Sel_G\[3\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 16 -64 112 32 "LED_Sel_G\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_G\[4\] GND " "Pin \"LED_Sel_G\[4\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 16 -64 112 32 "LED_Sel_G\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_G\[5\] GND " "Pin \"LED_Sel_G\[5\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 16 -64 112 32 "LED_Sel_G\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_G\[6\] GND " "Pin \"LED_Sel_G\[6\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 16 -64 112 32 "LED_Sel_G\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_G\[7\] GND " "Pin \"LED_Sel_G\[7\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 16 -64 112 32 "LED_Sel_G\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[0\] GND " "Pin \"LED_Sel_R\[0\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 32 -64 112 48 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[1\] GND " "Pin \"LED_Sel_R\[1\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 32 -64 112 48 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[2\] GND " "Pin \"LED_Sel_R\[2\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 32 -64 112 48 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[3\] GND " "Pin \"LED_Sel_R\[3\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 32 -64 112 48 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[4\] GND " "Pin \"LED_Sel_R\[4\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 32 -64 112 48 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[5\] GND " "Pin \"LED_Sel_R\[5\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 32 -64 112 48 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[6\] GND " "Pin \"LED_Sel_R\[6\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 32 -64 112 48 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Sel_R\[7\] GND " "Pin \"LED_Sel_R\[7\]\" is stuck at GND" {  } { { "FPGA4U_DE0.bdf" "" { Schematic "//vmware-host/Shared Folders/Desktop/ArchOrd-Labos/Lab 4-5 - Memories/quartus/FPGA4U_DE0.bdf" { { 32 -64 112 48 "LED_Sel_R\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381305128477 "|FPGA4U_DE0|LED_Sel_R[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1381305128477 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1381305128633 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1381305128804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1381305129506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381305129506 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1381305129787 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1381305129787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1381305129787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1381305129787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1381305129850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 09:52:09 2013 " "Processing ended: Wed Oct 09 09:52:09 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1381305129850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1381305129850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1381305129850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1381305129850 ""}
