ARM GAS  C:\Temp\ccQVuEpW.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Temp\ccQVuEpW.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 71 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 71 3 view .LVU2
  41 0004 0021     		movs	r1, #0
  42 0006 0091     		str	r1, [sp]
  43              		.loc 1 71 3 view .LVU3
  44 0008 0C4B     		ldr	r3, .L3
ARM GAS  C:\Temp\ccQVuEpW.s 			page 3


  45 000a 5A6C     		ldr	r2, [r3, #68]
  46 000c 42F48042 		orr	r2, r2, #16384
  47 0010 5A64     		str	r2, [r3, #68]
  48              		.loc 1 71 3 view .LVU4
  49 0012 5A6C     		ldr	r2, [r3, #68]
  50 0014 02F48042 		and	r2, r2, #16384
  51 0018 0092     		str	r2, [sp]
  52              		.loc 1 71 3 view .LVU5
  53 001a 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 72 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 72 3 view .LVU8
  59 001c 0191     		str	r1, [sp, #4]
  60              		.loc 1 72 3 view .LVU9
  61 001e 1A6C     		ldr	r2, [r3, #64]
  62 0020 42F08052 		orr	r2, r2, #268435456
  63 0024 1A64     		str	r2, [r3, #64]
  64              		.loc 1 72 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 72 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
  72              		.loc 1 74 3 view .LVU13
  73 0030 0520     		movs	r0, #5
  74 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  75              	.LVL0:
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  76              		.loc 1 81 1 is_stmt 0 view .LVU14
  77 0036 03B0     		add	sp, sp, #12
  78              		.cfi_def_cfa_offset 4
  79              		@ sp needed
  80 0038 5DF804FB 		ldr	pc, [sp], #4
  81              	.L4:
  82              		.align	2
  83              	.L3:
  84 003c 00380240 		.word	1073887232
  85              		.cfi_endproc
  86              	.LFE134:
  88              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  89              		.align	1
  90              		.global	HAL_TIM_Base_MspInit
  91              		.syntax unified
  92              		.thumb
ARM GAS  C:\Temp\ccQVuEpW.s 			page 4


  93              		.thumb_func
  95              	HAL_TIM_Base_MspInit:
  96              	.LVL1:
  97              	.LFB135:
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
  84:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c **** */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
  98              		.loc 1 90 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 8
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		.loc 1 90 1 is_stmt 0 view .LVU16
 103 0000 00B5     		push	{lr}
 104              		.cfi_def_cfa_offset 4
 105              		.cfi_offset 14, -4
 106 0002 83B0     		sub	sp, sp, #12
 107              		.cfi_def_cfa_offset 16
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 108              		.loc 1 91 3 is_stmt 1 view .LVU17
 109              		.loc 1 91 15 is_stmt 0 view .LVU18
 110 0004 0368     		ldr	r3, [r0]
 111              		.loc 1 91 5 view .LVU19
 112 0006 B3F1804F 		cmp	r3, #1073741824
 113 000a 05D0     		beq	.L9
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
  99:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 100:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 101:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 103:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 104:Core/Src/stm32f4xx_hal_msp.c ****   }
 105:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 114              		.loc 1 105 8 is_stmt 1 view .LVU20
 115              		.loc 1 105 10 is_stmt 0 view .LVU21
 116 000c 174A     		ldr	r2, .L11
 117 000e 9342     		cmp	r3, r2
 118 0010 17D0     		beq	.L10
 119              	.LVL2:
 120              	.L5:
 106:Core/Src/stm32f4xx_hal_msp.c ****   {
 107:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 111:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
ARM GAS  C:\Temp\ccQVuEpW.s 			page 5


 112:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 114:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 115:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 118:Core/Src/stm32f4xx_hal_msp.c ****   }
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 120:Core/Src/stm32f4xx_hal_msp.c **** }
 121              		.loc 1 120 1 view .LVU22
 122 0012 03B0     		add	sp, sp, #12
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 4
 125              		@ sp needed
 126 0014 5DF804FB 		ldr	pc, [sp], #4
 127              	.LVL3:
 128              	.L9:
 129              		.cfi_restore_state
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 130              		.loc 1 97 5 is_stmt 1 view .LVU23
 131              	.LBB4:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 132              		.loc 1 97 5 view .LVU24
 133 0018 0021     		movs	r1, #0
 134 001a 0091     		str	r1, [sp]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 135              		.loc 1 97 5 view .LVU25
 136 001c 03F50E33 		add	r3, r3, #145408
 137 0020 1A6C     		ldr	r2, [r3, #64]
 138 0022 42F00102 		orr	r2, r2, #1
 139 0026 1A64     		str	r2, [r3, #64]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 140              		.loc 1 97 5 view .LVU26
 141 0028 1B6C     		ldr	r3, [r3, #64]
 142 002a 03F00103 		and	r3, r3, #1
 143 002e 0093     		str	r3, [sp]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 144              		.loc 1 97 5 view .LVU27
 145 0030 009B     		ldr	r3, [sp]
 146              	.LBE4:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 147              		.loc 1 97 5 view .LVU28
  99:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 148              		.loc 1 99 5 view .LVU29
 149 0032 0A46     		mov	r2, r1
 150 0034 1C20     		movs	r0, #28
 151              	.LVL4:
  99:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 152              		.loc 1 99 5 is_stmt 0 view .LVU30
 153 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 154              	.LVL5:
 100:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 155              		.loc 1 100 5 is_stmt 1 view .LVU31
 156 003a 1C20     		movs	r0, #28
 157 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 158              	.LVL6:
 159 0040 E7E7     		b	.L5
ARM GAS  C:\Temp\ccQVuEpW.s 			page 6


 160              	.LVL7:
 161              	.L10:
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 162              		.loc 1 111 5 view .LVU32
 163              	.LBB5:
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 164              		.loc 1 111 5 view .LVU33
 165 0042 0021     		movs	r1, #0
 166 0044 0191     		str	r1, [sp, #4]
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 167              		.loc 1 111 5 view .LVU34
 168 0046 0A4B     		ldr	r3, .L11+4
 169 0048 1A6C     		ldr	r2, [r3, #64]
 170 004a 42F00202 		orr	r2, r2, #2
 171 004e 1A64     		str	r2, [r3, #64]
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 172              		.loc 1 111 5 view .LVU35
 173 0050 1B6C     		ldr	r3, [r3, #64]
 174 0052 03F00203 		and	r3, r3, #2
 175 0056 0193     		str	r3, [sp, #4]
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 176              		.loc 1 111 5 view .LVU36
 177 0058 019B     		ldr	r3, [sp, #4]
 178              	.LBE5:
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 179              		.loc 1 111 5 view .LVU37
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 180              		.loc 1 113 5 view .LVU38
 181 005a 0A46     		mov	r2, r1
 182 005c 1D20     		movs	r0, #29
 183              	.LVL8:
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 184              		.loc 1 113 5 is_stmt 0 view .LVU39
 185 005e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 186              	.LVL9:
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 187              		.loc 1 114 5 is_stmt 1 view .LVU40
 188 0062 1D20     		movs	r0, #29
 189 0064 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 190              	.LVL10:
 191              		.loc 1 120 1 is_stmt 0 view .LVU41
 192 0068 D3E7     		b	.L5
 193              	.L12:
 194 006a 00BF     		.align	2
 195              	.L11:
 196 006c 00040040 		.word	1073742848
 197 0070 00380240 		.word	1073887232
 198              		.cfi_endproc
 199              	.LFE135:
 201              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 202              		.align	1
 203              		.global	HAL_TIM_Base_MspDeInit
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 208              	HAL_TIM_Base_MspDeInit:
 209              	.LVL11:
ARM GAS  C:\Temp\ccQVuEpW.s 			page 7


 210              	.LFB136:
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c **** /**
 123:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 124:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 125:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 126:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 127:Core/Src/stm32f4xx_hal_msp.c **** */
 128:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 129:Core/Src/stm32f4xx_hal_msp.c **** {
 211              		.loc 1 129 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		.loc 1 129 1 is_stmt 0 view .LVU43
 216 0000 08B5     		push	{r3, lr}
 217              		.cfi_def_cfa_offset 8
 218              		.cfi_offset 3, -8
 219              		.cfi_offset 14, -4
 130:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 220              		.loc 1 130 3 is_stmt 1 view .LVU44
 221              		.loc 1 130 15 is_stmt 0 view .LVU45
 222 0002 0368     		ldr	r3, [r0]
 223              		.loc 1 130 5 view .LVU46
 224 0004 B3F1804F 		cmp	r3, #1073741824
 225 0008 03D0     		beq	.L17
 131:Core/Src/stm32f4xx_hal_msp.c ****   {
 132:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 135:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 136:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 139:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 143:Core/Src/stm32f4xx_hal_msp.c ****   }
 144:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 226              		.loc 1 144 8 is_stmt 1 view .LVU47
 227              		.loc 1 144 10 is_stmt 0 view .LVU48
 228 000a 0B4A     		ldr	r2, .L19
 229 000c 9342     		cmp	r3, r2
 230 000e 09D0     		beq	.L18
 231              	.LVL12:
 232              	.L13:
 145:Core/Src/stm32f4xx_hal_msp.c ****   {
 146:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 149:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 150:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 151:Core/Src/stm32f4xx_hal_msp.c **** 
 152:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 153:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 154:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
ARM GAS  C:\Temp\ccQVuEpW.s 			page 8


 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 157:Core/Src/stm32f4xx_hal_msp.c ****   }
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c **** }
 233              		.loc 1 159 1 view .LVU49
 234 0010 08BD     		pop	{r3, pc}
 235              	.LVL13:
 236              	.L17:
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 237              		.loc 1 136 5 is_stmt 1 view .LVU50
 238 0012 0A4A     		ldr	r2, .L19+4
 239 0014 136C     		ldr	r3, [r2, #64]
 240 0016 23F00103 		bic	r3, r3, #1
 241 001a 1364     		str	r3, [r2, #64]
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 242              		.loc 1 139 5 view .LVU51
 243 001c 1C20     		movs	r0, #28
 244              	.LVL14:
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 245              		.loc 1 139 5 is_stmt 0 view .LVU52
 246 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 247              	.LVL15:
 248 0022 F5E7     		b	.L13
 249              	.LVL16:
 250              	.L18:
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 251              		.loc 1 150 5 is_stmt 1 view .LVU53
 252 0024 02F50D32 		add	r2, r2, #144384
 253 0028 136C     		ldr	r3, [r2, #64]
 254 002a 23F00203 		bic	r3, r3, #2
 255 002e 1364     		str	r3, [r2, #64]
 153:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 256              		.loc 1 153 5 view .LVU54
 257 0030 1D20     		movs	r0, #29
 258              	.LVL17:
 153:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 259              		.loc 1 153 5 is_stmt 0 view .LVU55
 260 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 261              	.LVL18:
 262              		.loc 1 159 1 view .LVU56
 263 0036 EBE7     		b	.L13
 264              	.L20:
 265              		.align	2
 266              	.L19:
 267 0038 00040040 		.word	1073742848
 268 003c 00380240 		.word	1073887232
 269              		.cfi_endproc
 270              	.LFE136:
 272              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 273              		.align	1
 274              		.global	HAL_UART_MspInit
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	HAL_UART_MspInit:
 280              	.LVL19:
ARM GAS  C:\Temp\ccQVuEpW.s 			page 9


 281              	.LFB137:
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c **** /**
 162:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 163:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 164:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 165:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 166:Core/Src/stm32f4xx_hal_msp.c **** */
 167:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 168:Core/Src/stm32f4xx_hal_msp.c **** {
 282              		.loc 1 168 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 32
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		.loc 1 168 1 is_stmt 0 view .LVU58
 287 0000 30B5     		push	{r4, r5, lr}
 288              		.cfi_def_cfa_offset 12
 289              		.cfi_offset 4, -12
 290              		.cfi_offset 5, -8
 291              		.cfi_offset 14, -4
 292 0002 89B0     		sub	sp, sp, #36
 293              		.cfi_def_cfa_offset 48
 169:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 294              		.loc 1 169 3 is_stmt 1 view .LVU59
 295              		.loc 1 169 20 is_stmt 0 view .LVU60
 296 0004 0023     		movs	r3, #0
 297 0006 0393     		str	r3, [sp, #12]
 298 0008 0493     		str	r3, [sp, #16]
 299 000a 0593     		str	r3, [sp, #20]
 300 000c 0693     		str	r3, [sp, #24]
 301 000e 0793     		str	r3, [sp, #28]
 170:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 302              		.loc 1 170 3 is_stmt 1 view .LVU61
 303              		.loc 1 170 11 is_stmt 0 view .LVU62
 304 0010 0268     		ldr	r2, [r0]
 305              		.loc 1 170 5 view .LVU63
 306 0012 214B     		ldr	r3, .L27
 307 0014 9A42     		cmp	r2, r3
 308 0016 01D0     		beq	.L25
 309              	.LVL20:
 310              	.L21:
 171:Core/Src/stm32f4xx_hal_msp.c ****   {
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 176:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 179:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 180:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 181:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 182:Core/Src/stm32f4xx_hal_msp.c ****     */
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 184:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Temp\ccQVuEpW.s 			page 10


 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 188:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA Init */
 191:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_RX Init */
 192:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Instance = DMA1_Stream5;
 193:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 194:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 195:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 196:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 197:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 198:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 199:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 201:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 202:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 203:Core/Src/stm32f4xx_hal_msp.c ****     {
 204:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 205:Core/Src/stm32f4xx_hal_msp.c ****     }
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 213:Core/Src/stm32f4xx_hal_msp.c ****   }
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 215:Core/Src/stm32f4xx_hal_msp.c **** }
 311              		.loc 1 215 1 view .LVU64
 312 0018 09B0     		add	sp, sp, #36
 313              		.cfi_remember_state
 314              		.cfi_def_cfa_offset 12
 315              		@ sp needed
 316 001a 30BD     		pop	{r4, r5, pc}
 317              	.LVL21:
 318              	.L25:
 319              		.cfi_restore_state
 320              		.loc 1 215 1 view .LVU65
 321 001c 0446     		mov	r4, r0
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 322              		.loc 1 176 5 is_stmt 1 view .LVU66
 323              	.LBB6:
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 324              		.loc 1 176 5 view .LVU67
 325 001e 0025     		movs	r5, #0
 326 0020 0195     		str	r5, [sp, #4]
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 327              		.loc 1 176 5 view .LVU68
 328 0022 03F5FA33 		add	r3, r3, #128000
 329 0026 1A6C     		ldr	r2, [r3, #64]
 330 0028 42F40032 		orr	r2, r2, #131072
 331 002c 1A64     		str	r2, [r3, #64]
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 332              		.loc 1 176 5 view .LVU69
 333 002e 1A6C     		ldr	r2, [r3, #64]
 334 0030 02F40032 		and	r2, r2, #131072
ARM GAS  C:\Temp\ccQVuEpW.s 			page 11


 335 0034 0192     		str	r2, [sp, #4]
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 336              		.loc 1 176 5 view .LVU70
 337 0036 019A     		ldr	r2, [sp, #4]
 338              	.LBE6:
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 339              		.loc 1 176 5 view .LVU71
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 340              		.loc 1 178 5 view .LVU72
 341              	.LBB7:
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 342              		.loc 1 178 5 view .LVU73
 343 0038 0295     		str	r5, [sp, #8]
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 344              		.loc 1 178 5 view .LVU74
 345 003a 1A6B     		ldr	r2, [r3, #48]
 346 003c 42F00102 		orr	r2, r2, #1
 347 0040 1A63     		str	r2, [r3, #48]
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 348              		.loc 1 178 5 view .LVU75
 349 0042 1B6B     		ldr	r3, [r3, #48]
 350 0044 03F00103 		and	r3, r3, #1
 351 0048 0293     		str	r3, [sp, #8]
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 352              		.loc 1 178 5 view .LVU76
 353 004a 029B     		ldr	r3, [sp, #8]
 354              	.LBE7:
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 355              		.loc 1 178 5 view .LVU77
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 356              		.loc 1 183 5 view .LVU78
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 357              		.loc 1 183 25 is_stmt 0 view .LVU79
 358 004c 0C23     		movs	r3, #12
 359 004e 0393     		str	r3, [sp, #12]
 184:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 360              		.loc 1 184 5 is_stmt 1 view .LVU80
 184:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 361              		.loc 1 184 26 is_stmt 0 view .LVU81
 362 0050 0223     		movs	r3, #2
 363 0052 0493     		str	r3, [sp, #16]
 185:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 364              		.loc 1 185 5 is_stmt 1 view .LVU82
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 365              		.loc 1 186 5 view .LVU83
 187:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 366              		.loc 1 187 5 view .LVU84
 187:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 367              		.loc 1 187 31 is_stmt 0 view .LVU85
 368 0054 0723     		movs	r3, #7
 369 0056 0793     		str	r3, [sp, #28]
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 370              		.loc 1 188 5 is_stmt 1 view .LVU86
 371 0058 03A9     		add	r1, sp, #12
 372 005a 1048     		ldr	r0, .L27+4
 373              	.LVL22:
 188:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Temp\ccQVuEpW.s 			page 12


 374              		.loc 1 188 5 is_stmt 0 view .LVU87
 375 005c FFF7FEFF 		bl	HAL_GPIO_Init
 376              	.LVL23:
 192:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 377              		.loc 1 192 5 is_stmt 1 view .LVU88
 192:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 378              		.loc 1 192 29 is_stmt 0 view .LVU89
 379 0060 0F48     		ldr	r0, .L27+8
 380 0062 104B     		ldr	r3, .L27+12
 381 0064 0360     		str	r3, [r0]
 193:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 382              		.loc 1 193 5 is_stmt 1 view .LVU90
 193:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 383              		.loc 1 193 33 is_stmt 0 view .LVU91
 384 0066 4FF00063 		mov	r3, #134217728
 385 006a 4360     		str	r3, [r0, #4]
 194:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 386              		.loc 1 194 5 is_stmt 1 view .LVU92
 194:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 387              		.loc 1 194 35 is_stmt 0 view .LVU93
 388 006c 8560     		str	r5, [r0, #8]
 195:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 389              		.loc 1 195 5 is_stmt 1 view .LVU94
 195:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 390              		.loc 1 195 35 is_stmt 0 view .LVU95
 391 006e C560     		str	r5, [r0, #12]
 196:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 392              		.loc 1 196 5 is_stmt 1 view .LVU96
 196:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 393              		.loc 1 196 32 is_stmt 0 view .LVU97
 394 0070 4FF48063 		mov	r3, #1024
 395 0074 0361     		str	r3, [r0, #16]
 197:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 396              		.loc 1 197 5 is_stmt 1 view .LVU98
 197:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 397              		.loc 1 197 45 is_stmt 0 view .LVU99
 398 0076 4561     		str	r5, [r0, #20]
 198:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 399              		.loc 1 198 5 is_stmt 1 view .LVU100
 198:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 400              		.loc 1 198 42 is_stmt 0 view .LVU101
 401 0078 8561     		str	r5, [r0, #24]
 199:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 402              		.loc 1 199 5 is_stmt 1 view .LVU102
 199:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 403              		.loc 1 199 30 is_stmt 0 view .LVU103
 404 007a 4FF48073 		mov	r3, #256
 405 007e C361     		str	r3, [r0, #28]
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 406              		.loc 1 200 5 is_stmt 1 view .LVU104
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 407              		.loc 1 200 34 is_stmt 0 view .LVU105
 408 0080 0562     		str	r5, [r0, #32]
 201:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 409              		.loc 1 201 5 is_stmt 1 view .LVU106
 201:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 410              		.loc 1 201 34 is_stmt 0 view .LVU107
ARM GAS  C:\Temp\ccQVuEpW.s 			page 13


 411 0082 4562     		str	r5, [r0, #36]
 202:Core/Src/stm32f4xx_hal_msp.c ****     {
 412              		.loc 1 202 5 is_stmt 1 view .LVU108
 202:Core/Src/stm32f4xx_hal_msp.c ****     {
 413              		.loc 1 202 9 is_stmt 0 view .LVU109
 414 0084 FFF7FEFF 		bl	HAL_DMA_Init
 415              	.LVL24:
 202:Core/Src/stm32f4xx_hal_msp.c ****     {
 416              		.loc 1 202 8 view .LVU110
 417 0088 18B9     		cbnz	r0, .L26
 418              	.L23:
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 419              		.loc 1 207 5 is_stmt 1 view .LVU111
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 420              		.loc 1 207 5 view .LVU112
 421 008a 054B     		ldr	r3, .L27+8
 422 008c E363     		str	r3, [r4, #60]
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 423              		.loc 1 207 5 view .LVU113
 424 008e 9C63     		str	r4, [r3, #56]
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 425              		.loc 1 207 5 view .LVU114
 426              		.loc 1 215 1 is_stmt 0 view .LVU115
 427 0090 C2E7     		b	.L21
 428              	.L26:
 204:Core/Src/stm32f4xx_hal_msp.c ****     }
 429              		.loc 1 204 7 is_stmt 1 view .LVU116
 430 0092 FFF7FEFF 		bl	Error_Handler
 431              	.LVL25:
 432 0096 F8E7     		b	.L23
 433              	.L28:
 434              		.align	2
 435              	.L27:
 436 0098 00440040 		.word	1073759232
 437 009c 00000240 		.word	1073872896
 438 00a0 00000000 		.word	hdma_usart2_rx
 439 00a4 88600240 		.word	1073897608
 440              		.cfi_endproc
 441              	.LFE137:
 443              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 444              		.align	1
 445              		.global	HAL_UART_MspDeInit
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 450              	HAL_UART_MspDeInit:
 451              	.LVL26:
 452              	.LFB138:
 216:Core/Src/stm32f4xx_hal_msp.c **** 
 217:Core/Src/stm32f4xx_hal_msp.c **** /**
 218:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 219:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 220:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 221:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 222:Core/Src/stm32f4xx_hal_msp.c **** */
 223:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 224:Core/Src/stm32f4xx_hal_msp.c **** {
ARM GAS  C:\Temp\ccQVuEpW.s 			page 14


 453              		.loc 1 224 1 view -0
 454              		.cfi_startproc
 455              		@ args = 0, pretend = 0, frame = 0
 456              		@ frame_needed = 0, uses_anonymous_args = 0
 225:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 457              		.loc 1 225 3 view .LVU118
 458              		.loc 1 225 11 is_stmt 0 view .LVU119
 459 0000 0268     		ldr	r2, [r0]
 460              		.loc 1 225 5 view .LVU120
 461 0002 094B     		ldr	r3, .L36
 462 0004 9A42     		cmp	r2, r3
 463 0006 00D0     		beq	.L35
 464 0008 7047     		bx	lr
 465              	.L35:
 224:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 466              		.loc 1 224 1 view .LVU121
 467 000a 10B5     		push	{r4, lr}
 468              		.cfi_def_cfa_offset 8
 469              		.cfi_offset 4, -8
 470              		.cfi_offset 14, -4
 471 000c 0446     		mov	r4, r0
 226:Core/Src/stm32f4xx_hal_msp.c ****   {
 227:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 229:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 230:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 231:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 472              		.loc 1 231 5 is_stmt 1 view .LVU122
 473 000e 074A     		ldr	r2, .L36+4
 474 0010 136C     		ldr	r3, [r2, #64]
 475 0012 23F40033 		bic	r3, r3, #131072
 476 0016 1364     		str	r3, [r2, #64]
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 233:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 234:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 235:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 236:Core/Src/stm32f4xx_hal_msp.c ****     */
 237:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 477              		.loc 1 237 5 view .LVU123
 478 0018 0C21     		movs	r1, #12
 479 001a 0548     		ldr	r0, .L36+8
 480              	.LVL27:
 481              		.loc 1 237 5 is_stmt 0 view .LVU124
 482 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 483              	.LVL28:
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 239:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA DeInit */
 240:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 484              		.loc 1 240 5 is_stmt 1 view .LVU125
 485 0020 E06B     		ldr	r0, [r4, #60]
 486 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 487              	.LVL29:
 241:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 243:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 244:Core/Src/stm32f4xx_hal_msp.c ****   }
 245:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Temp\ccQVuEpW.s 			page 15


 246:Core/Src/stm32f4xx_hal_msp.c **** }
 488              		.loc 1 246 1 is_stmt 0 view .LVU126
 489 0026 10BD     		pop	{r4, pc}
 490              	.LVL30:
 491              	.L37:
 492              		.loc 1 246 1 view .LVU127
 493              		.align	2
 494              	.L36:
 495 0028 00440040 		.word	1073759232
 496 002c 00380240 		.word	1073887232
 497 0030 00000240 		.word	1073872896
 498              		.cfi_endproc
 499              	.LFE138:
 501              		.text
 502              	.Letext0:
 503              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 504              		.file 3 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 505              		.file 4 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 506              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 507              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 508              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 509              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 510              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 511              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 512              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Temp\ccQVuEpW.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
  C:\Temp\ccQVuEpW.s:21     .text.HAL_MspInit:00000000 $t
  C:\Temp\ccQVuEpW.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
  C:\Temp\ccQVuEpW.s:84     .text.HAL_MspInit:0000003c $d
  C:\Temp\ccQVuEpW.s:89     .text.HAL_TIM_Base_MspInit:00000000 $t
  C:\Temp\ccQVuEpW.s:95     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
  C:\Temp\ccQVuEpW.s:196    .text.HAL_TIM_Base_MspInit:0000006c $d
  C:\Temp\ccQVuEpW.s:202    .text.HAL_TIM_Base_MspDeInit:00000000 $t
  C:\Temp\ccQVuEpW.s:208    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
  C:\Temp\ccQVuEpW.s:267    .text.HAL_TIM_Base_MspDeInit:00000038 $d
  C:\Temp\ccQVuEpW.s:273    .text.HAL_UART_MspInit:00000000 $t
  C:\Temp\ccQVuEpW.s:279    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
  C:\Temp\ccQVuEpW.s:436    .text.HAL_UART_MspInit:00000098 $d
  C:\Temp\ccQVuEpW.s:444    .text.HAL_UART_MspDeInit:00000000 $t
  C:\Temp\ccQVuEpW.s:450    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
  C:\Temp\ccQVuEpW.s:495    .text.HAL_UART_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_usart2_rx
HAL_GPIO_DeInit
HAL_DMA_DeInit
