From 6cd98db9979db6b91c1a136c8348ab4b731f0a0f Mon Sep 17 00:00:00 2001
From: SangeethaRao <sangeetha.rao@intel.com>
Date: Tue, 26 May 2015 16:59:35 -0500
Subject: [PATCH 036/213] arch/arm64: Updated axm56xx DTS with PCIe entries

Updated axm56xx DTS with PCIe entries since simulation DTS uses the
common DTS entries.

Signed-off-by: SangeethaRao <sangeetha.rao@intel.com>
---
 arch/arm64/boot/dts/intel/axm56xx.dtsi | 101 ++++++++++++++-------------------
 1 file changed, 44 insertions(+), 57 deletions(-)

diff --git a/arch/arm64/boot/dts/intel/axm56xx.dtsi b/arch/arm64/boot/dts/intel/axm56xx.dtsi
index 63aa8fa..a94c1bb 100644
--- a/arch/arm64/boot/dts/intel/axm56xx.dtsi
+++ b/arch/arm64/boot/dts/intel/axm56xx.dtsi
@@ -224,79 +224,66 @@
 			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
 		};
-
-		pci0: pci@c000000000 {
-			compatible = "lsi,plb-pciex";
+		pci0: pcie@c000000000 {
+			compatible = "intel,axxia-pcie";
 			device_type = "pci";
+			reg = <0xa0 0x02000000 0x00100000 /* dbi */
+				0xa0 0x03000000 0x00008000 /* AXI gpreg */
+				0xa0 0x03008000 0x00008000>; /* CC gpreg */
+			reg-names = "dbi", "axi_gpreg", "cc_gpreg";
 			#interrupt-cells = <1>;
-			#size-cells = <2>;
 			#address-cells = <3>;
-			reg = < 0xc0 0x38000000 0x01000000
-				0xa0 0x02000000 0x00008000 >;
-			/* Outbound ranges */
-			/* < <3-cell PCI addr> <2-cell CPU (PLB) addr>
-			<2-cell size> >*/
-			ranges = <0x03000000 0x00000000 0x80000000
+			#size-cells = <2>;
+			num-lanes = <1>;
+			ranges = <0x00000000 0x000000c0 0x40000000
+				0xc0 0x40000000
+				0x00 0x10000000         /* config space */
+				0x03000000 0x00000000 0xa0000000
 				0xc0 0x00000000
-				0x00 0x20000000>;
-			/* Inbound ranges */
-			/* < <3-cell PCI addr> <2-cell CPU addr>
-			<2-cell size> > */
-			dma-ranges = <0x03000000 0x00000000 0x00000000
-				0x00 0x00000000
-				0x00 0x40000000>;
-			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
+				0x00 0x40000000>;       /* outbound mem */
+			interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
 		};
-
-		pci1: pci@c800000000 {
-			compatible = "lsi,plb-pciex";
+		pci1: pcie@c800000000 {
+			compatible = "intel,axxia-pcie";
 			device_type = "pci";
+			reg = <0xa0 0x04000000 0x00100000 /* dbi */
+				0xa0 0x05000000 0x00008000 /* AXI gpreg */
+				0xa0 0x05008000 0x00008000>; /* CC gpreg */
+			reg-names = "dbi", "axi_gpreg", "cc_gpreg";
 			#interrupt-cells = <1>;
-			#size-cells = <2>;
 			#address-cells = <3>;
-			reg = < 0xc8 0x38000000 0x01000000
-				0xa0 0x04000000 0x00008000 >;
-			/* Outbound ranges */
-			/* < <3-cell PCI addr> <2-cell CPU (PLB) addr>
-			<2-cell size> >*/
-			ranges = <0x03000000 0x00000000 0xa0000000
-				  0xc8 0x00000000
-				  0x00 0x20000000>;
-			/* Inbound ranges */
-			/* < <3-cell PCI addr> <2-cell CPU addr>
-			<2-cell size> > */
-			dma-ranges = <0x03000000 0x00000000 0x00000000
-				      0x00 0x00000000
-				      0x00 0x40000000>;
-			interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
+			#size-cells = <2>;
+			num-lanes = <1>;
+			ranges = <0x00000000 0x000000c8 0x40000000
+				0xc8 0x40000000
+				0x00 0x10000000         /* config space */
+				0x03000000 0x00000000 0xa0000000
+				0xc8 0x00000000
+				0x00 0x40000000>;       /* outbound mem */
+			interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
 		};
-
-		pci2: pci@0xd000000000 {
-			compatible = "lsi,plb-pciex";
+		pci2: pcie@d000000000 {
+			compatible = "intel,axxia-pcie";
 			device_type = "pci";
+			reg = <0xa0 0x06000000 0x00100000 /* dbi */
+				0xa0 0x07000000 0x00008000 /* AXI gpreg */
+				0xa0 0x07008000 0x00008000>; /* CC gpreg */
+			reg-names = "dbi", "axi_gpreg", "cc_gpreg";
 			#interrupt-cells = <1>;
-			#size-cells = <2>;
 			#address-cells = <3>;
-			reg = < 0xd0 0x38000000 0x01000000
-				0xa0 0x06000000 0x00008000 >;
-			/* Outbound ranges */
-			/* < <3-cell PCI addr> <2-cell CPU (PLB) addr>
-			<2-cell size> >*/
-			ranges = <0x03000000 0x00000000 0xc0000000
-				  0xd0 0x00000000
-				  0x00 0x20000000>;
-			/* Inbound ranges */
-			/* < <3-cell PCI addr> <2-cell CPU addr>
-			<2-cell size> > */
-			dma-ranges = <0x03000000 0x00000000 0x00000000
-				      0x00 0x00000000
-				      0x00 0x40000000>;
-			interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
+			#size-cells = <2>;
+			num-lanes = <1>;
+			ranges = <0x00000000 0x000000d0 0x40000000
+				0xd0 0x40000000
+				0x00 0x10000000         /* config space */
+				0x03000000 0x00000000 0xa0000000
+				0xd0 0x00000000
+				0x00 0x40000000>;       /* outbound mem */
+			interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
 		};
-
 		amba {
 			compatible = "arm,amba-bus";
 			#address-cells = <2>;
-- 
1.9.1

