Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Fri Sep  5 05:04:37 2014
| Host         : umma running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file ./hw/mkcontrollertop_post_route_timing.rpt
| Design       : mkControllerTop
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2014-03-13
---------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack         
-------------------------------------------------------------------         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 1.160         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[179].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 1.405         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0] 1.474         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.495         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.515         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[184].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.524         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8] 1.538         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.571         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8] 1.607         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.643         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[212].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.645         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0] 1.657         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.660         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.660         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.682         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[221].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.713         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.714         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[189].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.722         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.732         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXCHBONDI[3] 1.785         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXCHBONDI[2] 1.795         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[194].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.796         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.813         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.815         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.842         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.849         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[15]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN 1.853         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[217].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.857         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXCHBONDI[1] 1.858         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.882         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[165].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.889         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[179].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.902         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[208].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.915         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.921         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXCHBONDI[0] 1.927         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[214].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.930         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 1.932         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0] 1.934         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[216].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.935         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[219].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.948         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.951         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 1.955         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 1.956         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][18]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 1.963         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXCHBONDI[0] 1.990         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[152].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] 1.999         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][20]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2] 2.004         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.004         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][28]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1] 2.009         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[218].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.010         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.011         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtpe2_i/RXCHBONDI[3] 2.013         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXCHBONDI[1] 2.022         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtpe2_i/RXCHBONDI[2] 2.023         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[186].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.034         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0] 2.037         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[150].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 2.040         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[201].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.042         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 2.049         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.049         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][28]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[118].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1] 2.049         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.049         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8] 2.052         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][18]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.074         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 2.082         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtpe2_i/RXCHBONDI[1] 2.086         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.086         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.100         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][20]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2] 2.105         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[14]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN 2.110         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][27]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.114         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][18]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.115         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.116         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8] 2.119         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 2.127         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[212].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 2.129         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.130         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][28]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1] 2.132         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 2.134         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 2.137         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[197].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.139         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1] 2.141         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] 2.147         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][45]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.147         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.152         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtpe2_i/RXCHBONDI[0] 2.155         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][45]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[165].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.160         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][45]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.162         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1] 2.162         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.167         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7] 2.167         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.174         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][27]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.178         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] 2.179         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXCHBONDI[2] 2.183         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXCHBONDI[3] 2.186         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][39]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3] 2.189         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] 2.191         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 2.191         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.193         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[189].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] 2.193         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][39]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3] 2.197         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[166].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.197         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][28]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1] 2.199         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] 2.199         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.205         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][18]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.207         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] 2.208         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][18]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.209         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10] 2.210         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] 2.210         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][27]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[118].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.214         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 5.387         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 5.387         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 5.579         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 5.579         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 5.631         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 5.631         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 5.680         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 5.680         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 5.680         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 5.680         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 5.775         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 5.775         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sDeqPtr_reg[0]/CLR 5.858         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sDeqPtr_reg[1]/CLR 5.858         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sDeqPtr_reg[2]/CLR 5.858         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sSyncReg1_reg[0]/CLR 5.858         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sSyncReg1_reg[1]/CLR 5.858         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sSyncReg1_reg[2]/CLR 5.858         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 5.872         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 5.872         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 5.872         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 5.872         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 5.906         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 5.906         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 5.924         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 5.924         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 5.924         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 5.924         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 5.933         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 5.933         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 5.973         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 5.973         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 5.973         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 5.973         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 6.030         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 6.030         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D 6.046         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D 6.046         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.054         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.054         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sGEnqPtr_reg[0]/CLR 6.077         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sGEnqPtr_reg[4]/CLR 6.097         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sGEnqPtr1_reg[2]/CLR 6.101         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sGEnqPtr1_reg[3]/CLR 6.101         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sGEnqPtr1_reg[4]/CLR 6.101         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sGEnqPtr1_reg[0]/PRE 6.140         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sGEnqPtr1_reg[1]/PRE 6.140         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[217].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.146         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[217].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.146         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sGEnqPtr1_reg[5]/CLR 6.151         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sGEnqPtr1_reg[6]/CLR 6.151         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sGEnqPtr_reg[1]/CLR 6.151         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sGEnqPtr_reg[2]/CLR 6.151         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sGEnqPtr_reg[3]/CLR 6.151         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sGEnqPtr_reg[5]/CLR 6.151         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sGEnqPtr_reg[6]/CLR 6.151         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 6.165         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 6.165         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 6.165         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 6.165         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[212].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.213         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[212].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.213         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 6.217         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 6.217         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 6.217         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 6.217         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4] 6.257         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4] 6.257         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 6.266         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 6.266         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 6.266         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 6.266         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sDeqPtr_reg[3]/CLR 6.268         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sDeqPtr_reg[4]/CLR 6.268         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sSyncReg1_reg[3]/CLR 6.268         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sSyncReg1_reg[4]/CLR 6.268         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sDeqPtr_reg[5]/CLR 6.272         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sNotFullReg_reg/CLR 6.272         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C auroraIfc/recvQ/sSyncReg1_reg[5]/CLR 6.272         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.287         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.287         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 6.323         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 6.323         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 6.323         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 6.323         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7] 6.349         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7] 6.349         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 6.448         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 6.448         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 6.458         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 6.458         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 6.458         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 6.458         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] 6.477         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] 6.477         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10] 6.481         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10] 6.481         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 6.510         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 6.510         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 6.510         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 6.510         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[208].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.529         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[208].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.529         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4] 6.550         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4] 6.550         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 6.559         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 6.559         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 6.559         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 6.559         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/CE 6.588         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/CE 6.588         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 6.616         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 6.616         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 6.616         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 6.616         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[179].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.621         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[179].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.621         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7] 6.642         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7] 6.642         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/CE 6.658         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/CE 6.658         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[214].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.722         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[214].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.722         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB 6.739         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB 6.739         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 6.741         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 6.741         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 6.741         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 6.741         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 6.751         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 6.751         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 6.751         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 6.751         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB 6.764         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB 6.764         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] 6.770         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] 6.770         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] 6.770         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] 6.770         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10] 6.774         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10] 6.774         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/CE 6.778         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/CE 6.778         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.782         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.782         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 6.803         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 6.803         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 6.803         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 6.803         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 6.852         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 6.852         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 6.852         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 6.852         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/CE 6.875         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/CE 6.875         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5] 6.896         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5] 6.896         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/CE 6.897         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/CE 6.897         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.901         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[132].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.901         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 6.909         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 6.909         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 6.909         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 6.909         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.987         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.987         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB 6.999         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[227].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB 6.999         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.008         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.008         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] 7.019         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] 7.019         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 7.034         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 7.034         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[198].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 7.034         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 7.034         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 7.044         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 7.044         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 7.044         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] 7.044         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] 7.063         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] 7.063         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] 7.063         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] 7.063         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 7.096         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 7.096         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 7.096         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] 7.096         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB 7.123         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB 7.123         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2] 7.123         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2] 7.123         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR 7.140         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR 7.140         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.ce_pri.sel_pipe_d1_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[49]/D 7.143         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.ce_pri.sel_pipe_d1_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[49]/D 7.143         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 7.145         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 7.145         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 7.145         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 7.145         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/CE 7.146         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/CE 7.146         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.164         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.164         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.187         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.187         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR 7.188         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR 7.188         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5] 7.189         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5] 7.189         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 7.202         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 7.202         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 7.202         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] 7.202         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.ce_pri.sel_pipe_d1_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[53]/D 7.233         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.ce_pri.sel_pipe_d1_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[53]/D 7.233         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.239         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.239         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.ce_pri.sel_pipe_d1_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[47]/D 7.247         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.ce_pri.sel_pipe_d1_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[47]/D 7.247         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[197].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.255         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[197].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.255         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/CE 7.261         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/CE 7.261         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/CE 7.261         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/CE 7.261         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/CE 7.268         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/CE 7.268         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8] 7.273         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[225].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8] 7.273         
auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[0]/PRE 7.934         
auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[1]/PRE 7.934         
auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[2]/PRE 7.934         
auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[3]/PRE 7.934         
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR 24.753        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR 24.753        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR 24.753        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR 24.753        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR 24.753        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR 24.753        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR 24.753        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR 24.753        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR 24.758        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR 24.758        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR 24.758        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR 24.758        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR 24.758        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR 24.758        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR 24.758        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR 24.758        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR 24.787        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/R 24.803        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/R 24.803        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]/R 24.803        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[3]/R 24.803        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR 24.990        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR 24.990        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR 24.990        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR 24.990        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR 24.990        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR 24.990        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D 24.998        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR 25.023        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR 25.023        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR 25.023        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR 25.023        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR 25.023        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR 25.023        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR 25.023        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR 25.023        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/R 25.036        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[4]/R 25.036        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/R 25.036        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/R 25.092        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[2]/R 25.092        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/R 25.092        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE 25.099        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE 25.099        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE 25.099        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE 25.099        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE 25.099        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE 25.099        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE 25.099        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE 25.099        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/D 25.169        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE 25.182        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]/R 25.211        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D 25.216        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE 25.224        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE 25.224        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WE 25.224        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WE 25.224        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WE 25.224        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WE 25.224        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/WE 25.224        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/WE 25.224        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE 25.254        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE 25.254        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE 25.254        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE 25.254        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE 25.254        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE 25.254        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE 25.254        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE 25.254        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE 25.254        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE 25.254        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE 25.254        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WE 25.254        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WE 25.254        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/WE 25.254        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/WE 25.254        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE 25.268        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[12]/CE 25.320        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[15]/CE 25.320        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/CE 25.320        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/CE 25.320        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[8]/CE 25.320        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE 25.369        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE 25.369        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE 25.401        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE 25.401        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE 25.401        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/D 25.442        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE 25.445        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/CE 25.445        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[13]/CE 25.445        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/CE 25.445        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CE 25.445        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/CE 25.445        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/CE 25.445        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[9]/CE 25.445        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR 25.473        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[11]/CE 25.566        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/CE 25.566        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/CE 25.566        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE 25.689        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CE 25.689        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE 25.689        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE 25.689        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE 25.689        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE 25.689        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE 25.689        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/D 25.732        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE 25.736        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/CE 25.736        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CE 25.736        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CE 25.736        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE 25.736        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE 25.736        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE 25.736        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CE 25.736        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE 25.782        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/D 25.850        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/D 25.886        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/D 25.908        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/CE 25.923        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE 25.933        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE 25.933        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE 25.933        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE 25.933        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE 25.933        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE 25.933        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE 25.933        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE 25.933        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D 26.024        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/D 26.024        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D 26.048        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/D 26.053        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE 27.560        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE 27.560        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE 27.777        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE 28.026        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE 28.026        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR 28.157        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR 28.191        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR 28.191        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR 28.258        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR 28.258        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR 28.258        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR 28.258        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR 28.454        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR 28.454        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR 28.454        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR 28.454        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR 28.529        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR 28.529        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR 28.529        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR 28.529        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR 28.529        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR 28.529        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR 28.529        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/CLR 28.529        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR 28.533        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR 28.533        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR 28.653        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR 28.653        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE 28.692        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE 28.692        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE 28.692        
dbg_hub/inst/U_ICON/iDATA_CMD_reg/C dbg_hub/inst/U_ICON/iDATA_CMD_reg/D 58.588        



