# Day 15 â€” Half Adder in Verilog

## ğŸ§  Topic
**Half Adder Implementation in Verilog**

## ğŸ”§ Tool Used
Cadence Xcelium on [EDA Playground](https://edaplayground.com/x/JTjT)

---

## ğŸ“Œ What I Did
- âœ… Implemented a Half Adder using Verilog (`XOR` for sum, `AND` for carry)  
- âœ… Built a testbench to verify all possible input combinations  
- âœ… Simulated and verified results via waveform and simulation logs  

---

## ğŸ’¡ Learning Highlight
The Half Adder is a fundamental combinational logic circuit that demonstrates how simple logic gates (`XOR` and `AND`) can perform binary addition without carry-in.

---

## ğŸ“Š Observation
- **Sum (`s`)** = `a âŠ• b` â†’ High when inputs differ  
- **Carry (`c`)** = `a âˆ§ b` â†’ High only when both inputs are 1  
Simulation outputs and waveforms match the expected truth table perfectly.

---

## ğŸ“· Waveform
![Half Adder Waveform](waveform.png)

---

## ğŸ”— Explore More
- **EDA Playground Link:** [Click Here](https://edaplayground.com/x/JTjT)  
- **GitHub Repo:** [Verilog Coding Streak](https://github.com/mitanshigaur/verilog-coding-streak)  

---

## ğŸ·ï¸ Tags
#Verilog #VLSI #DigitalDesign #RTLdesign #FPGA #EDA #HardwareDesign #Adder #HalfAdder #Cadence #Xcelium #EDAPlayground #CodingStreak #LogicGates #Semiconductor
