C:/Users/Usuario/Documents/LaSalle/3r/CIP/CPU_VHDL_cristinaGrau_rogerMiranda_josueTerrazas_guillemGonzalo/memory.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Usuario/Documents/LaSalle/3r/CIP/CPU_VHDL_cristinaGrau_rogerMiranda_josueTerrazas_guillemGonzalo/memory.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity memory
-- Compiling architecture ararc_memory of memory

} {} {}} C:/Users/Usuario/Documents/LaSalle/3r/CIP/CPU_VHDL_cristinaGrau_rogerMiranda_josueTerrazas_guillemGonzalo/memory_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Usuario/Documents/LaSalle/3r/CIP/CPU_VHDL_cristinaGrau_rogerMiranda_josueTerrazas_guillemGonzalo/memory_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity memory_tb
-- Compiling architecture bench of memory_tb

} {} {}}
