Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Aug 19 00:29:20 2023
| Host         : Lenovo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file combinational_lock_timing_summary_routed.rpt -pb combinational_lock_timing_summary_routed.pb -rpx combinational_lock_timing_summary_routed.rpx -warn_on_violation
| Design       : combinational_lock
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 64 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.006        0.000                      0                   38        0.180        0.000                      0                   38        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.006        0.000                      0                   38        0.180        0.000                      0                   38        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 Switch1/digit_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_Switch/ssd_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.969ns (32.657%)  route 1.998ns (67.343%))
  Logic Levels:           3  (LDPE=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.318     4.249    Switch1/CLK100MHZ_IBUF_BUFG
    SLICE_X89Y81         FDSE                                         r  Switch1/digit_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDSE (Prop_fdse_C_Q)         0.313     4.562 r  Switch1/digit_2_reg[3]/Q
                         net (fo=13, routed)          0.712     5.273    Switch1/digit_2_reg[3]_0[3]
    SLICE_X86Y82         LUT4 (Prop_lut4_I0_O)        0.213     5.486 r  Switch1/ssd_out_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.486     5.972    SSD2/D[7]
    SLICE_X83Y82         LDPE (DToQ_ldpe_D_Q)         0.346     6.318 r  SSD2/ssd_out_reg[7]/Q
                         net (fo=1, routed)           0.800     7.119    SSD_Switch/ssd_out_reg[7]_0[7]
    SLICE_X86Y81         LUT6 (Prop_lut6_I0_O)        0.097     7.216 r  SSD_Switch/ssd_out[7]_i_1/O
                         net (fo=1, routed)           0.000     7.216    SSD_Switch/ssd_out[7]_i_1_n_0
    SLICE_X86Y81         FDRE                                         r  SSD_Switch/ssd_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.217    13.995    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  SSD_Switch/ssd_out_reg[7]/C
                         clock pessimism              0.231    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X86Y81         FDRE (Setup_fdre_C_D)        0.032    14.222    SSD_Switch/ssd_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 Switch1/digit_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_Switch/ssd_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.968ns (34.261%)  route 1.857ns (65.739%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.318     4.249    Switch1/CLK100MHZ_IBUF_BUFG
    SLICE_X89Y81         FDRE                                         r  Switch1/digit_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.313     4.562 r  Switch1/digit_2_reg[2]/Q
                         net (fo=13, routed)          1.035     5.597    Switch1/digit_2_reg[3]_0[2]
    SLICE_X86Y83         LUT4 (Prop_lut4_I1_O)        0.212     5.809 r  Switch1/ssd_out_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.225     6.034    SSD2/D[1]
    SLICE_X86Y84         LDCE (DToQ_ldce_D_Q)         0.346     6.380 r  SSD2/ssd_out_reg[1]/Q
                         net (fo=1, routed)           0.597     6.977    SSD_Switch/ssd_out_reg[7]_0[1]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.097     7.074 r  SSD_Switch/ssd_out[1]_i_1/O
                         net (fo=1, routed)           0.000     7.074    SSD_Switch/ssd_out[1]_i_1_n_0
    SLICE_X86Y82         FDRE                                         r  SSD_Switch/ssd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.218    13.996    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  SSD_Switch/ssd_out_reg[1]/C
                         clock pessimism              0.231    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X86Y82         FDRE (Setup_fdre_C_D)        0.030    14.221    SSD_Switch/ssd_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.221    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 Switch2/digit_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_Switch/ssd_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.894ns (31.387%)  route 1.954ns (68.613%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.318     4.249    Switch2/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y81         FDRE                                         r  Switch2/digit_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.341     4.590 r  Switch2/digit_1_reg[2]/Q
                         net (fo=13, routed)          0.835     5.425    Switch2/Q[2]
    SLICE_X83Y80         LUT4 (Prop_lut4_I3_O)        0.097     5.522 r  Switch2/ssd_out_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.318     5.840    SSD3/D[4]
    SLICE_X84Y80         LDCE (DToQ_ldce_D_Q)         0.359     6.199 r  SSD3/ssd_out_reg[4]/Q
                         net (fo=1, routed)           0.801     7.000    SSD_Switch/ssd_out_reg[7]_3[4]
    SLICE_X88Y82         LUT6 (Prop_lut6_I5_O)        0.097     7.097 r  SSD_Switch/ssd_out[4]_i_1/O
                         net (fo=1, routed)           0.000     7.097    SSD_Switch/ssd_out[4]_i_1_n_0
    SLICE_X88Y82         FDRE                                         r  SSD_Switch/ssd_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.218    13.996    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y82         FDRE                                         r  SSD_Switch/ssd_out_reg[4]/C
                         clock pessimism              0.231    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X88Y82         FDRE (Setup_fdre_C_D)        0.072    14.263    SSD_Switch/ssd_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.184ns  (required time - arrival time)
  Source:                 Switch1/digit_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_Switch/ssd_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.124ns (40.277%)  route 1.667ns (59.723%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.318     4.249    Switch1/CLK100MHZ_IBUF_BUFG
    SLICE_X89Y81         FDRE                                         r  Switch1/digit_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.313     4.562 r  Switch1/digit_2_reg[2]/Q
                         net (fo=13, routed)          1.035     5.597    Switch1/digit_2_reg[3]_0[2]
    SLICE_X86Y83         LUT4 (Prop_lut4_I2_O)        0.216     5.813 r  Switch1/ssd_out_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.218     6.031    SSD2/D[2]
    SLICE_X86Y84         LDCE (DToQ_ldce_D_Q)         0.498     6.529 r  SSD2/ssd_out_reg[2]/Q
                         net (fo=1, routed)           0.413     6.942    SSD_Switch/ssd_out_reg[7]_0[2]
    SLICE_X86Y82         LUT6 (Prop_lut6_I0_O)        0.097     7.039 r  SSD_Switch/ssd_out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.039    SSD_Switch/ssd_out[2]_i_1_n_0
    SLICE_X86Y82         FDRE                                         r  SSD_Switch/ssd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.218    13.996    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  SSD_Switch/ssd_out_reg[2]/C
                         clock pessimism              0.231    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X86Y82         FDRE (Setup_fdre_C_D)        0.032    14.223    SSD_Switch/ssd_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                  7.184    

Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 Switch1/digit_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_Switch/ssd_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 1.124ns (40.504%)  route 1.651ns (59.496%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.318     4.249    Switch1/CLK100MHZ_IBUF_BUFG
    SLICE_X89Y81         FDRE                                         r  Switch1/digit_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.313     4.562 r  Switch1/digit_2_reg[2]/Q
                         net (fo=13, routed)          0.702     5.263    Switch1/digit_2_reg[3]_0[2]
    SLICE_X86Y81         LUT4 (Prop_lut4_I2_O)        0.210     5.473 r  Switch1/ssd_out_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.222     5.695    SSD2/D[0]
    SLICE_X88Y81         LDCE (DToQ_ldce_D_Q)         0.504     6.199 r  SSD2/ssd_out_reg[0]/Q
                         net (fo=1, routed)           0.727     6.927    SSD_Switch/ssd_out_reg[7]_0[0]
    SLICE_X88Y82         LUT6 (Prop_lut6_I0_O)        0.097     7.024 r  SSD_Switch/ssd_out[0]_i_1/O
                         net (fo=1, routed)           0.000     7.024    SSD_Switch/ssd_out[0]_i_1_n_0
    SLICE_X88Y82         FDRE                                         r  SSD_Switch/ssd_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.218    13.996    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y82         FDRE                                         r  SSD_Switch/ssd_out_reg[0]/C
                         clock pessimism              0.231    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X88Y82         FDRE (Setup_fdre_C_D)        0.070    14.261    SSD_Switch/ssd_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 Switch1/digit_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_Switch/ssd_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.968ns (36.965%)  route 1.651ns (63.035%))
  Logic Levels:           3  (LDPE=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.318     4.249    Switch1/CLK100MHZ_IBUF_BUFG
    SLICE_X89Y81         FDRE                                         r  Switch1/digit_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.313     4.562 r  Switch1/digit_2_reg[2]/Q
                         net (fo=13, routed)          1.029     5.590    Switch1/digit_2_reg[3]_0[2]
    SLICE_X87Y83         LUT4 (Prop_lut4_I1_O)        0.212     5.802 r  Switch1/ssd_out_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.216     6.018    SSD2/D[3]
    SLICE_X87Y82         LDPE (DToQ_ldpe_D_Q)         0.346     6.364 r  SSD2/ssd_out_reg[3]/Q
                         net (fo=1, routed)           0.406     6.770    SSD_Switch/ssd_out_reg[7]_0[3]
    SLICE_X87Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.867 r  SSD_Switch/ssd_out[3]_i_1/O
                         net (fo=1, routed)           0.000     6.867    SSD_Switch/ssd_out[3]_i_1_n_0
    SLICE_X87Y80         FDRE                                         r  SSD_Switch/ssd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.216    13.994    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y80         FDRE                                         r  SSD_Switch/ssd_out_reg[3]/C
                         clock pessimism              0.231    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X87Y80         FDRE (Setup_fdre_C_D)        0.030    14.219    SSD_Switch/ssd_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 Switch2/digit_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_Switch/ssd_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.964ns (37.770%)  route 1.588ns (62.230%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.318     4.249    Switch2/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y81         FDSE                                         r  Switch2/digit_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDSE (Prop_fdse_C_Q)         0.313     4.562 r  Switch2/digit_2_reg[3]/Q
                         net (fo=13, routed)          0.639     5.201    Switch2/digit_2_reg[3]_0[3]
    SLICE_X86Y83         LUT4 (Prop_lut4_I0_O)        0.213     5.414 r  Switch2/ssd_out_reg[6]_i_1__2/O
                         net (fo=1, routed)           0.360     5.773    SSD4/D[6]
    SLICE_X86Y83         LDCE (DToQ_ldce_D_Q)         0.341     6.114 r  SSD4/ssd_out_reg[6]/Q
                         net (fo=1, routed)           0.590     6.704    SSD_Switch/ssd_out_reg[7]_2[6]
    SLICE_X86Y82         LUT6 (Prop_lut6_I2_O)        0.097     6.801 r  SSD_Switch/ssd_out[6]_i_1/O
                         net (fo=1, routed)           0.000     6.801    SSD_Switch/ssd_out[6]_i_1_n_0
    SLICE_X86Y82         FDRE                                         r  SSD_Switch/ssd_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.218    13.996    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  SSD_Switch/ssd_out_reg[6]/C
                         clock pessimism              0.231    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X86Y82         FDRE (Setup_fdre_C_D)        0.032    14.223    SSD_Switch/ssd_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                          -6.801    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 Switch2/digit_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_Switch/ssd_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 1.126ns (44.643%)  route 1.396ns (55.357%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.318     4.249    Switch2/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y81         FDSE                                         r  Switch2/digit_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDSE (Prop_fdse_C_Q)         0.313     4.562 r  Switch2/digit_2_reg[1]/Q
                         net (fo=13, routed)          0.656     5.218    Switch2/digit_2_reg[3]_0[1]
    SLICE_X85Y82         LUT4 (Prop_lut4_I3_O)        0.215     5.433 r  Switch2/ssd_out_reg[5]_i_1__2/O
                         net (fo=1, routed)           0.345     5.778    SSD4/D[5]
    SLICE_X84Y82         LDCE (DToQ_ldce_D_Q)         0.501     6.279 r  SSD4/ssd_out_reg[5]/Q
                         net (fo=1, routed)           0.395     6.674    SSD_Switch/ssd_out_reg[7]_2[5]
    SLICE_X88Y82         LUT6 (Prop_lut6_I2_O)        0.097     6.771 r  SSD_Switch/ssd_out[5]_i_1/O
                         net (fo=1, routed)           0.000     6.771    SSD_Switch/ssd_out[5]_i_1_n_0
    SLICE_X88Y82         FDRE                                         r  SSD_Switch/ssd_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.218    13.996    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y82         FDRE                                         r  SSD_Switch/ssd_out_reg[5]/C
                         clock pessimism              0.231    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X88Y82         FDRE (Setup_fdre_C_D)        0.070    14.261    SSD_Switch/ssd_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 Comparator4/is_same_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lock_Unlock/unlock_line_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.441ns (28.581%)  route 1.102ns (71.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.318     4.249    Comparator4/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  Comparator4/is_same_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.341     4.590 r  Comparator4/is_same_reg/Q
                         net (fo=2, routed)           0.608     5.197    Comparator3/unlock_line_reg_0
    SLICE_X84Y81         LUT5 (Prop_lut5_I3_O)        0.100     5.297 r  Comparator3/unlock_line_i_1/O
                         net (fo=1, routed)           0.494     5.791    Lock_Unlock/unlock_line_reg_0
    SLICE_X88Y76         FDRE                                         r  Lock_Unlock/unlock_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.211    13.989    Lock_Unlock/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  Lock_Unlock/unlock_line_reg/C
                         clock pessimism              0.231    14.220    
                         clock uncertainty           -0.035    14.184    
    SLICE_X88Y76         FDRE (Setup_fdre_C_D)       -0.147    14.037    Lock_Unlock/unlock_line_reg
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.657ns  (required time - arrival time)
  Source:                 SSD_Switch/FSM_sequential_branch_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_Switch/anode_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.490ns (36.122%)  route 0.866ns (63.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.316     4.247    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  SSD_Switch/FSM_sequential_branch_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.393     4.640 r  SSD_Switch/FSM_sequential_branch_select_reg[0]/Q
                         net (fo=14, routed)          0.866     5.506    SSD_Switch/branch_select[0]
    SLICE_X88Y82         LUT2 (Prop_lut2_I0_O)        0.097     5.603 r  SSD_Switch/anode_select[1]_i_1/O
                         net (fo=1, routed)           0.000     5.603    SSD_Switch/anode_select[1]_i_1_n_0
    SLICE_X88Y82         FDRE                                         r  SSD_Switch/anode_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.218    13.996    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y82         FDRE                                         r  SSD_Switch/anode_select_reg[1]/C
                         clock pessimism              0.231    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X88Y82         FDRE (Setup_fdre_C_D)        0.069    14.260    SSD_Switch/anode_select_reg[1]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  8.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Comparator2/is_same_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lock_Unlock/lock_line_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.519%)  route 0.149ns (44.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.600     1.519    Comparator2/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  Comparator2/is_same_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  Comparator2/is_same_reg/Q
                         net (fo=2, routed)           0.149     1.809    Comparator3/unlock_line_reg
    SLICE_X84Y81         LUT4 (Prop_lut4_I1_O)        0.045     1.854 r  Comparator3/lock_line_i_1/O
                         net (fo=1, routed)           0.000     1.854    Lock_Unlock/lock_line_reg_0
    SLICE_X84Y81         FDSE                                         r  Lock_Unlock/lock_line_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.869     2.034    Lock_Unlock/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y81         FDSE                                         r  Lock_Unlock/lock_line_reg/C
                         clock pessimism             -0.479     1.554    
    SLICE_X84Y81         FDSE (Hold_fdse_C_D)         0.120     1.674    Lock_Unlock/lock_line_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Switch1/digit_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Comparator1/is_same_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.042%)  route 0.146ns (43.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.600     1.519    Switch1/CLK100MHZ_IBUF_BUFG
    SLICE_X89Y81         FDRE                                         r  Switch1/digit_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Switch1/digit_1_reg[0]/Q
                         net (fo=12, routed)          0.146     1.806    Switch1/Q[0]
    SLICE_X86Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.851 r  Switch1/is_same_i_1/O
                         net (fo=1, routed)           0.000     1.851    Comparator1/is_same_reg_0
    SLICE_X86Y81         FDRE                                         r  Comparator1/is_same_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    Comparator1/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  Comparator1/is_same_reg/C
                         clock pessimism             -0.501     1.533    
    SLICE_X86Y81         FDRE (Hold_fdre_C_D)         0.092     1.625    Comparator1/is_same_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SSD_Switch/FSM_sequential_branch_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_Switch/ssd_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.022%)  route 0.151ns (41.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.598     1.517    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  SSD_Switch/FSM_sequential_branch_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  SSD_Switch/FSM_sequential_branch_select_reg[1]/Q
                         net (fo=13, routed)          0.151     1.833    SSD_Switch/branch_select[1]
    SLICE_X87Y80         LUT6 (Prop_lut6_I4_O)        0.045     1.878 r  SSD_Switch/ssd_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.878    SSD_Switch/ssd_out[3]_i_1_n_0
    SLICE_X87Y80         FDRE                                         r  SSD_Switch/ssd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.869     2.034    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y80         FDRE                                         r  SSD_Switch/ssd_out_reg[3]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X87Y80         FDRE (Hold_fdre_C_D)         0.091     1.623    SSD_Switch/ssd_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 SSD_Switch/FSM_sequential_branch_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_Switch/anode_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.033%)  route 0.183ns (46.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.598     1.517    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  SSD_Switch/FSM_sequential_branch_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 f  SSD_Switch/FSM_sequential_branch_select_reg[0]/Q
                         net (fo=14, routed)          0.183     1.865    SSD_Switch/branch_select[0]
    SLICE_X88Y79         LUT2 (Prop_lut2_I0_O)        0.043     1.908 r  SSD_Switch/anode_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.908    SSD_Switch/anode_select[0]_i_1_n_0
    SLICE_X88Y79         FDRE                                         r  SSD_Switch/anode_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.033    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  SSD_Switch/anode_select_reg[0]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y79         FDRE (Hold_fdre_C_D)         0.131     1.648    SSD_Switch/anode_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 SSD_Switch/FSM_sequential_branch_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_Switch/anode_select_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.033%)  route 0.183ns (46.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.598     1.517    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  SSD_Switch/FSM_sequential_branch_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  SSD_Switch/FSM_sequential_branch_select_reg[0]/Q
                         net (fo=14, routed)          0.183     1.865    SSD_Switch/branch_select[0]
    SLICE_X88Y79         LUT2 (Prop_lut2_I0_O)        0.043     1.908 r  SSD_Switch/anode_select[3]_i_1/O
                         net (fo=1, routed)           0.000     1.908    SSD_Switch/anode_select[3]_i_1_n_0
    SLICE_X88Y79         FDRE                                         r  SSD_Switch/anode_select_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.033    SSD_Switch/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  SSD_Switch/anode_select_reg[3]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y79         FDRE (Hold_fdre_C_D)         0.131     1.648    SSD_Switch/anode_select_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Switch2/digit_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Comparator4/is_same_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.226ns (62.008%)  route 0.138ns (37.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.600     1.519    Switch2/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y81         FDSE                                         r  Switch2/digit_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDSE (Prop_fdse_C_Q)         0.128     1.647 f  Switch2/digit_2_reg[1]/Q
                         net (fo=13, routed)          0.138     1.786    Comparator4/Q[1]
    SLICE_X86Y81         LUT4 (Prop_lut4_I2_O)        0.098     1.884 r  Comparator4/is_same0/O
                         net (fo=1, routed)           0.000     1.884    Comparator4/is_same0_n_0
    SLICE_X86Y81         FDRE                                         r  Comparator4/is_same_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    Comparator4/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  Comparator4/is_same_reg/C
                         clock pessimism             -0.502     1.532    
    SLICE_X86Y81         FDRE (Hold_fdre_C_D)         0.091     1.623    Comparator4/is_same_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Switch1/digit_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Comparator2/is_same_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.683%)  route 0.146ns (39.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.600     1.519    Switch1/CLK100MHZ_IBUF_BUFG
    SLICE_X89Y81         FDSE                                         r  Switch1/digit_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDSE (Prop_fdse_C_Q)         0.128     1.647 f  Switch1/digit_2_reg[1]/Q
                         net (fo=13, routed)          0.146     1.794    Switch1/digit_2_reg[3]_0[1]
    SLICE_X86Y81         LUT4 (Prop_lut4_I3_O)        0.098     1.892 r  Switch1/is_same_i_1__0/O
                         net (fo=1, routed)           0.000     1.892    Comparator2/is_same_reg_1
    SLICE_X86Y81         FDRE                                         r  Comparator2/is_same_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    Comparator2/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  Comparator2/is_same_reg/C
                         clock pessimism             -0.501     1.533    
    SLICE_X86Y81         FDRE (Hold_fdre_C_D)         0.092     1.625    Comparator2/is_same_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Switch_Selector/choose_register_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Switch2/digit_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.269%)  route 0.124ns (46.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.599     1.518    Switch_Selector/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y81         FDRE                                         r  Switch_Selector/choose_register_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Switch_Selector/choose_register_reg/Q
                         net (fo=10, routed)          0.124     1.783    Switch2/E[0]
    SLICE_X87Y81         FDRE                                         r  Switch2/digit_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    Switch2/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y81         FDRE                                         r  Switch2/digit_1_reg[0]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X87Y81         FDRE (Hold_fdre_C_CE)       -0.039     1.516    Switch2/digit_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Switch_Selector/choose_register_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Switch2/digit_1_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.269%)  route 0.124ns (46.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.599     1.518    Switch_Selector/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y81         FDRE                                         r  Switch_Selector/choose_register_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Switch_Selector/choose_register_reg/Q
                         net (fo=10, routed)          0.124     1.783    Switch2/E[0]
    SLICE_X87Y81         FDSE                                         r  Switch2/digit_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    Switch2/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y81         FDSE                                         r  Switch2/digit_1_reg[1]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X87Y81         FDSE (Hold_fdse_C_CE)       -0.039     1.516    Switch2/digit_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Switch_Selector/choose_register_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Switch2/digit_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.269%)  route 0.124ns (46.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.599     1.518    Switch_Selector/CLK100MHZ_IBUF_BUFG
    SLICE_X83Y81         FDRE                                         r  Switch_Selector/choose_register_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Switch_Selector/choose_register_reg/Q
                         net (fo=10, routed)          0.124     1.783    Switch2/E[0]
    SLICE_X87Y81         FDRE                                         r  Switch2/digit_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    Switch2/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y81         FDRE                                         r  Switch2/digit_1_reg[2]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X87Y81         FDRE (Hold_fdre_C_CE)       -0.039     1.516    Switch2/digit_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y81    Comparator1/is_same_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y81    Comparator2/is_same_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y81    Comparator3/is_same_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y81    Comparator4/is_same_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X84Y81    Lock_Unlock/lock_line_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y76    Lock_Unlock/unlock_line_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y79    SSD_Switch/FSM_sequential_branch_select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y79    SSD_Switch/FSM_sequential_branch_select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y79    SSD_Switch/anode_select_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    SSD_Switch/FSM_sequential_branch_select_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    SSD_Switch/FSM_sequential_branch_select_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    SSD_Switch/anode_select_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    SSD_Switch/anode_select_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y82    SSD_Switch/anode_select_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y82    SSD_Switch/anode_select_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y82    SSD_Switch/ssd_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y82    SSD_Switch/ssd_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y82    SSD_Switch/ssd_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y82    SSD_Switch/ssd_out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y81    Comparator1/is_same_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y81    Comparator2/is_same_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y81    Comparator3/is_same_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y81    Comparator4/is_same_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    Lock_Unlock/lock_line_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    SSD_Switch/FSM_sequential_branch_select_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    SSD_Switch/FSM_sequential_branch_select_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    SSD_Switch/anode_select_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y82    SSD_Switch/anode_select_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y82    SSD_Switch/anode_select_reg[2]/C



