<map id="PortAttributes.hpp" name="PortAttributes.hpp">
<area shape="rect" id="node2" href="$d7/d8c/Decompiler_8cpp.html" title="Decompiler.cpp" alt="" coords="5,80,115,107"/>
<area shape="rect" id="node3" href="$df/dd9/Driver_8cpp.html" title="Driver.cpp" alt="" coords="140,80,219,107"/>
<area shape="rect" id="node4" href="$d0/df1/Parser_8cc.html" title="Parser.cc" alt="" coords="244,80,320,107"/>
<area shape="rect" id="node5" href="$d0/d15/Scanner_8cc.html" title="Scanner.cc" alt="" coords="346,80,432,107"/>
<area shape="rect" id="node6" href="$d0/dca/generic_2Port_8cpp.html" title="Port.cpp" alt="" coords="457,80,527,107"/>
<area shape="rect" id="node7" href="$d8/d10/PortAttributes_8cpp.html" title="PortAttributes.cpp" alt="" coords="551,80,677,107"/>
<area shape="rect" id="node8" href="$d8/d2c/Generic_8hpp.html" title="Main torc::generic namespace header. " alt="" coords="703,80,793,107"/>
<area shape="rect" id="node9" href="$d1/d4e/EdifFlattener_8cpp.html" title="Source for the EDIF flattener. " alt="" coords="298,155,416,181"/>
<area shape="rect" id="node10" href="$da/d89/EdifObfuscator_8cpp.html" title="Source for the EDIF obfuscator. " alt="" coords="441,155,572,181"/>
<area shape="rect" id="node11" href="$d0/d94/GenericExample_8cpp.html" title="Example program to read in an EDIF file, do something with it, and write it back out. " alt="" coords="597,155,736,181"/>
<area shape="rect" id="node12" href="$d5/de2/VerilogExample_8cpp.html" title="Example program to read in a structural Verilog file and write it back out. " alt="" coords="761,155,895,181"/>
<area shape="rect" id="node13" href="$db/d5b/VerilogExporter_8cpp.html" title="Source for the VerilogExporter class. " alt="" coords="920,155,1053,181"/>
<area shape="rect" id="node14" href="$d7/d0b/VerilogImporter_8cpp.html" title="Source for the VerilogImporter class. " alt="" coords="1078,155,1212,181"/>
</map>
