00:17:18 INFO  : Registering command handlers for SDK TCF services
00:17:19 INFO  : Launching XSCT server: xsct.bat -interactive D:\studia\Systemy_Dedykowane_w_Ukladach_Programowalnych\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
00:17:22 INFO  : XSCT server has started successfully.
00:17:23 INFO  : Successfully done setting XSCT server connection channel  
00:17:23 INFO  : Processing command line option -hwspec D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
00:17:23 INFO  : Successfully done setting SDK workspace  
00:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:51:46 INFO  : FPGA configured successfully with bitstream "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:52:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:52:16 INFO  : 'fpga -state' command is executed.
00:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:17 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:52:17 INFO  : 'jtag frequency' command is executed.
00:52:17 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:17 INFO  : Context for 'APU' is selected.
00:52:17 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:52:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:17 INFO  : Context for 'APU' is selected.
00:52:17 INFO  : 'stop' command is executed.
00:52:17 INFO  : 'ps7_init' command is executed.
00:52:17 INFO  : 'ps7_post_config' command is executed.
00:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:18 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:18 INFO  : 'con' command is executed.
00:52:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:52:18 INFO  : Disconnected from the channel tcfchan#1.
01:01:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:01:17 INFO  : FPGA configured successfully with bitstream "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:02:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:02:01 INFO  : 'fpga -state' command is executed.
01:02:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:02 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:02:02 INFO  : 'jtag frequency' command is executed.
01:02:02 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:02:02 INFO  : Context for 'APU' is selected.
01:02:02 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:02:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:02:02 INFO  : Context for 'APU' is selected.
01:02:02 INFO  : 'stop' command is executed.
01:02:03 INFO  : 'ps7_init' command is executed.
01:02:03 INFO  : 'ps7_post_config' command is executed.
01:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:03 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:02:03 INFO  : 'configparams force-mem-access 0' command is executed.
01:02:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:03 INFO  : 'con' command is executed.
01:02:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:02:03 INFO  : Disconnected from the channel tcfchan#2.
01:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:32:03 INFO  : FPGA configured successfully with bitstream "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:32:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:32:14 INFO  : 'fpga -state' command is executed.
01:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:14 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:32:14 INFO  : 'jtag frequency' command is executed.
01:32:14 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:32:14 INFO  : Context for 'APU' is selected.
01:32:14 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:32:14 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:14 INFO  : Context for 'APU' is selected.
01:32:15 INFO  : 'stop' command is executed.
01:32:15 INFO  : 'ps7_init' command is executed.
01:32:15 INFO  : 'ps7_post_config' command is executed.
01:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:15 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:32:15 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:15 INFO  : 'con' command is executed.
01:32:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:32:15 INFO  : Disconnected from the channel tcfchan#3.
13:37:59 INFO  : Registering command handlers for SDK TCF services
13:38:00 INFO  : Launching XSCT server: xsct.bat -interactive D:\studia\Systemy_Dedykowane_w_Ukladach_Programowalnych\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
13:38:05 INFO  : XSCT server has started successfully.
13:38:08 INFO  : Successfully done setting XSCT server connection channel  
13:38:08 INFO  : Successfully done setting SDK workspace  
13:38:08 INFO  : Processing command line option -hwspec D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
13:38:08 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
13:38:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655465831004,  Project:1655417324731
13:38:14 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
13:38:38 INFO  : Copied contents of D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
13:38:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:38:47 INFO  : 
13:38:48 INFO  : Updating hardware inferred compiler options for lidar_app.
13:38:48 INFO  : Clearing existing target manager status.
13:48:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
13:48:42 INFO  : FPGA configured successfully with bitstream "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
13:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
13:49:05 INFO  : 'fpga -state' command is executed.
13:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:05 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
13:49:05 INFO  : 'jtag frequency' command is executed.
13:49:05 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:05 INFO  : Context for 'APU' is selected.
13:49:05 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
13:49:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:05 INFO  : Context for 'APU' is selected.
13:49:05 INFO  : 'stop' command is executed.
13:49:06 INFO  : 'ps7_init' command is executed.
13:49:06 INFO  : 'ps7_post_config' command is executed.
13:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:06 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:06 INFO  : 'con' command is executed.
13:49:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

13:49:06 INFO  : Disconnected from the channel tcfchan#1.
13:49:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
13:49:53 INFO  : 'fpga -state' command is executed.
13:49:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:53 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
13:49:53 INFO  : 'jtag frequency' command is executed.
13:49:53 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:53 INFO  : Context for 'APU' is selected.
13:49:55 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
13:49:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:55 INFO  : Context for 'APU' is selected.
13:49:55 INFO  : 'stop' command is executed.
13:49:56 INFO  : 'ps7_init' command is executed.
13:49:56 INFO  : 'ps7_post_config' command is executed.
13:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:56 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:56 INFO  : 'con' command is executed.
13:49:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

13:49:56 INFO  : Disconnected from the channel tcfchan#2.
13:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
13:50:44 INFO  : 'fpga -state' command is executed.
13:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:44 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
13:50:44 INFO  : 'jtag frequency' command is executed.
13:50:44 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:50:44 INFO  : Context for 'APU' is selected.
13:50:44 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
13:50:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:50:45 INFO  : Context for 'APU' is selected.
13:50:45 INFO  : 'stop' command is executed.
13:50:45 INFO  : 'ps7_init' command is executed.
13:50:45 INFO  : 'ps7_post_config' command is executed.
13:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:45 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:50:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:45 INFO  : 'con' command is executed.
13:50:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

13:50:45 INFO  : Disconnected from the channel tcfchan#3.
21:27:27 INFO  : Registering command handlers for SDK TCF services
21:27:28 INFO  : Launching XSCT server: xsct.bat -interactive D:\studia\Systemy_Dedykowane_w_Ukladach_Programowalnych\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
21:27:32 INFO  : XSCT server has started successfully.
21:27:35 INFO  : Successfully done setting XSCT server connection channel  
21:27:35 INFO  : Successfully done setting SDK workspace  
21:27:35 INFO  : Processing command line option -hwspec D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
21:27:35 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
21:27:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655493970527,  Project:1655465831004
21:27:41 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
21:27:41 INFO  : Copied contents of D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
21:27:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:27:50 INFO  : 
21:27:51 INFO  : Updating hardware inferred compiler options for lidar_app.
21:27:51 INFO  : Clearing existing target manager status.
21:28:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:28:41 INFO  : FPGA configured successfully with bitstream "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
21:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:29:26 INFO  : 'fpga -state' command is executed.
21:29:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:26 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
21:29:26 INFO  : 'jtag frequency' command is executed.
21:29:26 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:26 INFO  : Context for 'APU' is selected.
21:29:26 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
21:29:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:26 INFO  : Context for 'APU' is selected.
21:29:26 INFO  : 'stop' command is executed.
21:29:27 INFO  : 'ps7_init' command is executed.
21:29:27 INFO  : 'ps7_post_config' command is executed.
21:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:27 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:27 INFO  : 'con' command is executed.
21:29:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

21:29:27 INFO  : Disconnected from the channel tcfchan#1.
21:30:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:30:34 INFO  : 'fpga -state' command is executed.
21:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:35 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
21:30:35 INFO  : 'jtag frequency' command is executed.
21:30:35 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:35 INFO  : Context for 'APU' is selected.
21:30:37 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
21:30:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:37 INFO  : Context for 'APU' is selected.
21:30:37 INFO  : 'stop' command is executed.
21:30:37 INFO  : 'ps7_init' command is executed.
21:30:37 INFO  : 'ps7_post_config' command is executed.
21:30:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:37 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:38 INFO  : 'con' command is executed.
21:30:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

21:30:38 INFO  : Disconnected from the channel tcfchan#2.
21:46:09 INFO  : Registering command handlers for SDK TCF services
21:46:10 INFO  : Launching XSCT server: xsct.bat -interactive D:\studia\Systemy_Dedykowane_w_Ukladach_Programowalnych\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
21:46:14 INFO  : XSCT server has started successfully.
21:46:15 INFO  : Successfully done setting XSCT server connection channel  
21:46:15 INFO  : Successfully done setting SDK workspace  
21:46:15 INFO  : Processing command line option -hwspec D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
21:46:15 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
00:56:04 INFO  : Registering command handlers for SDK TCF services
00:56:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
00:56:09 INFO  : XSCT server has started successfully.
00:56:09 INFO  : Successfully done setting XSCT server connection channel  
00:56:11 INFO  : Successfully done setting SDK workspace  
00:56:11 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
00:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:57:15 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:00:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:00:01 INFO  : 'fpga -state' command is executed.
01:00:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:01 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:00:01 INFO  : 'jtag frequency' command is executed.
01:00:01 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:01 INFO  : Context for 'APU' is selected.
01:00:01 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:00:01 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:01 INFO  : Context for 'APU' is selected.
01:00:02 INFO  : 'stop' command is executed.
01:00:02 INFO  : 'ps7_init' command is executed.
01:00:02 INFO  : 'ps7_post_config' command is executed.
01:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:02 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:02 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:02 INFO  : 'con' command is executed.
01:00:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:00:02 INFO  : Disconnected from the channel tcfchan#1.
02:19:45 INFO  : Registering command handlers for SDK TCF services
02:19:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
02:19:50 INFO  : XSCT server has started successfully.
02:19:50 INFO  : Successfully done setting XSCT server connection channel  
02:19:50 INFO  : Successfully done setting SDK workspace  
02:19:50 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
02:19:50 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_1.
02:19:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655511310418,  Project:1655506185694
02:19:57 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_1' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
02:19:57 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_1\system.hdf.
02:20:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:20:02 INFO  : Clearing existing target manager status.
02:20:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:20:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:20:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:20:33 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
02:20:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:20:41 INFO  : 'fpga -state' command is executed.
02:20:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:41 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:20:41 INFO  : 'jtag frequency' command is executed.
02:20:41 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:20:41 INFO  : Context for 'APU' is selected.
02:20:41 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:20:41 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:41 INFO  : Context for 'APU' is selected.
02:20:42 INFO  : 'stop' command is executed.
02:20:42 INFO  : 'ps7_init' command is executed.
02:20:42 INFO  : 'ps7_post_config' command is executed.
02:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:42 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:42 INFO  : 'con' command is executed.
02:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:20:42 INFO  : Disconnected from the channel tcfchan#1.
02:21:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:21:05 INFO  : 'fpga -state' command is executed.
02:21:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:21:05 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:21:05 INFO  : 'jtag frequency' command is executed.
02:21:05 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:21:05 INFO  : Context for 'APU' is selected.
02:21:08 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:21:08 INFO  : 'configparams force-mem-access 1' command is executed.
02:21:08 INFO  : Context for 'APU' is selected.
02:21:08 INFO  : 'stop' command is executed.
02:21:08 INFO  : 'ps7_init' command is executed.
02:21:08 INFO  : 'ps7_post_config' command is executed.
02:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:08 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:21:08 INFO  : 'configparams force-mem-access 0' command is executed.
02:21:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:08 INFO  : 'con' command is executed.
02:21:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:21:08 INFO  : Disconnected from the channel tcfchan#2.
03:02:35 INFO  : Registering command handlers for SDK TCF services
03:02:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
03:02:40 INFO  : XSCT server has started successfully.
03:02:40 INFO  : Successfully done setting XSCT server connection channel  
03:02:40 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
03:02:40 INFO  : Successfully done setting SDK workspace  
03:02:40 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_1.
03:02:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655513891964,  Project:1655511310418
03:02:47 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_1' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
03:02:47 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_1\system.hdf.
03:02:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:02:52 INFO  : Clearing existing target manager status.
03:02:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:02:52 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:03:05 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
03:03:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:03:14 INFO  : 'fpga -state' command is executed.
03:03:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:03:14 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
03:03:14 INFO  : 'jtag frequency' command is executed.
03:03:14 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:03:14 INFO  : Context for 'APU' is selected.
03:03:14 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
03:03:14 INFO  : 'configparams force-mem-access 1' command is executed.
03:03:14 INFO  : Context for 'APU' is selected.
03:03:14 INFO  : 'stop' command is executed.
03:03:15 INFO  : 'ps7_init' command is executed.
03:03:15 INFO  : 'ps7_post_config' command is executed.
03:03:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:03:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:15 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:03:15 INFO  : 'configparams force-mem-access 0' command is executed.
03:03:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:03:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:15 INFO  : 'con' command is executed.
03:03:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

03:03:15 INFO  : Disconnected from the channel tcfchan#1.
03:03:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:03:33 INFO  : 'fpga -state' command is executed.
03:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:03:33 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
03:03:33 INFO  : 'jtag frequency' command is executed.
03:03:33 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:03:33 INFO  : Context for 'APU' is selected.
03:03:36 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
03:03:36 INFO  : 'configparams force-mem-access 1' command is executed.
03:03:36 INFO  : Context for 'APU' is selected.
03:03:36 INFO  : 'stop' command is executed.
03:03:36 INFO  : 'ps7_init' command is executed.
03:03:36 INFO  : 'ps7_post_config' command is executed.
03:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:37 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:03:37 INFO  : 'configparams force-mem-access 0' command is executed.
03:03:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:37 INFO  : 'con' command is executed.
03:03:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

03:03:37 INFO  : Disconnected from the channel tcfchan#2.
14:44:17 INFO  : Registering command handlers for SDK TCF services
14:44:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
14:44:22 INFO  : XSCT server has started successfully.
14:44:25 INFO  : Successfully done setting XSCT server connection channel  
14:44:25 INFO  : Successfully done setting SDK workspace  
14:44:25 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
14:44:25 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_1.
14:44:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655556183524,  Project:1655513891964
14:44:33 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_1' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
14:44:33 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_1\system.hdf.
14:44:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:44:38 INFO  : Clearing existing target manager status.
14:44:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:44:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:46:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
14:46:18 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
14:47:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
14:47:18 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
14:47:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
14:47:38 INFO  : 'fpga -state' command is executed.
14:47:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:39 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
14:47:39 INFO  : 'jtag frequency' command is executed.
14:47:39 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:39 INFO  : Context for 'APU' is selected.
14:47:39 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
14:47:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:39 INFO  : Context for 'APU' is selected.
14:47:39 INFO  : 'stop' command is executed.
14:47:39 INFO  : 'ps7_init' command is executed.
14:47:39 INFO  : 'ps7_post_config' command is executed.
14:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:40 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:40 INFO  : 'con' command is executed.
14:47:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

14:47:40 INFO  : Disconnected from the channel tcfchan#1.
15:00:03 INFO  : Registering command handlers for SDK TCF services
15:00:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
15:00:07 INFO  : XSCT server has started successfully.
15:00:07 INFO  : Successfully done setting XSCT server connection channel  
15:00:07 INFO  : Successfully done setting SDK workspace  
15:00:08 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:00:08 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_1.
15:00:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655557153575,  Project:1655556183524
15:00:14 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_1' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:00:14 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_1\system.hdf.
15:00:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:00:19 INFO  : Clearing existing target manager status.
15:00:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:00:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:01:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:01:19 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
15:02:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:02:48 INFO  : 'fpga -state' command is executed.
15:02:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:49 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
15:02:49 INFO  : 'jtag frequency' command is executed.
15:02:49 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:49 INFO  : Context for 'APU' is selected.
15:02:49 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
15:02:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:49 INFO  : Context for 'APU' is selected.
15:02:49 INFO  : 'stop' command is executed.
15:02:50 INFO  : 'ps7_init' command is executed.
15:02:50 INFO  : 'ps7_post_config' command is executed.
15:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:50 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:50 INFO  : 'con' command is executed.
15:02:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

15:02:50 INFO  : Disconnected from the channel tcfchan#1.
15:06:48 INFO  : Registering command handlers for SDK TCF services
15:06:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
15:06:53 INFO  : XSCT server has started successfully.
15:06:53 INFO  : Successfully done setting XSCT server connection channel  
15:06:53 INFO  : Successfully done setting SDK workspace  
15:06:53 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:07:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:07:27 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_2/design_plane_calc_wrapper.bit"
15:10:19 INFO  : Registering command handlers for SDK TCF services
15:10:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
15:10:24 INFO  : XSCT server has started successfully.
15:10:24 INFO  : Successfully done setting XSCT server connection channel  
15:10:24 INFO  : Successfully done setting SDK workspace  
15:10:24 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:11:56 INFO  : 'fpga -state' command is executed.
15:11:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:56 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
15:11:56 INFO  : 'jtag frequency' command is executed.
15:11:56 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:56 INFO  : Context for 'APU' is selected.
15:11:56 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
15:11:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:56 INFO  : Context for 'APU' is selected.
15:11:56 INFO  : 'stop' command is executed.
15:11:57 INFO  : 'ps7_init' command is executed.
15:11:57 INFO  : 'ps7_post_config' command is executed.
15:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:57 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:57 INFO  : 'con' command is executed.
15:11:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

15:11:57 INFO  : Disconnected from the channel tcfchan#1.
15:18:01 INFO  : Registering command handlers for SDK TCF services
15:18:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
15:18:05 INFO  : XSCT server has started successfully.
15:18:05 INFO  : Successfully done setting XSCT server connection channel  
15:18:05 INFO  : Successfully done setting SDK workspace  
15:18:05 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:18:05 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
15:27:30 INFO  : Registering command handlers for SDK TCF services
15:27:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
15:27:35 INFO  : XSCT server has started successfully.
15:27:35 INFO  : Successfully done setting XSCT server connection channel  
15:27:35 INFO  : Successfully done setting SDK workspace  
15:27:35 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:27:35 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
15:27:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655558788358,  Project:1655557153575
15:27:40 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:27:40 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
15:28:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:28:19 INFO  : 
15:28:20 INFO  : Updating hardware inferred compiler options for lidar_app.
15:28:20 INFO  : Clearing existing target manager status.
15:31:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:31:18 INFO  : 'fpga -state' command is executed.
15:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:18 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
15:31:18 INFO  : 'jtag frequency' command is executed.
15:31:18 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:18 INFO  : Context for 'APU' is selected.
15:31:18 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
15:31:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:19 INFO  : Context for 'APU' is selected.
15:31:19 INFO  : 'stop' command is executed.
15:31:19 INFO  : 'ps7_init' command is executed.
15:31:19 INFO  : 'ps7_post_config' command is executed.
15:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:19 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:19 INFO  : 'con' command is executed.
15:31:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

15:31:19 INFO  : Disconnected from the channel tcfchan#1.
15:33:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:33:17 INFO  : 'fpga -state' command is executed.
15:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:17 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
15:33:17 INFO  : 'jtag frequency' command is executed.
15:33:17 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:17 INFO  : Context for 'APU' is selected.
15:33:19 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
15:33:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:19 INFO  : Context for 'APU' is selected.
15:33:19 INFO  : 'stop' command is executed.
15:33:19 INFO  : 'ps7_init' command is executed.
15:33:19 INFO  : 'ps7_post_config' command is executed.
15:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:20 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:20 INFO  : 'con' command is executed.
15:33:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

15:33:20 INFO  : Disconnected from the channel tcfchan#2.
15:33:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:33:25 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
15:33:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:33:34 INFO  : 'fpga -state' command is executed.
15:33:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:34 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
15:33:34 INFO  : 'jtag frequency' command is executed.
15:33:34 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:34 INFO  : Context for 'APU' is selected.
15:33:34 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
15:33:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:34 INFO  : Context for 'APU' is selected.
15:33:34 INFO  : 'stop' command is executed.
15:33:35 INFO  : 'ps7_init' command is executed.
15:33:35 INFO  : 'ps7_post_config' command is executed.
15:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:35 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:35 INFO  : 'con' command is executed.
15:33:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

15:33:35 INFO  : Disconnected from the channel tcfchan#3.
15:43:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:43:26 INFO  : 'fpga -state' command is executed.
15:43:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:27 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
15:43:27 INFO  : 'jtag frequency' command is executed.
15:43:27 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:27 INFO  : Context for 'APU' is selected.
15:43:27 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
15:43:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:27 INFO  : Context for 'APU' is selected.
15:43:27 INFO  : 'stop' command is executed.
15:43:27 INFO  : 'ps7_init' command is executed.
15:43:27 INFO  : 'ps7_post_config' command is executed.
15:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:28 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:28 INFO  : 'con' command is executed.
15:43:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

15:43:28 INFO  : Disconnected from the channel tcfchan#4.
15:44:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:44:58 INFO  : 'fpga -state' command is executed.
15:44:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:58 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
15:44:58 INFO  : 'jtag frequency' command is executed.
15:44:58 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:58 INFO  : Context for 'APU' is selected.
15:44:58 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
15:44:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:58 INFO  : Context for 'APU' is selected.
15:44:58 INFO  : 'stop' command is executed.
15:44:59 INFO  : 'ps7_init' command is executed.
15:44:59 INFO  : 'ps7_post_config' command is executed.
15:44:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:44:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:59 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:59 INFO  : 'con' command is executed.
15:44:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

15:44:59 INFO  : Disconnected from the channel tcfchan#5.
15:57:21 INFO  : Registering command handlers for SDK TCF services
15:57:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
15:57:25 INFO  : XSCT server has started successfully.
15:57:26 INFO  : Successfully done setting XSCT server connection channel  
15:57:26 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:57:26 INFO  : Successfully done setting SDK workspace  
15:57:26 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
15:57:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655560531728,  Project:1655558788358
15:57:30 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:57:30 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
15:57:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:57:38 INFO  : 
15:57:39 INFO  : Updating hardware inferred compiler options for lidar_app.
15:57:39 INFO  : Clearing existing target manager status.
16:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:01:50 INFO  : 'fpga -state' command is executed.
16:01:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:50 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:01:50 INFO  : 'jtag frequency' command is executed.
16:01:50 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:51 INFO  : Context for 'APU' is selected.
16:01:51 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:01:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:51 INFO  : Context for 'APU' is selected.
16:01:51 INFO  : 'stop' command is executed.
16:01:51 INFO  : 'ps7_init' command is executed.
16:01:51 INFO  : 'ps7_post_config' command is executed.
16:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:51 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:52 INFO  : 'con' command is executed.
16:01:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:01:52 INFO  : Disconnected from the channel tcfchan#1.
16:03:59 INFO  : Registering command handlers for SDK TCF services
16:04:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
16:04:03 INFO  : XSCT server has started successfully.
16:04:03 INFO  : Successfully done setting XSCT server connection channel  
16:04:03 INFO  : Successfully done setting SDK workspace  
16:04:03 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:04:03 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
16:05:08 INFO  : Registering command handlers for SDK TCF services
16:05:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
16:05:12 INFO  : XSCT server has started successfully.
16:05:13 INFO  : Successfully done setting XSCT server connection channel  
16:05:13 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:05:13 INFO  : Successfully done setting SDK workspace  
16:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:06:46 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
16:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:07:42 INFO  : 'fpga -state' command is executed.
16:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:42 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:07:42 INFO  : 'jtag frequency' command is executed.
16:07:42 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:42 INFO  : Context for 'APU' is selected.
16:07:42 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:07:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:42 INFO  : Context for 'APU' is selected.
16:07:42 INFO  : 'stop' command is executed.
16:07:43 INFO  : 'ps7_init' command is executed.
16:07:43 INFO  : 'ps7_post_config' command is executed.
16:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:43 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:43 INFO  : 'con' command is executed.
16:07:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:07:43 INFO  : Disconnected from the channel tcfchan#1.
16:18:04 INFO  : Registering command handlers for SDK TCF services
16:18:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
16:18:08 INFO  : XSCT server has started successfully.
16:18:08 INFO  : Successfully done setting XSCT server connection channel  
16:18:08 INFO  : Successfully done setting SDK workspace  
16:18:08 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:18:08 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
16:18:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655561773887,  Project:1655560531728
16:18:13 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:18:13 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
16:18:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:18:22 INFO  : 
16:18:22 INFO  : Updating hardware inferred compiler options for lidar_app.
16:18:23 INFO  : Clearing existing target manager status.
16:20:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:20:07 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
16:20:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:20:17 INFO  : 'fpga -state' command is executed.
16:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:17 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:20:17 INFO  : 'jtag frequency' command is executed.
16:20:17 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:17 INFO  : Context for 'APU' is selected.
16:20:17 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:20:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:17 INFO  : Context for 'APU' is selected.
16:20:17 INFO  : 'stop' command is executed.
16:20:18 INFO  : 'ps7_init' command is executed.
16:20:18 INFO  : 'ps7_post_config' command is executed.
16:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:18 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:18 INFO  : 'con' command is executed.
16:20:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:20:18 INFO  : Disconnected from the channel tcfchan#1.
16:28:58 INFO  : Registering command handlers for SDK TCF services
16:28:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
16:29:03 INFO  : XSCT server has started successfully.
16:29:03 INFO  : Successfully done setting XSCT server connection channel  
16:29:03 INFO  : Successfully done setting SDK workspace  
16:29:03 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:29:03 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
16:29:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655562471383,  Project:1655561773887
16:29:08 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:29:08 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
16:29:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:29:16 INFO  : 
16:29:17 INFO  : Updating hardware inferred compiler options for lidar_app.
16:29:17 INFO  : Clearing existing target manager status.
16:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:30:55 INFO  : 'fpga -state' command is executed.
16:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:55 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:30:55 INFO  : 'jtag frequency' command is executed.
16:30:55 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:55 INFO  : Context for 'APU' is selected.
16:30:55 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:30:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:55 INFO  : Context for 'APU' is selected.
16:30:55 INFO  : 'stop' command is executed.
16:30:56 INFO  : 'ps7_init' command is executed.
16:30:56 INFO  : 'ps7_post_config' command is executed.
16:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:56 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:56 INFO  : 'con' command is executed.
16:30:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:30:56 INFO  : Disconnected from the channel tcfchan#1.
16:47:10 INFO  : Registering command handlers for SDK TCF services
16:47:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
16:47:15 INFO  : XSCT server has started successfully.
16:47:15 INFO  : Successfully done setting XSCT server connection channel  
16:47:15 INFO  : Successfully done setting SDK workspace  
16:47:15 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:47:15 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
16:47:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655563594627,  Project:1655562471383
16:47:21 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:47:21 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
16:47:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:47:30 INFO  : 
16:47:31 INFO  : Updating hardware inferred compiler options for lidar_app.
16:47:31 INFO  : Clearing existing target manager status.
16:48:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:48:47 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
16:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:50:44 INFO  : 'fpga -state' command is executed.
16:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:44 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:50:44 INFO  : 'jtag frequency' command is executed.
16:50:45 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:45 INFO  : Context for 'APU' is selected.
16:50:45 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:50:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:45 INFO  : Context for 'APU' is selected.
16:50:45 INFO  : 'stop' command is executed.
16:50:45 INFO  : 'ps7_init' command is executed.
16:50:45 INFO  : 'ps7_post_config' command is executed.
16:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:45 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:46 INFO  : 'con' command is executed.
16:50:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:50:46 INFO  : Disconnected from the channel tcfchan#1.
17:03:41 INFO  : Registering command handlers for SDK TCF services
17:03:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
17:03:46 INFO  : XSCT server has started successfully.
17:03:47 INFO  : Successfully done setting XSCT server connection channel  
17:03:47 INFO  : Successfully done setting SDK workspace  
17:03:47 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
17:03:47 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
17:03:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655564534476,  Project:1655563594627
17:03:52 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
17:03:52 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
17:03:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:04:01 INFO  : 
17:04:02 INFO  : Updating hardware inferred compiler options for lidar_app.
17:04:02 INFO  : Clearing existing target manager status.
17:08:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
17:08:47 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
17:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
17:08:56 INFO  : 'fpga -state' command is executed.
17:08:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:57 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
17:08:57 INFO  : 'jtag frequency' command is executed.
17:08:57 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:57 INFO  : Context for 'APU' is selected.
17:08:57 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
17:08:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:57 INFO  : Context for 'APU' is selected.
17:08:57 INFO  : 'stop' command is executed.
17:08:57 INFO  : 'ps7_init' command is executed.
17:08:57 INFO  : 'ps7_post_config' command is executed.
17:08:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:58 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:58 INFO  : 'con' command is executed.
17:08:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

17:08:58 INFO  : Disconnected from the channel tcfchan#1.
17:09:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
17:09:19 INFO  : 'fpga -state' command is executed.
17:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:20 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
17:09:20 INFO  : 'jtag frequency' command is executed.
17:09:20 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:20 INFO  : Context for 'APU' is selected.
17:09:22 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
17:09:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:22 INFO  : Context for 'APU' is selected.
17:09:22 INFO  : 'stop' command is executed.
17:09:22 INFO  : 'ps7_init' command is executed.
17:09:22 INFO  : 'ps7_post_config' command is executed.
17:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:23 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:23 INFO  : 'con' command is executed.
17:09:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

17:09:23 INFO  : Disconnected from the channel tcfchan#2.
