#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x175e580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x175e200 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x17622d0 .functor NOT 1, L_0x17c3070, C4<0>, C4<0>, C4<0>;
L_0x17c2e20 .functor XOR 2, L_0x17c2bc0, L_0x17c2d80, C4<00>, C4<00>;
L_0x17c2f60 .functor XOR 2, L_0x17c2e20, L_0x17c2e90, C4<00>, C4<00>;
v0x17b0e90_0 .net *"_ivl_10", 1 0, L_0x17c2e90;  1 drivers
v0x17b0f90_0 .net *"_ivl_12", 1 0, L_0x17c2f60;  1 drivers
v0x17b1070_0 .net *"_ivl_2", 1 0, L_0x17c2b20;  1 drivers
v0x17b1130_0 .net *"_ivl_4", 1 0, L_0x17c2bc0;  1 drivers
v0x17b1210_0 .net *"_ivl_6", 1 0, L_0x17c2d80;  1 drivers
v0x17b1340_0 .net *"_ivl_8", 1 0, L_0x17c2e20;  1 drivers
v0x17b1420_0 .var "clk", 0 0;
v0x17b14c0_0 .net "f_dut", 0 0, v0x17b0430_0;  1 drivers
v0x17b1560_0 .net "f_ref", 0 0, L_0x17c1f50;  1 drivers
v0x17b1690_0 .net "g_dut", 0 0, v0x17b0590_0;  1 drivers
v0x17b1730_0 .net "g_ref", 0 0, L_0x177d070;  1 drivers
v0x17b17d0_0 .net "resetn", 0 0, v0x17afca0_0;  1 drivers
v0x17b1870_0 .var/2u "stats1", 223 0;
v0x17b1910_0 .var/2u "strobe", 0 0;
v0x17b19b0_0 .net "tb_match", 0 0, L_0x17c3070;  1 drivers
v0x17b1a50_0 .net "tb_mismatch", 0 0, L_0x17622d0;  1 drivers
v0x17b1b10_0 .net "x", 0 0, v0x17afd70_0;  1 drivers
v0x17b1cc0_0 .net "y", 0 0, v0x17afe70_0;  1 drivers
E_0x1774380/0 .event negedge, v0x17af2e0_0;
E_0x1774380/1 .event posedge, v0x17af2e0_0;
E_0x1774380 .event/or E_0x1774380/0, E_0x1774380/1;
L_0x17c2b20 .concat [ 1 1 0 0], L_0x177d070, L_0x17c1f50;
L_0x17c2bc0 .concat [ 1 1 0 0], L_0x177d070, L_0x17c1f50;
L_0x17c2d80 .concat [ 1 1 0 0], v0x17b0590_0, v0x17b0430_0;
L_0x17c2e90 .concat [ 1 1 0 0], L_0x177d070, L_0x17c1f50;
L_0x17c3070 .cmp/eeq 2, L_0x17c2b20, L_0x17c2f60;
S_0x177c3a0 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x175e200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x177c530 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x177c570 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x177c5b0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x177c5f0 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x177c630 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x177c670 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x177c6b0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x177c6f0 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x177c730 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x17624b0 .functor OR 1, L_0x17c2220, L_0x17c24d0, C4<0>, C4<0>;
L_0x177d070 .functor OR 1, L_0x17624b0, L_0x17c2790, C4<0>, C4<0>;
v0x1762340_0 .net *"_ivl_0", 31 0, L_0x17b1de0;  1 drivers
L_0x7f1da89300a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1762520_0 .net *"_ivl_11", 27 0, L_0x7f1da89300a8;  1 drivers
L_0x7f1da89300f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x17ae6c0_0 .net/2u *"_ivl_12", 31 0, L_0x7f1da89300f0;  1 drivers
v0x17ae7b0_0 .net *"_ivl_14", 0 0, L_0x17c2220;  1 drivers
v0x17ae870_0 .net *"_ivl_16", 31 0, L_0x17c2390;  1 drivers
L_0x7f1da8930138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17ae9a0_0 .net *"_ivl_19", 27 0, L_0x7f1da8930138;  1 drivers
L_0x7f1da8930180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x17aea80_0 .net/2u *"_ivl_20", 31 0, L_0x7f1da8930180;  1 drivers
v0x17aeb60_0 .net *"_ivl_22", 0 0, L_0x17c24d0;  1 drivers
v0x17aec20_0 .net *"_ivl_25", 0 0, L_0x17624b0;  1 drivers
v0x17aece0_0 .net *"_ivl_26", 31 0, L_0x17c26f0;  1 drivers
L_0x7f1da89301c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17aedc0_0 .net *"_ivl_29", 27 0, L_0x7f1da89301c8;  1 drivers
L_0x7f1da8930018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17aeea0_0 .net *"_ivl_3", 27 0, L_0x7f1da8930018;  1 drivers
L_0x7f1da8930210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x17aef80_0 .net/2u *"_ivl_30", 31 0, L_0x7f1da8930210;  1 drivers
v0x17af060_0 .net *"_ivl_32", 0 0, L_0x17c2790;  1 drivers
L_0x7f1da8930060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x17af120_0 .net/2u *"_ivl_4", 31 0, L_0x7f1da8930060;  1 drivers
v0x17af200_0 .net *"_ivl_8", 31 0, L_0x17c20e0;  1 drivers
v0x17af2e0_0 .net "clk", 0 0, v0x17b1420_0;  1 drivers
v0x17af3a0_0 .net "f", 0 0, L_0x17c1f50;  alias, 1 drivers
v0x17af460_0 .net "g", 0 0, L_0x177d070;  alias, 1 drivers
v0x17af520_0 .var "next", 3 0;
v0x17af600_0 .net "resetn", 0 0, v0x17afca0_0;  alias, 1 drivers
v0x17af6c0_0 .var "state", 3 0;
v0x17af7a0_0 .net "x", 0 0, v0x17afd70_0;  alias, 1 drivers
v0x17af860_0 .net "y", 0 0, v0x17afe70_0;  alias, 1 drivers
E_0x1774ae0 .event anyedge, v0x17af6c0_0, v0x17af7a0_0, v0x17af860_0;
E_0x175a9f0 .event posedge, v0x17af2e0_0;
L_0x17b1de0 .concat [ 4 28 0 0], v0x17af6c0_0, L_0x7f1da8930018;
L_0x17c1f50 .cmp/eq 32, L_0x17b1de0, L_0x7f1da8930060;
L_0x17c20e0 .concat [ 4 28 0 0], v0x17af6c0_0, L_0x7f1da89300a8;
L_0x17c2220 .cmp/eq 32, L_0x17c20e0, L_0x7f1da89300f0;
L_0x17c2390 .concat [ 4 28 0 0], v0x17af6c0_0, L_0x7f1da8930138;
L_0x17c24d0 .cmp/eq 32, L_0x17c2390, L_0x7f1da8930180;
L_0x17c26f0 .concat [ 4 28 0 0], v0x17af6c0_0, L_0x7f1da89301c8;
L_0x17c2790 .cmp/eq 32, L_0x17c26f0, L_0x7f1da8930210;
S_0x17af9e0 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x175e200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x17afbb0_0 .net "clk", 0 0, v0x17b1420_0;  alias, 1 drivers
v0x17afca0_0 .var "resetn", 0 0;
v0x17afd70_0 .var "x", 0 0;
v0x17afe70_0 .var "y", 0 0;
E_0x17745e0 .event negedge, v0x17af2e0_0;
S_0x17aff70 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x175e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
v0x17b0280_0 .net "clk", 0 0, v0x17b1420_0;  alias, 1 drivers
v0x17b0370_0 .net "f", 0 0, v0x17b0430_0;  alias, 1 drivers
v0x17b0430_0 .var "f_reg", 0 0;
v0x17b04d0_0 .net "g", 0 0, v0x17b0590_0;  alias, 1 drivers
v0x17b0590_0 .var "g_reg", 0 0;
v0x17b06a0_0 .var "next_state", 2 0;
v0x17b0780_0 .net "resetn", 0 0, v0x17afca0_0;  alias, 1 drivers
v0x17b0870_0 .var "state", 2 0;
v0x17b0950_0 .net "x", 0 0, v0x17afd70_0;  alias, 1 drivers
v0x17b0a80_0 .net "y", 0 0, v0x17afe70_0;  alias, 1 drivers
E_0x17b0220/0 .event negedge, v0x17af600_0;
E_0x17b0220/1 .event posedge, v0x17af2e0_0;
E_0x17b0220 .event/or E_0x17b0220/0, E_0x17b0220/1;
S_0x17b0c70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x175e200;
 .timescale -12 -12;
E_0x17907a0 .event anyedge, v0x17b1910_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17b1910_0;
    %nor/r;
    %assign/vec4 v0x17b1910_0, 0;
    %wait E_0x17907a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17af9e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17afca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17afd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17afe70_0, 0, 1;
    %wait E_0x175a9f0;
    %wait E_0x175a9f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17afca0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17745e0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x17afca0_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x17afe70_0, 0;
    %assign/vec4 v0x17afd70_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x177c3a0;
T_2 ;
    %wait E_0x175a9f0;
    %load/vec4 v0x17af600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x17af6c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x17af520_0;
    %assign/vec4 v0x17af6c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x177c3a0;
T_3 ;
Ewait_0 .event/or E_0x1774ae0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x17af6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x17af520_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17af520_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x17af520_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x17af7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x17af520_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x17af7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x17af520_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x17af7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x17af520_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x17af860_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x17af520_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x17af860_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x17af520_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x17af520_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x17af520_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x17aff70;
T_4 ;
    %wait E_0x17b0220;
    %load/vec4 v0x17b0780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17b0870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b0430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17b0590_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x17b06a0_0;
    %assign/vec4 v0x17b0870_0, 0;
    %load/vec4 v0x17b0870_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %assign/vec4 v0x17b0430_0, 0;
    %load/vec4 v0x17b0870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.4 ;
    %load/vec4 v0x17b0950_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
T_4.14 ;
    %jmp T_4.12;
T_4.5 ;
    %load/vec4 v0x17b0950_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.15, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
T_4.16 ;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v0x17b0950_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.17, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
T_4.18 ;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v0x17b0a80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.19, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
T_4.20 ;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x17b0780_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.21, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
T_4.22 ;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x17b0a80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
T_4.24 ;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x17b0a80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
T_4.26 ;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x17b0780_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.27, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
    %jmp T_4.28;
T_4.27 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x17b06a0_0, 0, 3;
T_4.28 ;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x175e200;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b1420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b1910_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x175e200;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x17b1420_0;
    %inv;
    %store/vec4 v0x17b1420_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x175e200;
T_7 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17afbb0_0, v0x17b1a50_0, v0x17b1420_0, v0x17b17d0_0, v0x17b1b10_0, v0x17b1cc0_0, v0x17b1560_0, v0x17b14c0_0, v0x17b1730_0, v0x17b1690_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x175e200;
T_8 ;
    %load/vec4 v0x17b1870_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x17b1870_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17b1870_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_8.1 ;
    %load/vec4 v0x17b1870_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x17b1870_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17b1870_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_8.3 ;
    %load/vec4 v0x17b1870_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17b1870_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17b1870_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17b1870_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x175e200;
T_9 ;
    %wait E_0x1774380;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b1870_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b1870_0, 4, 32;
    %load/vec4 v0x17b19b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x17b1870_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b1870_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b1870_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b1870_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x17b1560_0;
    %load/vec4 v0x17b1560_0;
    %load/vec4 v0x17b14c0_0;
    %xor;
    %load/vec4 v0x17b1560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x17b1870_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b1870_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x17b1870_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b1870_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x17b1730_0;
    %load/vec4 v0x17b1730_0;
    %load/vec4 v0x17b1690_0;
    %xor;
    %load/vec4 v0x17b1730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x17b1870_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b1870_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x17b1870_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b1870_0, 4, 32;
T_9.8 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/2013_q2bfsm/iter0/response4/top_module.sv";
