#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 15 17:02:32 2023
# Process ID: 36644
# Current directory: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36740 C:\Users\15390\Desktop\DD\Mylab\lab8\ALU\ALU.xpr
# Log file: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/vivado.log
# Journal file: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 761.246 ; gain = 65.672
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/15390/Desktop/DD/Mylab/lab8/attachment-seg/P2S.edf
import_files -norecurse {C:/Users/15390/Desktop/DD/Mylab/lab8/attachment-seg/SSeg_Dev/HexTo8SEG.v C:/Users/15390/Desktop/DD/Mylab/lab8/attachment-seg/SSeg_Dev/SSeg_Dev.v C:/Users/15390/Desktop/DD/Mylab/lab8/attachment-seg/P2S_io.v C:/Users/15390/Desktop/DD/Mylab/lab8/attachment-seg/SSeg_Dev/Hex2Seg.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 15 17:08:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/synth_1/runme.log
[Wed Nov 15 17:08:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 15 17:10:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/synth_1/runme.log
[Wed Nov 15 17:10:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 15 17:13:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/synth_1/runme.log
[Wed Nov 15 17:13:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/impl_1/Top.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/impl_1/Top.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2631.344 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1435] Device xc7k160t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/impl_1/Top.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2631.344 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 15 17:26:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/synth_1/runme.log
[Wed Nov 15 17:26:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/impl_1/Top.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2631.344 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [HDL 9-3756] overwriting previous definition of module 'Mux4to1' [C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/sources_1/imports/lab7/Mux4to1/Mux4to1.srcs/sources_1/new/Mux4to1.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Mux4to14b' [C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/sources_1/imports/lab7/Mux4to14b/Mux4to14b.srcs/sources_1/new/Mux4to14b.v:23]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Mux4to1()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/15390/Desktop/DD/Mylab/lab7/Mux4to1/Mux4to1.srcs/sources_1/new/Mux4to1.v
	(Active) Duplicate found at line 23 of file C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/sources_1/imports/lab7/Mux4to1/Mux4to1.srcs/sources_1/new/Mux4to1.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Mux4to14b()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/15390/Desktop/DD/Mylab/lab7/Mux4to14b/Mux4to14b.srcs/sources_1/new/Mux4to14b.v
	(Active) Duplicate found at line 23 of file C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/sources_1/imports/lab7/Mux4to14b/Mux4to14b.srcs/sources_1/new/Mux4to14b.v
[Wed Nov 15 17:36:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Nov 15 17:37:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Nov 15 17:38:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/sources_1/imports/lab7/Mux4to1/Mux4to1.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/sources_1/imports/lab7/Mux4to14b/Mux4to14b.srcs/sources_1/new/Mux4to14b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to14b
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 70e8d92ba09f4ffb8605597866ff6117 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 70e8d92ba09f4ffb8605597866ff6117 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Co' [C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/new/ALU.v:51]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'I0' [C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/new/ALU.v:65]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'I1' [C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/new/ALU.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XOR_GATE_ONEHOT(BubblesMask=65'b...
Compiling module xil_defaultlib.OR_GATE_3_INPUTS(BubblesMask=65'...
Compiling module xil_defaultlib.AND_GATE(BubblesMask=65'b0)
Compiling module xil_defaultlib.Adder1b
Compiling module xil_defaultlib.AddSub1b
Compiling module xil_defaultlib.AddSub4b
Compiling module xil_defaultlib.Mux4to14b
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2976.039 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201706300081
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/impl_1/Top.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.runs/impl_1/Top.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2976.039 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201706300081
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 17:46:42 2023...
