// Seed: 1836199091
module module_0;
  assign id_1 = 1;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri id_2,
    output tri1 id_3#(id_5 && 1, 1),
    input tri1 id_4,
    input supply1 id_5
);
  wor id_7;
  assign id_7 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input tri1 id_1,
    output wor id_2,
    input uwire id_3,
    input supply0 id_4,
    output wire id_5,
    output wor id_6,
    input supply1 id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri id_10,
    input wand id_11
);
  assign id_5 = id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  supply1 id_13 = 1'b0;
endmodule
