0.6
2019.2
Nov  6 2019
21:42:20
/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.sim/sim_1/synth/timing/xsim/sim_top_time_synth.v,1661719105,verilog,/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/sim_1/new/sim_top.vhd,,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;comparator;counter;glbl;pwm_gen;shift_register;sig_gen,,,../../../../../neopixel-pwm.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/jtrieloff/cern/Xilinx/Vivado/2019.2/VHDL-modules/projects/neopixel-pwm/neopixel-pwm.srcs/sim_1/new/sim_top.vhd,1661715225,vhdl,,,,sim_top,,,,,,,,
