|quartus_compile
resetn => sync_resetn[0].ACLR
resetn => sync_resetn[1].ACLR
resetn => sync_resetn[2].ACLR
clock => clock.IN1
histogram_start[0] => histogram_start_reg[0].DATAIN
histogram_busy[0] <= histogram_busy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_done[0] <= histogram_done[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_stall[0] => histogram_stall_reg[0].DATAIN
histogram_feature[0] => histogram_feature_reg[0].DATAIN
histogram_feature[1] => histogram_feature_reg[1].DATAIN
histogram_feature[2] => histogram_feature_reg[2].DATAIN
histogram_feature[3] => histogram_feature_reg[3].DATAIN
histogram_feature[4] => histogram_feature_reg[4].DATAIN
histogram_feature[5] => histogram_feature_reg[5].DATAIN
histogram_feature[6] => histogram_feature_reg[6].DATAIN
histogram_feature[7] => histogram_feature_reg[7].DATAIN
histogram_feature[8] => histogram_feature_reg[8].DATAIN
histogram_feature[9] => histogram_feature_reg[9].DATAIN
histogram_feature[10] => histogram_feature_reg[10].DATAIN
histogram_feature[11] => histogram_feature_reg[11].DATAIN
histogram_feature[12] => histogram_feature_reg[12].DATAIN
histogram_feature[13] => histogram_feature_reg[13].DATAIN
histogram_feature[14] => histogram_feature_reg[14].DATAIN
histogram_feature[15] => histogram_feature_reg[15].DATAIN
histogram_feature[16] => histogram_feature_reg[16].DATAIN
histogram_feature[17] => histogram_feature_reg[17].DATAIN
histogram_feature[18] => histogram_feature_reg[18].DATAIN
histogram_feature[19] => histogram_feature_reg[19].DATAIN
histogram_feature[20] => histogram_feature_reg[20].DATAIN
histogram_feature[21] => histogram_feature_reg[21].DATAIN
histogram_feature[22] => histogram_feature_reg[22].DATAIN
histogram_feature[23] => histogram_feature_reg[23].DATAIN
histogram_feature[24] => histogram_feature_reg[24].DATAIN
histogram_feature[25] => histogram_feature_reg[25].DATAIN
histogram_feature[26] => histogram_feature_reg[26].DATAIN
histogram_feature[27] => histogram_feature_reg[27].DATAIN
histogram_feature[28] => histogram_feature_reg[28].DATAIN
histogram_feature[29] => histogram_feature_reg[29].DATAIN
histogram_feature[30] => histogram_feature_reg[30].DATAIN
histogram_feature[31] => histogram_feature_reg[31].DATAIN
histogram_feature[32] => histogram_feature_reg[32].DATAIN
histogram_feature[33] => histogram_feature_reg[33].DATAIN
histogram_feature[34] => histogram_feature_reg[34].DATAIN
histogram_feature[35] => histogram_feature_reg[35].DATAIN
histogram_feature[36] => histogram_feature_reg[36].DATAIN
histogram_feature[37] => histogram_feature_reg[37].DATAIN
histogram_feature[38] => histogram_feature_reg[38].DATAIN
histogram_feature[39] => histogram_feature_reg[39].DATAIN
histogram_feature[40] => histogram_feature_reg[40].DATAIN
histogram_feature[41] => histogram_feature_reg[41].DATAIN
histogram_feature[42] => histogram_feature_reg[42].DATAIN
histogram_feature[43] => histogram_feature_reg[43].DATAIN
histogram_feature[44] => histogram_feature_reg[44].DATAIN
histogram_feature[45] => histogram_feature_reg[45].DATAIN
histogram_feature[46] => histogram_feature_reg[46].DATAIN
histogram_feature[47] => histogram_feature_reg[47].DATAIN
histogram_feature[48] => histogram_feature_reg[48].DATAIN
histogram_feature[49] => histogram_feature_reg[49].DATAIN
histogram_feature[50] => histogram_feature_reg[50].DATAIN
histogram_feature[51] => histogram_feature_reg[51].DATAIN
histogram_feature[52] => histogram_feature_reg[52].DATAIN
histogram_feature[53] => histogram_feature_reg[53].DATAIN
histogram_feature[54] => histogram_feature_reg[54].DATAIN
histogram_feature[55] => histogram_feature_reg[55].DATAIN
histogram_feature[56] => histogram_feature_reg[56].DATAIN
histogram_feature[57] => histogram_feature_reg[57].DATAIN
histogram_feature[58] => histogram_feature_reg[58].DATAIN
histogram_feature[59] => histogram_feature_reg[59].DATAIN
histogram_feature[60] => histogram_feature_reg[60].DATAIN
histogram_feature[61] => histogram_feature_reg[61].DATAIN
histogram_feature[62] => histogram_feature_reg[62].DATAIN
histogram_feature[63] => histogram_feature_reg[63].DATAIN
histogram_weight[0] => histogram_weight_reg[0].DATAIN
histogram_weight[1] => histogram_weight_reg[1].DATAIN
histogram_weight[2] => histogram_weight_reg[2].DATAIN
histogram_weight[3] => histogram_weight_reg[3].DATAIN
histogram_weight[4] => histogram_weight_reg[4].DATAIN
histogram_weight[5] => histogram_weight_reg[5].DATAIN
histogram_weight[6] => histogram_weight_reg[6].DATAIN
histogram_weight[7] => histogram_weight_reg[7].DATAIN
histogram_weight[8] => histogram_weight_reg[8].DATAIN
histogram_weight[9] => histogram_weight_reg[9].DATAIN
histogram_weight[10] => histogram_weight_reg[10].DATAIN
histogram_weight[11] => histogram_weight_reg[11].DATAIN
histogram_weight[12] => histogram_weight_reg[12].DATAIN
histogram_weight[13] => histogram_weight_reg[13].DATAIN
histogram_weight[14] => histogram_weight_reg[14].DATAIN
histogram_weight[15] => histogram_weight_reg[15].DATAIN
histogram_weight[16] => histogram_weight_reg[16].DATAIN
histogram_weight[17] => histogram_weight_reg[17].DATAIN
histogram_weight[18] => histogram_weight_reg[18].DATAIN
histogram_weight[19] => histogram_weight_reg[19].DATAIN
histogram_weight[20] => histogram_weight_reg[20].DATAIN
histogram_weight[21] => histogram_weight_reg[21].DATAIN
histogram_weight[22] => histogram_weight_reg[22].DATAIN
histogram_weight[23] => histogram_weight_reg[23].DATAIN
histogram_weight[24] => histogram_weight_reg[24].DATAIN
histogram_weight[25] => histogram_weight_reg[25].DATAIN
histogram_weight[26] => histogram_weight_reg[26].DATAIN
histogram_weight[27] => histogram_weight_reg[27].DATAIN
histogram_weight[28] => histogram_weight_reg[28].DATAIN
histogram_weight[29] => histogram_weight_reg[29].DATAIN
histogram_weight[30] => histogram_weight_reg[30].DATAIN
histogram_weight[31] => histogram_weight_reg[31].DATAIN
histogram_weight[32] => histogram_weight_reg[32].DATAIN
histogram_weight[33] => histogram_weight_reg[33].DATAIN
histogram_weight[34] => histogram_weight_reg[34].DATAIN
histogram_weight[35] => histogram_weight_reg[35].DATAIN
histogram_weight[36] => histogram_weight_reg[36].DATAIN
histogram_weight[37] => histogram_weight_reg[37].DATAIN
histogram_weight[38] => histogram_weight_reg[38].DATAIN
histogram_weight[39] => histogram_weight_reg[39].DATAIN
histogram_weight[40] => histogram_weight_reg[40].DATAIN
histogram_weight[41] => histogram_weight_reg[41].DATAIN
histogram_weight[42] => histogram_weight_reg[42].DATAIN
histogram_weight[43] => histogram_weight_reg[43].DATAIN
histogram_weight[44] => histogram_weight_reg[44].DATAIN
histogram_weight[45] => histogram_weight_reg[45].DATAIN
histogram_weight[46] => histogram_weight_reg[46].DATAIN
histogram_weight[47] => histogram_weight_reg[47].DATAIN
histogram_weight[48] => histogram_weight_reg[48].DATAIN
histogram_weight[49] => histogram_weight_reg[49].DATAIN
histogram_weight[50] => histogram_weight_reg[50].DATAIN
histogram_weight[51] => histogram_weight_reg[51].DATAIN
histogram_weight[52] => histogram_weight_reg[52].DATAIN
histogram_weight[53] => histogram_weight_reg[53].DATAIN
histogram_weight[54] => histogram_weight_reg[54].DATAIN
histogram_weight[55] => histogram_weight_reg[55].DATAIN
histogram_weight[56] => histogram_weight_reg[56].DATAIN
histogram_weight[57] => histogram_weight_reg[57].DATAIN
histogram_weight[58] => histogram_weight_reg[58].DATAIN
histogram_weight[59] => histogram_weight_reg[59].DATAIN
histogram_weight[60] => histogram_weight_reg[60].DATAIN
histogram_weight[61] => histogram_weight_reg[61].DATAIN
histogram_weight[62] => histogram_weight_reg[62].DATAIN
histogram_weight[63] => histogram_weight_reg[63].DATAIN
histogram_hist[0] => histogram_hist_reg[0].DATAIN
histogram_hist[1] => histogram_hist_reg[1].DATAIN
histogram_hist[2] => histogram_hist_reg[2].DATAIN
histogram_hist[3] => histogram_hist_reg[3].DATAIN
histogram_hist[4] => histogram_hist_reg[4].DATAIN
histogram_hist[5] => histogram_hist_reg[5].DATAIN
histogram_hist[6] => histogram_hist_reg[6].DATAIN
histogram_hist[7] => histogram_hist_reg[7].DATAIN
histogram_hist[8] => histogram_hist_reg[8].DATAIN
histogram_hist[9] => histogram_hist_reg[9].DATAIN
histogram_hist[10] => histogram_hist_reg[10].DATAIN
histogram_hist[11] => histogram_hist_reg[11].DATAIN
histogram_hist[12] => histogram_hist_reg[12].DATAIN
histogram_hist[13] => histogram_hist_reg[13].DATAIN
histogram_hist[14] => histogram_hist_reg[14].DATAIN
histogram_hist[15] => histogram_hist_reg[15].DATAIN
histogram_hist[16] => histogram_hist_reg[16].DATAIN
histogram_hist[17] => histogram_hist_reg[17].DATAIN
histogram_hist[18] => histogram_hist_reg[18].DATAIN
histogram_hist[19] => histogram_hist_reg[19].DATAIN
histogram_hist[20] => histogram_hist_reg[20].DATAIN
histogram_hist[21] => histogram_hist_reg[21].DATAIN
histogram_hist[22] => histogram_hist_reg[22].DATAIN
histogram_hist[23] => histogram_hist_reg[23].DATAIN
histogram_hist[24] => histogram_hist_reg[24].DATAIN
histogram_hist[25] => histogram_hist_reg[25].DATAIN
histogram_hist[26] => histogram_hist_reg[26].DATAIN
histogram_hist[27] => histogram_hist_reg[27].DATAIN
histogram_hist[28] => histogram_hist_reg[28].DATAIN
histogram_hist[29] => histogram_hist_reg[29].DATAIN
histogram_hist[30] => histogram_hist_reg[30].DATAIN
histogram_hist[31] => histogram_hist_reg[31].DATAIN
histogram_hist[32] => histogram_hist_reg[32].DATAIN
histogram_hist[33] => histogram_hist_reg[33].DATAIN
histogram_hist[34] => histogram_hist_reg[34].DATAIN
histogram_hist[35] => histogram_hist_reg[35].DATAIN
histogram_hist[36] => histogram_hist_reg[36].DATAIN
histogram_hist[37] => histogram_hist_reg[37].DATAIN
histogram_hist[38] => histogram_hist_reg[38].DATAIN
histogram_hist[39] => histogram_hist_reg[39].DATAIN
histogram_hist[40] => histogram_hist_reg[40].DATAIN
histogram_hist[41] => histogram_hist_reg[41].DATAIN
histogram_hist[42] => histogram_hist_reg[42].DATAIN
histogram_hist[43] => histogram_hist_reg[43].DATAIN
histogram_hist[44] => histogram_hist_reg[44].DATAIN
histogram_hist[45] => histogram_hist_reg[45].DATAIN
histogram_hist[46] => histogram_hist_reg[46].DATAIN
histogram_hist[47] => histogram_hist_reg[47].DATAIN
histogram_hist[48] => histogram_hist_reg[48].DATAIN
histogram_hist[49] => histogram_hist_reg[49].DATAIN
histogram_hist[50] => histogram_hist_reg[50].DATAIN
histogram_hist[51] => histogram_hist_reg[51].DATAIN
histogram_hist[52] => histogram_hist_reg[52].DATAIN
histogram_hist[53] => histogram_hist_reg[53].DATAIN
histogram_hist[54] => histogram_hist_reg[54].DATAIN
histogram_hist[55] => histogram_hist_reg[55].DATAIN
histogram_hist[56] => histogram_hist_reg[56].DATAIN
histogram_hist[57] => histogram_hist_reg[57].DATAIN
histogram_hist[58] => histogram_hist_reg[58].DATAIN
histogram_hist[59] => histogram_hist_reg[59].DATAIN
histogram_hist[60] => histogram_hist_reg[60].DATAIN
histogram_hist[61] => histogram_hist_reg[61].DATAIN
histogram_hist[62] => histogram_hist_reg[62].DATAIN
histogram_hist[63] => histogram_hist_reg[63].DATAIN
histogram_n[0] => histogram_n_reg[0].DATAIN
histogram_n[1] => histogram_n_reg[1].DATAIN
histogram_n[2] => histogram_n_reg[2].DATAIN
histogram_n[3] => histogram_n_reg[3].DATAIN
histogram_n[4] => histogram_n_reg[4].DATAIN
histogram_n[5] => histogram_n_reg[5].DATAIN
histogram_n[6] => histogram_n_reg[6].DATAIN
histogram_n[7] => histogram_n_reg[7].DATAIN
histogram_n[8] => histogram_n_reg[8].DATAIN
histogram_n[9] => histogram_n_reg[9].DATAIN
histogram_n[10] => histogram_n_reg[10].DATAIN
histogram_n[11] => histogram_n_reg[11].DATAIN
histogram_n[12] => histogram_n_reg[12].DATAIN
histogram_n[13] => histogram_n_reg[13].DATAIN
histogram_n[14] => histogram_n_reg[14].DATAIN
histogram_n[15] => histogram_n_reg[15].DATAIN
histogram_n[16] => histogram_n_reg[16].DATAIN
histogram_n[17] => histogram_n_reg[17].DATAIN
histogram_n[18] => histogram_n_reg[18].DATAIN
histogram_n[19] => histogram_n_reg[19].DATAIN
histogram_n[20] => histogram_n_reg[20].DATAIN
histogram_n[21] => histogram_n_reg[21].DATAIN
histogram_n[22] => histogram_n_reg[22].DATAIN
histogram_n[23] => histogram_n_reg[23].DATAIN
histogram_n[24] => histogram_n_reg[24].DATAIN
histogram_n[25] => histogram_n_reg[25].DATAIN
histogram_n[26] => histogram_n_reg[26].DATAIN
histogram_n[27] => histogram_n_reg[27].DATAIN
histogram_n[28] => histogram_n_reg[28].DATAIN
histogram_n[29] => histogram_n_reg[29].DATAIN
histogram_n[30] => histogram_n_reg[30].DATAIN
histogram_n[31] => histogram_n_reg[31].DATAIN
histogram_avmm_1_rw_address[0] <= histogram_avmm_1_rw_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[1] <= histogram_avmm_1_rw_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[2] <= histogram_avmm_1_rw_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[3] <= histogram_avmm_1_rw_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[4] <= histogram_avmm_1_rw_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[5] <= histogram_avmm_1_rw_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[6] <= histogram_avmm_1_rw_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[7] <= histogram_avmm_1_rw_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[8] <= histogram_avmm_1_rw_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[9] <= histogram_avmm_1_rw_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[10] <= histogram_avmm_1_rw_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[11] <= histogram_avmm_1_rw_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[12] <= histogram_avmm_1_rw_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[13] <= histogram_avmm_1_rw_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[14] <= histogram_avmm_1_rw_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[15] <= histogram_avmm_1_rw_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[16] <= histogram_avmm_1_rw_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[17] <= histogram_avmm_1_rw_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[18] <= histogram_avmm_1_rw_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[19] <= histogram_avmm_1_rw_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[20] <= histogram_avmm_1_rw_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[21] <= histogram_avmm_1_rw_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[22] <= histogram_avmm_1_rw_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[23] <= histogram_avmm_1_rw_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[24] <= histogram_avmm_1_rw_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[25] <= histogram_avmm_1_rw_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[26] <= histogram_avmm_1_rw_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[27] <= histogram_avmm_1_rw_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[28] <= histogram_avmm_1_rw_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[29] <= histogram_avmm_1_rw_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[30] <= histogram_avmm_1_rw_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_address[31] <= histogram_avmm_1_rw_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_byteenable[0] <= histogram_avmm_1_rw_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_byteenable[1] <= histogram_avmm_1_rw_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_byteenable[2] <= histogram_avmm_1_rw_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_byteenable[3] <= histogram_avmm_1_rw_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_read[0] <= histogram_avmm_1_rw_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_readdata[0] => histogram_avmm_1_rw_readdata_reg[0].DATAIN
histogram_avmm_1_rw_readdata[1] => histogram_avmm_1_rw_readdata_reg[1].DATAIN
histogram_avmm_1_rw_readdata[2] => histogram_avmm_1_rw_readdata_reg[2].DATAIN
histogram_avmm_1_rw_readdata[3] => histogram_avmm_1_rw_readdata_reg[3].DATAIN
histogram_avmm_1_rw_readdata[4] => histogram_avmm_1_rw_readdata_reg[4].DATAIN
histogram_avmm_1_rw_readdata[5] => histogram_avmm_1_rw_readdata_reg[5].DATAIN
histogram_avmm_1_rw_readdata[6] => histogram_avmm_1_rw_readdata_reg[6].DATAIN
histogram_avmm_1_rw_readdata[7] => histogram_avmm_1_rw_readdata_reg[7].DATAIN
histogram_avmm_1_rw_readdata[8] => histogram_avmm_1_rw_readdata_reg[8].DATAIN
histogram_avmm_1_rw_readdata[9] => histogram_avmm_1_rw_readdata_reg[9].DATAIN
histogram_avmm_1_rw_readdata[10] => histogram_avmm_1_rw_readdata_reg[10].DATAIN
histogram_avmm_1_rw_readdata[11] => histogram_avmm_1_rw_readdata_reg[11].DATAIN
histogram_avmm_1_rw_readdata[12] => histogram_avmm_1_rw_readdata_reg[12].DATAIN
histogram_avmm_1_rw_readdata[13] => histogram_avmm_1_rw_readdata_reg[13].DATAIN
histogram_avmm_1_rw_readdata[14] => histogram_avmm_1_rw_readdata_reg[14].DATAIN
histogram_avmm_1_rw_readdata[15] => histogram_avmm_1_rw_readdata_reg[15].DATAIN
histogram_avmm_1_rw_readdata[16] => histogram_avmm_1_rw_readdata_reg[16].DATAIN
histogram_avmm_1_rw_readdata[17] => histogram_avmm_1_rw_readdata_reg[17].DATAIN
histogram_avmm_1_rw_readdata[18] => histogram_avmm_1_rw_readdata_reg[18].DATAIN
histogram_avmm_1_rw_readdata[19] => histogram_avmm_1_rw_readdata_reg[19].DATAIN
histogram_avmm_1_rw_readdata[20] => histogram_avmm_1_rw_readdata_reg[20].DATAIN
histogram_avmm_1_rw_readdata[21] => histogram_avmm_1_rw_readdata_reg[21].DATAIN
histogram_avmm_1_rw_readdata[22] => histogram_avmm_1_rw_readdata_reg[22].DATAIN
histogram_avmm_1_rw_readdata[23] => histogram_avmm_1_rw_readdata_reg[23].DATAIN
histogram_avmm_1_rw_readdata[24] => histogram_avmm_1_rw_readdata_reg[24].DATAIN
histogram_avmm_1_rw_readdata[25] => histogram_avmm_1_rw_readdata_reg[25].DATAIN
histogram_avmm_1_rw_readdata[26] => histogram_avmm_1_rw_readdata_reg[26].DATAIN
histogram_avmm_1_rw_readdata[27] => histogram_avmm_1_rw_readdata_reg[27].DATAIN
histogram_avmm_1_rw_readdata[28] => histogram_avmm_1_rw_readdata_reg[28].DATAIN
histogram_avmm_1_rw_readdata[29] => histogram_avmm_1_rw_readdata_reg[29].DATAIN
histogram_avmm_1_rw_readdata[30] => histogram_avmm_1_rw_readdata_reg[30].DATAIN
histogram_avmm_1_rw_readdata[31] => histogram_avmm_1_rw_readdata_reg[31].DATAIN
histogram_avmm_1_rw_write[0] <= histogram_avmm_1_rw_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[0] <= histogram_avmm_1_rw_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[1] <= histogram_avmm_1_rw_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[2] <= histogram_avmm_1_rw_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[3] <= histogram_avmm_1_rw_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[4] <= histogram_avmm_1_rw_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[5] <= histogram_avmm_1_rw_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[6] <= histogram_avmm_1_rw_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[7] <= histogram_avmm_1_rw_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[8] <= histogram_avmm_1_rw_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[9] <= histogram_avmm_1_rw_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[10] <= histogram_avmm_1_rw_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[11] <= histogram_avmm_1_rw_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[12] <= histogram_avmm_1_rw_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[13] <= histogram_avmm_1_rw_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[14] <= histogram_avmm_1_rw_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[15] <= histogram_avmm_1_rw_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[16] <= histogram_avmm_1_rw_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[17] <= histogram_avmm_1_rw_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[18] <= histogram_avmm_1_rw_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[19] <= histogram_avmm_1_rw_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[20] <= histogram_avmm_1_rw_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[21] <= histogram_avmm_1_rw_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[22] <= histogram_avmm_1_rw_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[23] <= histogram_avmm_1_rw_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[24] <= histogram_avmm_1_rw_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[25] <= histogram_avmm_1_rw_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[26] <= histogram_avmm_1_rw_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[27] <= histogram_avmm_1_rw_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[28] <= histogram_avmm_1_rw_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[29] <= histogram_avmm_1_rw_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[30] <= histogram_avmm_1_rw_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
histogram_avmm_1_rw_writedata[31] <= histogram_avmm_1_rw_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst
avmm_1_rw_address[0] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[1] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[2] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[3] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[4] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[5] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[6] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[7] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[8] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[9] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[10] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[11] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[12] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[13] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[14] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[15] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[16] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[17] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[18] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[19] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[20] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[21] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[22] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[23] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[24] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[25] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[26] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[27] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[28] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[29] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[30] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_address[31] <= histogram_internal:histogram_internal_inst.avmm_1_rw_address
avmm_1_rw_byteenable[0] <= histogram_internal:histogram_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_byteenable[1] <= histogram_internal:histogram_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_byteenable[2] <= histogram_internal:histogram_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_byteenable[3] <= histogram_internal:histogram_internal_inst.avmm_1_rw_byteenable
avmm_1_rw_read <= histogram_internal:histogram_internal_inst.avmm_1_rw_read
avmm_1_rw_readdata[0] => avmm_1_rw_readdata[0].IN1
avmm_1_rw_readdata[1] => avmm_1_rw_readdata[1].IN1
avmm_1_rw_readdata[2] => avmm_1_rw_readdata[2].IN1
avmm_1_rw_readdata[3] => avmm_1_rw_readdata[3].IN1
avmm_1_rw_readdata[4] => avmm_1_rw_readdata[4].IN1
avmm_1_rw_readdata[5] => avmm_1_rw_readdata[5].IN1
avmm_1_rw_readdata[6] => avmm_1_rw_readdata[6].IN1
avmm_1_rw_readdata[7] => avmm_1_rw_readdata[7].IN1
avmm_1_rw_readdata[8] => avmm_1_rw_readdata[8].IN1
avmm_1_rw_readdata[9] => avmm_1_rw_readdata[9].IN1
avmm_1_rw_readdata[10] => avmm_1_rw_readdata[10].IN1
avmm_1_rw_readdata[11] => avmm_1_rw_readdata[11].IN1
avmm_1_rw_readdata[12] => avmm_1_rw_readdata[12].IN1
avmm_1_rw_readdata[13] => avmm_1_rw_readdata[13].IN1
avmm_1_rw_readdata[14] => avmm_1_rw_readdata[14].IN1
avmm_1_rw_readdata[15] => avmm_1_rw_readdata[15].IN1
avmm_1_rw_readdata[16] => avmm_1_rw_readdata[16].IN1
avmm_1_rw_readdata[17] => avmm_1_rw_readdata[17].IN1
avmm_1_rw_readdata[18] => avmm_1_rw_readdata[18].IN1
avmm_1_rw_readdata[19] => avmm_1_rw_readdata[19].IN1
avmm_1_rw_readdata[20] => avmm_1_rw_readdata[20].IN1
avmm_1_rw_readdata[21] => avmm_1_rw_readdata[21].IN1
avmm_1_rw_readdata[22] => avmm_1_rw_readdata[22].IN1
avmm_1_rw_readdata[23] => avmm_1_rw_readdata[23].IN1
avmm_1_rw_readdata[24] => avmm_1_rw_readdata[24].IN1
avmm_1_rw_readdata[25] => avmm_1_rw_readdata[25].IN1
avmm_1_rw_readdata[26] => avmm_1_rw_readdata[26].IN1
avmm_1_rw_readdata[27] => avmm_1_rw_readdata[27].IN1
avmm_1_rw_readdata[28] => avmm_1_rw_readdata[28].IN1
avmm_1_rw_readdata[29] => avmm_1_rw_readdata[29].IN1
avmm_1_rw_readdata[30] => avmm_1_rw_readdata[30].IN1
avmm_1_rw_readdata[31] => avmm_1_rw_readdata[31].IN1
avmm_1_rw_write <= histogram_internal:histogram_internal_inst.avmm_1_rw_write
avmm_1_rw_writedata[0] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[1] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[2] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[3] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[4] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[5] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[6] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[7] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[8] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[9] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[10] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[11] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[12] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[13] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[14] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[15] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[16] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[17] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[18] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[19] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[20] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[21] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[22] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[23] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[24] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[25] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[26] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[27] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[28] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[29] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[30] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
avmm_1_rw_writedata[31] <= histogram_internal:histogram_internal_inst.avmm_1_rw_writedata
start => start.IN1
busy <= histogram_internal:histogram_internal_inst.busy
clock => clock.IN1
feature[0] => feature[0].IN1
feature[1] => feature[1].IN1
feature[2] => feature[2].IN1
feature[3] => feature[3].IN1
feature[4] => feature[4].IN1
feature[5] => feature[5].IN1
feature[6] => feature[6].IN1
feature[7] => feature[7].IN1
feature[8] => feature[8].IN1
feature[9] => feature[9].IN1
feature[10] => feature[10].IN1
feature[11] => feature[11].IN1
feature[12] => feature[12].IN1
feature[13] => feature[13].IN1
feature[14] => feature[14].IN1
feature[15] => feature[15].IN1
feature[16] => feature[16].IN1
feature[17] => feature[17].IN1
feature[18] => feature[18].IN1
feature[19] => feature[19].IN1
feature[20] => feature[20].IN1
feature[21] => feature[21].IN1
feature[22] => feature[22].IN1
feature[23] => feature[23].IN1
feature[24] => feature[24].IN1
feature[25] => feature[25].IN1
feature[26] => feature[26].IN1
feature[27] => feature[27].IN1
feature[28] => feature[28].IN1
feature[29] => feature[29].IN1
feature[30] => feature[30].IN1
feature[31] => feature[31].IN1
feature[32] => feature[32].IN1
feature[33] => feature[33].IN1
feature[34] => feature[34].IN1
feature[35] => feature[35].IN1
feature[36] => feature[36].IN1
feature[37] => feature[37].IN1
feature[38] => feature[38].IN1
feature[39] => feature[39].IN1
feature[40] => feature[40].IN1
feature[41] => feature[41].IN1
feature[42] => feature[42].IN1
feature[43] => feature[43].IN1
feature[44] => feature[44].IN1
feature[45] => feature[45].IN1
feature[46] => feature[46].IN1
feature[47] => feature[47].IN1
feature[48] => feature[48].IN1
feature[49] => feature[49].IN1
feature[50] => feature[50].IN1
feature[51] => feature[51].IN1
feature[52] => feature[52].IN1
feature[53] => feature[53].IN1
feature[54] => feature[54].IN1
feature[55] => feature[55].IN1
feature[56] => feature[56].IN1
feature[57] => feature[57].IN1
feature[58] => feature[58].IN1
feature[59] => feature[59].IN1
feature[60] => feature[60].IN1
feature[61] => feature[61].IN1
feature[62] => feature[62].IN1
feature[63] => feature[63].IN1
hist[0] => hist[0].IN1
hist[1] => hist[1].IN1
hist[2] => hist[2].IN1
hist[3] => hist[3].IN1
hist[4] => hist[4].IN1
hist[5] => hist[5].IN1
hist[6] => hist[6].IN1
hist[7] => hist[7].IN1
hist[8] => hist[8].IN1
hist[9] => hist[9].IN1
hist[10] => hist[10].IN1
hist[11] => hist[11].IN1
hist[12] => hist[12].IN1
hist[13] => hist[13].IN1
hist[14] => hist[14].IN1
hist[15] => hist[15].IN1
hist[16] => hist[16].IN1
hist[17] => hist[17].IN1
hist[18] => hist[18].IN1
hist[19] => hist[19].IN1
hist[20] => hist[20].IN1
hist[21] => hist[21].IN1
hist[22] => hist[22].IN1
hist[23] => hist[23].IN1
hist[24] => hist[24].IN1
hist[25] => hist[25].IN1
hist[26] => hist[26].IN1
hist[27] => hist[27].IN1
hist[28] => hist[28].IN1
hist[29] => hist[29].IN1
hist[30] => hist[30].IN1
hist[31] => hist[31].IN1
hist[32] => hist[32].IN1
hist[33] => hist[33].IN1
hist[34] => hist[34].IN1
hist[35] => hist[35].IN1
hist[36] => hist[36].IN1
hist[37] => hist[37].IN1
hist[38] => hist[38].IN1
hist[39] => hist[39].IN1
hist[40] => hist[40].IN1
hist[41] => hist[41].IN1
hist[42] => hist[42].IN1
hist[43] => hist[43].IN1
hist[44] => hist[44].IN1
hist[45] => hist[45].IN1
hist[46] => hist[46].IN1
hist[47] => hist[47].IN1
hist[48] => hist[48].IN1
hist[49] => hist[49].IN1
hist[50] => hist[50].IN1
hist[51] => hist[51].IN1
hist[52] => hist[52].IN1
hist[53] => hist[53].IN1
hist[54] => hist[54].IN1
hist[55] => hist[55].IN1
hist[56] => hist[56].IN1
hist[57] => hist[57].IN1
hist[58] => hist[58].IN1
hist[59] => hist[59].IN1
hist[60] => hist[60].IN1
hist[61] => hist[61].IN1
hist[62] => hist[62].IN1
hist[63] => hist[63].IN1
n[0] => n[0].IN1
n[1] => n[1].IN1
n[2] => n[2].IN1
n[3] => n[3].IN1
n[4] => n[4].IN1
n[5] => n[5].IN1
n[6] => n[6].IN1
n[7] => n[7].IN1
n[8] => n[8].IN1
n[9] => n[9].IN1
n[10] => n[10].IN1
n[11] => n[11].IN1
n[12] => n[12].IN1
n[13] => n[13].IN1
n[14] => n[14].IN1
n[15] => n[15].IN1
n[16] => n[16].IN1
n[17] => n[17].IN1
n[18] => n[18].IN1
n[19] => n[19].IN1
n[20] => n[20].IN1
n[21] => n[21].IN1
n[22] => n[22].IN1
n[23] => n[23].IN1
n[24] => n[24].IN1
n[25] => n[25].IN1
n[26] => n[26].IN1
n[27] => n[27].IN1
n[28] => n[28].IN1
n[29] => n[29].IN1
n[30] => n[30].IN1
n[31] => n[31].IN1
resetn => resetn.IN1
done <= histogram_internal:histogram_internal_inst.done
stall => stall.IN1
weight[0] => weight[0].IN1
weight[1] => weight[1].IN1
weight[2] => weight[2].IN1
weight[3] => weight[3].IN1
weight[4] => weight[4].IN1
weight[5] => weight[5].IN1
weight[6] => weight[6].IN1
weight[7] => weight[7].IN1
weight[8] => weight[8].IN1
weight[9] => weight[9].IN1
weight[10] => weight[10].IN1
weight[11] => weight[11].IN1
weight[12] => weight[12].IN1
weight[13] => weight[13].IN1
weight[14] => weight[14].IN1
weight[15] => weight[15].IN1
weight[16] => weight[16].IN1
weight[17] => weight[17].IN1
weight[18] => weight[18].IN1
weight[19] => weight[19].IN1
weight[20] => weight[20].IN1
weight[21] => weight[21].IN1
weight[22] => weight[22].IN1
weight[23] => weight[23].IN1
weight[24] => weight[24].IN1
weight[25] => weight[25].IN1
weight[26] => weight[26].IN1
weight[27] => weight[27].IN1
weight[28] => weight[28].IN1
weight[29] => weight[29].IN1
weight[30] => weight[30].IN1
weight[31] => weight[31].IN1
weight[32] => weight[32].IN1
weight[33] => weight[33].IN1
weight[34] => weight[34].IN1
weight[35] => weight[35].IN1
weight[36] => weight[36].IN1
weight[37] => weight[37].IN1
weight[38] => weight[38].IN1
weight[39] => weight[39].IN1
weight[40] => weight[40].IN1
weight[41] => weight[41].IN1
weight[42] => weight[42].IN1
weight[43] => weight[43].IN1
weight[44] => weight[44].IN1
weight[45] => weight[45].IN1
weight[46] => weight[46].IN1
weight[47] => weight[47].IN1
weight[48] => weight[48].IN1
weight[49] => weight[49].IN1
weight[50] => weight[50].IN1
weight[51] => weight[51].IN1
weight[52] => weight[52].IN1
weight[53] => weight[53].IN1
weight[54] => weight[54].IN1
weight[55] => weight[55].IN1
weight[56] => weight[56].IN1
weight[57] => weight[57].IN1
weight[58] => weight[58].IN1
weight[59] => weight[59].IN1
weight[60] => weight[60].IN1
weight[61] => weight[61].IN1
weight[62] => weight[62].IN1
weight[63] => weight[63].IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst
clock => clock.IN2
resetn => resetn.IN2
feature[0] => feature[0].IN1
feature[1] => feature[1].IN1
feature[2] => feature[2].IN1
feature[3] => feature[3].IN1
feature[4] => feature[4].IN1
feature[5] => feature[5].IN1
feature[6] => feature[6].IN1
feature[7] => feature[7].IN1
feature[8] => feature[8].IN1
feature[9] => feature[9].IN1
feature[10] => feature[10].IN1
feature[11] => feature[11].IN1
feature[12] => feature[12].IN1
feature[13] => feature[13].IN1
feature[14] => feature[14].IN1
feature[15] => feature[15].IN1
feature[16] => feature[16].IN1
feature[17] => feature[17].IN1
feature[18] => feature[18].IN1
feature[19] => feature[19].IN1
feature[20] => feature[20].IN1
feature[21] => feature[21].IN1
feature[22] => feature[22].IN1
feature[23] => feature[23].IN1
feature[24] => feature[24].IN1
feature[25] => feature[25].IN1
feature[26] => feature[26].IN1
feature[27] => feature[27].IN1
feature[28] => feature[28].IN1
feature[29] => feature[29].IN1
feature[30] => feature[30].IN1
feature[31] => feature[31].IN1
feature[32] => feature[32].IN1
feature[33] => feature[33].IN1
feature[34] => feature[34].IN1
feature[35] => feature[35].IN1
feature[36] => feature[36].IN1
feature[37] => feature[37].IN1
feature[38] => feature[38].IN1
feature[39] => feature[39].IN1
feature[40] => feature[40].IN1
feature[41] => feature[41].IN1
feature[42] => feature[42].IN1
feature[43] => feature[43].IN1
feature[44] => feature[44].IN1
feature[45] => feature[45].IN1
feature[46] => feature[46].IN1
feature[47] => feature[47].IN1
feature[48] => feature[48].IN1
feature[49] => feature[49].IN1
feature[50] => feature[50].IN1
feature[51] => feature[51].IN1
feature[52] => feature[52].IN1
feature[53] => feature[53].IN1
feature[54] => feature[54].IN1
feature[55] => feature[55].IN1
feature[56] => feature[56].IN1
feature[57] => feature[57].IN1
feature[58] => feature[58].IN1
feature[59] => feature[59].IN1
feature[60] => feature[60].IN1
feature[61] => feature[61].IN1
feature[62] => feature[62].IN1
feature[63] => feature[63].IN1
weight[0] => weight[0].IN1
weight[1] => weight[1].IN1
weight[2] => weight[2].IN1
weight[3] => weight[3].IN1
weight[4] => weight[4].IN1
weight[5] => weight[5].IN1
weight[6] => weight[6].IN1
weight[7] => weight[7].IN1
weight[8] => weight[8].IN1
weight[9] => weight[9].IN1
weight[10] => weight[10].IN1
weight[11] => weight[11].IN1
weight[12] => weight[12].IN1
weight[13] => weight[13].IN1
weight[14] => weight[14].IN1
weight[15] => weight[15].IN1
weight[16] => weight[16].IN1
weight[17] => weight[17].IN1
weight[18] => weight[18].IN1
weight[19] => weight[19].IN1
weight[20] => weight[20].IN1
weight[21] => weight[21].IN1
weight[22] => weight[22].IN1
weight[23] => weight[23].IN1
weight[24] => weight[24].IN1
weight[25] => weight[25].IN1
weight[26] => weight[26].IN1
weight[27] => weight[27].IN1
weight[28] => weight[28].IN1
weight[29] => weight[29].IN1
weight[30] => weight[30].IN1
weight[31] => weight[31].IN1
weight[32] => weight[32].IN1
weight[33] => weight[33].IN1
weight[34] => weight[34].IN1
weight[35] => weight[35].IN1
weight[36] => weight[36].IN1
weight[37] => weight[37].IN1
weight[38] => weight[38].IN1
weight[39] => weight[39].IN1
weight[40] => weight[40].IN1
weight[41] => weight[41].IN1
weight[42] => weight[42].IN1
weight[43] => weight[43].IN1
weight[44] => weight[44].IN1
weight[45] => weight[45].IN1
weight[46] => weight[46].IN1
weight[47] => weight[47].IN1
weight[48] => weight[48].IN1
weight[49] => weight[49].IN1
weight[50] => weight[50].IN1
weight[51] => weight[51].IN1
weight[52] => weight[52].IN1
weight[53] => weight[53].IN1
weight[54] => weight[54].IN1
weight[55] => weight[55].IN1
weight[56] => weight[56].IN1
weight[57] => weight[57].IN1
weight[58] => weight[58].IN1
weight[59] => weight[59].IN1
weight[60] => weight[60].IN1
weight[61] => weight[61].IN1
weight[62] => weight[62].IN1
weight[63] => weight[63].IN1
hist[0] => hist[0].IN1
hist[1] => hist[1].IN1
hist[2] => hist[2].IN1
hist[3] => hist[3].IN1
hist[4] => hist[4].IN1
hist[5] => hist[5].IN1
hist[6] => hist[6].IN1
hist[7] => hist[7].IN1
hist[8] => hist[8].IN1
hist[9] => hist[9].IN1
hist[10] => hist[10].IN1
hist[11] => hist[11].IN1
hist[12] => hist[12].IN1
hist[13] => hist[13].IN1
hist[14] => hist[14].IN1
hist[15] => hist[15].IN1
hist[16] => hist[16].IN1
hist[17] => hist[17].IN1
hist[18] => hist[18].IN1
hist[19] => hist[19].IN1
hist[20] => hist[20].IN1
hist[21] => hist[21].IN1
hist[22] => hist[22].IN1
hist[23] => hist[23].IN1
hist[24] => hist[24].IN1
hist[25] => hist[25].IN1
hist[26] => hist[26].IN1
hist[27] => hist[27].IN1
hist[28] => hist[28].IN1
hist[29] => hist[29].IN1
hist[30] => hist[30].IN1
hist[31] => hist[31].IN1
hist[32] => hist[32].IN1
hist[33] => hist[33].IN1
hist[34] => hist[34].IN1
hist[35] => hist[35].IN1
hist[36] => hist[36].IN1
hist[37] => hist[37].IN1
hist[38] => hist[38].IN1
hist[39] => hist[39].IN1
hist[40] => hist[40].IN1
hist[41] => hist[41].IN1
hist[42] => hist[42].IN1
hist[43] => hist[43].IN1
hist[44] => hist[44].IN1
hist[45] => hist[45].IN1
hist[46] => hist[46].IN1
hist[47] => hist[47].IN1
hist[48] => hist[48].IN1
hist[49] => hist[49].IN1
hist[50] => hist[50].IN1
hist[51] => hist[51].IN1
hist[52] => hist[52].IN1
hist[53] => hist[53].IN1
hist[54] => hist[54].IN1
hist[55] => hist[55].IN1
hist[56] => hist[56].IN1
hist[57] => hist[57].IN1
hist[58] => hist[58].IN1
hist[59] => hist[59].IN1
hist[60] => hist[60].IN1
hist[61] => hist[61].IN1
hist[62] => hist[62].IN1
hist[63] => hist[63].IN1
n[0] => n[0].IN1
n[1] => n[1].IN1
n[2] => n[2].IN1
n[3] => n[3].IN1
n[4] => n[4].IN1
n[5] => n[5].IN1
n[6] => n[6].IN1
n[7] => n[7].IN1
n[8] => n[8].IN1
n[9] => n[9].IN1
n[10] => n[10].IN1
n[11] => n[11].IN1
n[12] => n[12].IN1
n[13] => n[13].IN1
n[14] => n[14].IN1
n[15] => n[15].IN1
n[16] => n[16].IN1
n[17] => n[17].IN1
n[18] => n[18].IN1
n[19] => n[19].IN1
n[20] => n[20].IN1
n[21] => n[21].IN1
n[22] => n[22].IN1
n[23] => n[23].IN1
n[24] => n[24].IN1
n[25] => n[25].IN1
n[26] => n[26].IN1
n[27] => n[27].IN1
n[28] => n[28].IN1
n[29] => n[29].IN1
n[30] => n[30].IN1
n[31] => n[31].IN1
start => start.IN1
busy <= histogram_function_wrapper:histogram_internal.busy
done <= histogram_function_wrapper:histogram_internal.done
stall => stall.IN1
avmm_1_rw_enable <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_enable
avmm_1_rw_read <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_read
avmm_1_rw_write <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_write
avmm_1_rw_address[0] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[1] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[2] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[3] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[4] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[5] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[6] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[7] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[8] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[9] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[10] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[11] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[12] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[13] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[14] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[15] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[16] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[17] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[18] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[19] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[20] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[21] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[22] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[23] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[24] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[25] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[26] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[27] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[28] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[29] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[30] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_address[31] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_address
avmm_1_rw_writedata[0] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[1] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[2] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[3] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[4] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[5] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[6] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[7] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[8] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[9] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[10] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[11] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[12] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[13] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[14] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[15] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[16] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[17] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[18] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[19] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[20] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[21] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[22] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[23] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[24] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[25] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[26] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[27] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[28] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[29] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[30] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_writedata[31] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_writedata
avmm_1_rw_byteenable[0] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_byteenable[1] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_byteenable[2] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_byteenable[3] <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_byteenable
avmm_1_rw_readdata[0] => avmm_1_rw_readdata[0].IN1
avmm_1_rw_readdata[1] => avmm_1_rw_readdata[1].IN1
avmm_1_rw_readdata[2] => avmm_1_rw_readdata[2].IN1
avmm_1_rw_readdata[3] => avmm_1_rw_readdata[3].IN1
avmm_1_rw_readdata[4] => avmm_1_rw_readdata[4].IN1
avmm_1_rw_readdata[5] => avmm_1_rw_readdata[5].IN1
avmm_1_rw_readdata[6] => avmm_1_rw_readdata[6].IN1
avmm_1_rw_readdata[7] => avmm_1_rw_readdata[7].IN1
avmm_1_rw_readdata[8] => avmm_1_rw_readdata[8].IN1
avmm_1_rw_readdata[9] => avmm_1_rw_readdata[9].IN1
avmm_1_rw_readdata[10] => avmm_1_rw_readdata[10].IN1
avmm_1_rw_readdata[11] => avmm_1_rw_readdata[11].IN1
avmm_1_rw_readdata[12] => avmm_1_rw_readdata[12].IN1
avmm_1_rw_readdata[13] => avmm_1_rw_readdata[13].IN1
avmm_1_rw_readdata[14] => avmm_1_rw_readdata[14].IN1
avmm_1_rw_readdata[15] => avmm_1_rw_readdata[15].IN1
avmm_1_rw_readdata[16] => avmm_1_rw_readdata[16].IN1
avmm_1_rw_readdata[17] => avmm_1_rw_readdata[17].IN1
avmm_1_rw_readdata[18] => avmm_1_rw_readdata[18].IN1
avmm_1_rw_readdata[19] => avmm_1_rw_readdata[19].IN1
avmm_1_rw_readdata[20] => avmm_1_rw_readdata[20].IN1
avmm_1_rw_readdata[21] => avmm_1_rw_readdata[21].IN1
avmm_1_rw_readdata[22] => avmm_1_rw_readdata[22].IN1
avmm_1_rw_readdata[23] => avmm_1_rw_readdata[23].IN1
avmm_1_rw_readdata[24] => avmm_1_rw_readdata[24].IN1
avmm_1_rw_readdata[25] => avmm_1_rw_readdata[25].IN1
avmm_1_rw_readdata[26] => avmm_1_rw_readdata[26].IN1
avmm_1_rw_readdata[27] => avmm_1_rw_readdata[27].IN1
avmm_1_rw_readdata[28] => avmm_1_rw_readdata[28].IN1
avmm_1_rw_readdata[29] => avmm_1_rw_readdata[29].IN1
avmm_1_rw_readdata[30] => avmm_1_rw_readdata[30].IN1
avmm_1_rw_readdata[31] => avmm_1_rw_readdata[31].IN1
avmm_1_rw_readdatavalid => avmm_1_rw_readdatavalid.IN1
avmm_1_rw_burstcount <= acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw.avm_burstcount
avmm_1_rw_writeack => avmm_1_rw_writeack.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal
avm_lm1_histogram_readdata[0] => avm_lm1_histogram_readdata[0].IN1
avm_lm1_histogram_readdata[1] => avm_lm1_histogram_readdata[1].IN1
avm_lm1_histogram_readdata[2] => avm_lm1_histogram_readdata[2].IN1
avm_lm1_histogram_readdata[3] => avm_lm1_histogram_readdata[3].IN1
avm_lm1_histogram_readdata[4] => avm_lm1_histogram_readdata[4].IN1
avm_lm1_histogram_readdata[5] => avm_lm1_histogram_readdata[5].IN1
avm_lm1_histogram_readdata[6] => avm_lm1_histogram_readdata[6].IN1
avm_lm1_histogram_readdata[7] => avm_lm1_histogram_readdata[7].IN1
avm_lm1_histogram_readdata[8] => avm_lm1_histogram_readdata[8].IN1
avm_lm1_histogram_readdata[9] => avm_lm1_histogram_readdata[9].IN1
avm_lm1_histogram_readdata[10] => avm_lm1_histogram_readdata[10].IN1
avm_lm1_histogram_readdata[11] => avm_lm1_histogram_readdata[11].IN1
avm_lm1_histogram_readdata[12] => avm_lm1_histogram_readdata[12].IN1
avm_lm1_histogram_readdata[13] => avm_lm1_histogram_readdata[13].IN1
avm_lm1_histogram_readdata[14] => avm_lm1_histogram_readdata[14].IN1
avm_lm1_histogram_readdata[15] => avm_lm1_histogram_readdata[15].IN1
avm_lm1_histogram_readdata[16] => avm_lm1_histogram_readdata[16].IN1
avm_lm1_histogram_readdata[17] => avm_lm1_histogram_readdata[17].IN1
avm_lm1_histogram_readdata[18] => avm_lm1_histogram_readdata[18].IN1
avm_lm1_histogram_readdata[19] => avm_lm1_histogram_readdata[19].IN1
avm_lm1_histogram_readdata[20] => avm_lm1_histogram_readdata[20].IN1
avm_lm1_histogram_readdata[21] => avm_lm1_histogram_readdata[21].IN1
avm_lm1_histogram_readdata[22] => avm_lm1_histogram_readdata[22].IN1
avm_lm1_histogram_readdata[23] => avm_lm1_histogram_readdata[23].IN1
avm_lm1_histogram_readdata[24] => avm_lm1_histogram_readdata[24].IN1
avm_lm1_histogram_readdata[25] => avm_lm1_histogram_readdata[25].IN1
avm_lm1_histogram_readdata[26] => avm_lm1_histogram_readdata[26].IN1
avm_lm1_histogram_readdata[27] => avm_lm1_histogram_readdata[27].IN1
avm_lm1_histogram_readdata[28] => avm_lm1_histogram_readdata[28].IN1
avm_lm1_histogram_readdata[29] => avm_lm1_histogram_readdata[29].IN1
avm_lm1_histogram_readdata[30] => avm_lm1_histogram_readdata[30].IN1
avm_lm1_histogram_readdata[31] => avm_lm1_histogram_readdata[31].IN1
avm_lm1_histogram_readdatavalid[0] => avm_lm1_histogram_readdatavalid[0].IN1
avm_lm1_histogram_waitrequest[0] => avm_lm1_histogram_waitrequest[0].IN1
avm_lm1_histogram_writeack[0] => avm_lm1_histogram_writeack[0].IN1
avm_lm22_histogram_readdata[0] => avm_lm22_histogram_readdata[0].IN1
avm_lm22_histogram_readdata[1] => avm_lm22_histogram_readdata[1].IN1
avm_lm22_histogram_readdata[2] => avm_lm22_histogram_readdata[2].IN1
avm_lm22_histogram_readdata[3] => avm_lm22_histogram_readdata[3].IN1
avm_lm22_histogram_readdata[4] => avm_lm22_histogram_readdata[4].IN1
avm_lm22_histogram_readdata[5] => avm_lm22_histogram_readdata[5].IN1
avm_lm22_histogram_readdata[6] => avm_lm22_histogram_readdata[6].IN1
avm_lm22_histogram_readdata[7] => avm_lm22_histogram_readdata[7].IN1
avm_lm22_histogram_readdata[8] => avm_lm22_histogram_readdata[8].IN1
avm_lm22_histogram_readdata[9] => avm_lm22_histogram_readdata[9].IN1
avm_lm22_histogram_readdata[10] => avm_lm22_histogram_readdata[10].IN1
avm_lm22_histogram_readdata[11] => avm_lm22_histogram_readdata[11].IN1
avm_lm22_histogram_readdata[12] => avm_lm22_histogram_readdata[12].IN1
avm_lm22_histogram_readdata[13] => avm_lm22_histogram_readdata[13].IN1
avm_lm22_histogram_readdata[14] => avm_lm22_histogram_readdata[14].IN1
avm_lm22_histogram_readdata[15] => avm_lm22_histogram_readdata[15].IN1
avm_lm22_histogram_readdata[16] => avm_lm22_histogram_readdata[16].IN1
avm_lm22_histogram_readdata[17] => avm_lm22_histogram_readdata[17].IN1
avm_lm22_histogram_readdata[18] => avm_lm22_histogram_readdata[18].IN1
avm_lm22_histogram_readdata[19] => avm_lm22_histogram_readdata[19].IN1
avm_lm22_histogram_readdata[20] => avm_lm22_histogram_readdata[20].IN1
avm_lm22_histogram_readdata[21] => avm_lm22_histogram_readdata[21].IN1
avm_lm22_histogram_readdata[22] => avm_lm22_histogram_readdata[22].IN1
avm_lm22_histogram_readdata[23] => avm_lm22_histogram_readdata[23].IN1
avm_lm22_histogram_readdata[24] => avm_lm22_histogram_readdata[24].IN1
avm_lm22_histogram_readdata[25] => avm_lm22_histogram_readdata[25].IN1
avm_lm22_histogram_readdata[26] => avm_lm22_histogram_readdata[26].IN1
avm_lm22_histogram_readdata[27] => avm_lm22_histogram_readdata[27].IN1
avm_lm22_histogram_readdata[28] => avm_lm22_histogram_readdata[28].IN1
avm_lm22_histogram_readdata[29] => avm_lm22_histogram_readdata[29].IN1
avm_lm22_histogram_readdata[30] => avm_lm22_histogram_readdata[30].IN1
avm_lm22_histogram_readdata[31] => avm_lm22_histogram_readdata[31].IN1
avm_lm22_histogram_readdatavalid[0] => avm_lm22_histogram_readdatavalid[0].IN1
avm_lm22_histogram_waitrequest[0] => avm_lm22_histogram_waitrequest[0].IN1
avm_lm22_histogram_writeack[0] => avm_lm22_histogram_writeack[0].IN1
avm_lm43_histogram_readdata[0] => avm_lm43_histogram_readdata[0].IN1
avm_lm43_histogram_readdata[1] => avm_lm43_histogram_readdata[1].IN1
avm_lm43_histogram_readdata[2] => avm_lm43_histogram_readdata[2].IN1
avm_lm43_histogram_readdata[3] => avm_lm43_histogram_readdata[3].IN1
avm_lm43_histogram_readdata[4] => avm_lm43_histogram_readdata[4].IN1
avm_lm43_histogram_readdata[5] => avm_lm43_histogram_readdata[5].IN1
avm_lm43_histogram_readdata[6] => avm_lm43_histogram_readdata[6].IN1
avm_lm43_histogram_readdata[7] => avm_lm43_histogram_readdata[7].IN1
avm_lm43_histogram_readdata[8] => avm_lm43_histogram_readdata[8].IN1
avm_lm43_histogram_readdata[9] => avm_lm43_histogram_readdata[9].IN1
avm_lm43_histogram_readdata[10] => avm_lm43_histogram_readdata[10].IN1
avm_lm43_histogram_readdata[11] => avm_lm43_histogram_readdata[11].IN1
avm_lm43_histogram_readdata[12] => avm_lm43_histogram_readdata[12].IN1
avm_lm43_histogram_readdata[13] => avm_lm43_histogram_readdata[13].IN1
avm_lm43_histogram_readdata[14] => avm_lm43_histogram_readdata[14].IN1
avm_lm43_histogram_readdata[15] => avm_lm43_histogram_readdata[15].IN1
avm_lm43_histogram_readdata[16] => avm_lm43_histogram_readdata[16].IN1
avm_lm43_histogram_readdata[17] => avm_lm43_histogram_readdata[17].IN1
avm_lm43_histogram_readdata[18] => avm_lm43_histogram_readdata[18].IN1
avm_lm43_histogram_readdata[19] => avm_lm43_histogram_readdata[19].IN1
avm_lm43_histogram_readdata[20] => avm_lm43_histogram_readdata[20].IN1
avm_lm43_histogram_readdata[21] => avm_lm43_histogram_readdata[21].IN1
avm_lm43_histogram_readdata[22] => avm_lm43_histogram_readdata[22].IN1
avm_lm43_histogram_readdata[23] => avm_lm43_histogram_readdata[23].IN1
avm_lm43_histogram_readdata[24] => avm_lm43_histogram_readdata[24].IN1
avm_lm43_histogram_readdata[25] => avm_lm43_histogram_readdata[25].IN1
avm_lm43_histogram_readdata[26] => avm_lm43_histogram_readdata[26].IN1
avm_lm43_histogram_readdata[27] => avm_lm43_histogram_readdata[27].IN1
avm_lm43_histogram_readdata[28] => avm_lm43_histogram_readdata[28].IN1
avm_lm43_histogram_readdata[29] => avm_lm43_histogram_readdata[29].IN1
avm_lm43_histogram_readdata[30] => avm_lm43_histogram_readdata[30].IN1
avm_lm43_histogram_readdata[31] => avm_lm43_histogram_readdata[31].IN1
avm_lm43_histogram_readdatavalid[0] => avm_lm43_histogram_readdatavalid[0].IN1
avm_lm43_histogram_waitrequest[0] => avm_lm43_histogram_waitrequest[0].IN1
avm_lm43_histogram_writeack[0] => avm_lm43_histogram_writeack[0].IN1
avm_memdep_histogram_readdata[0] => avm_memdep_histogram_readdata[0].IN1
avm_memdep_histogram_readdata[1] => avm_memdep_histogram_readdata[1].IN1
avm_memdep_histogram_readdata[2] => avm_memdep_histogram_readdata[2].IN1
avm_memdep_histogram_readdata[3] => avm_memdep_histogram_readdata[3].IN1
avm_memdep_histogram_readdata[4] => avm_memdep_histogram_readdata[4].IN1
avm_memdep_histogram_readdata[5] => avm_memdep_histogram_readdata[5].IN1
avm_memdep_histogram_readdata[6] => avm_memdep_histogram_readdata[6].IN1
avm_memdep_histogram_readdata[7] => avm_memdep_histogram_readdata[7].IN1
avm_memdep_histogram_readdata[8] => avm_memdep_histogram_readdata[8].IN1
avm_memdep_histogram_readdata[9] => avm_memdep_histogram_readdata[9].IN1
avm_memdep_histogram_readdata[10] => avm_memdep_histogram_readdata[10].IN1
avm_memdep_histogram_readdata[11] => avm_memdep_histogram_readdata[11].IN1
avm_memdep_histogram_readdata[12] => avm_memdep_histogram_readdata[12].IN1
avm_memdep_histogram_readdata[13] => avm_memdep_histogram_readdata[13].IN1
avm_memdep_histogram_readdata[14] => avm_memdep_histogram_readdata[14].IN1
avm_memdep_histogram_readdata[15] => avm_memdep_histogram_readdata[15].IN1
avm_memdep_histogram_readdata[16] => avm_memdep_histogram_readdata[16].IN1
avm_memdep_histogram_readdata[17] => avm_memdep_histogram_readdata[17].IN1
avm_memdep_histogram_readdata[18] => avm_memdep_histogram_readdata[18].IN1
avm_memdep_histogram_readdata[19] => avm_memdep_histogram_readdata[19].IN1
avm_memdep_histogram_readdata[20] => avm_memdep_histogram_readdata[20].IN1
avm_memdep_histogram_readdata[21] => avm_memdep_histogram_readdata[21].IN1
avm_memdep_histogram_readdata[22] => avm_memdep_histogram_readdata[22].IN1
avm_memdep_histogram_readdata[23] => avm_memdep_histogram_readdata[23].IN1
avm_memdep_histogram_readdata[24] => avm_memdep_histogram_readdata[24].IN1
avm_memdep_histogram_readdata[25] => avm_memdep_histogram_readdata[25].IN1
avm_memdep_histogram_readdata[26] => avm_memdep_histogram_readdata[26].IN1
avm_memdep_histogram_readdata[27] => avm_memdep_histogram_readdata[27].IN1
avm_memdep_histogram_readdata[28] => avm_memdep_histogram_readdata[28].IN1
avm_memdep_histogram_readdata[29] => avm_memdep_histogram_readdata[29].IN1
avm_memdep_histogram_readdata[30] => avm_memdep_histogram_readdata[30].IN1
avm_memdep_histogram_readdata[31] => avm_memdep_histogram_readdata[31].IN1
avm_memdep_histogram_readdatavalid[0] => avm_memdep_histogram_readdatavalid[0].IN1
avm_memdep_histogram_waitrequest[0] => avm_memdep_histogram_waitrequest[0].IN1
avm_memdep_histogram_writeack[0] => avm_memdep_histogram_writeack[0].IN1
avst_iord_bl_call_histogram_data[0] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[1] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[2] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[3] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[4] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[5] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[6] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[7] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[8] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[9] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[10] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[11] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[12] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[13] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[14] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[15] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[16] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[17] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[18] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[19] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[20] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[21] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[22] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[23] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[24] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[25] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[26] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[27] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[28] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[29] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[30] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[31] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[32] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[33] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[34] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[35] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[36] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[37] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[38] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[39] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[40] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[41] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[42] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[43] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[44] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[45] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[46] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[47] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[48] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[49] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[50] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[51] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[52] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[53] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[54] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[55] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[56] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[57] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[58] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[59] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[60] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[61] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[62] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[63] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[64] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[65] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[66] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[67] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[68] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[69] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[70] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[71] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[72] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[73] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[74] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[75] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[76] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[77] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[78] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[79] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[80] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[81] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[82] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[83] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[84] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[85] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[86] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[87] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[88] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[89] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[90] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[91] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[92] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[93] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[94] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[95] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[96] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[97] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[98] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[99] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[100] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[101] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[102] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[103] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[104] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[105] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[106] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[107] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[108] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[109] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[110] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[111] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[112] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[113] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[114] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[115] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[116] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[117] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[118] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[119] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[120] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[121] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[122] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[123] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[124] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[125] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[126] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[127] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[128] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[129] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[130] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[131] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[132] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[133] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[134] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[135] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[136] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[137] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[138] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[139] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[140] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[141] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[142] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[143] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[144] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[145] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[146] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[147] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[148] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[149] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[150] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[151] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[152] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[153] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[154] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[155] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[156] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[157] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[158] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[159] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[160] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[161] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[162] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[163] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[164] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[165] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[166] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[167] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[168] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[169] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[170] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[171] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[172] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[173] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[174] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[175] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[176] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[177] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[178] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[179] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[180] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[181] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[182] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[183] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[184] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[185] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[186] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[187] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[188] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[189] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[190] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[191] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[192] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[193] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[194] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[195] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[196] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[197] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[198] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[199] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[200] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[201] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[202] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[203] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[204] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[205] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[206] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[207] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[208] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[209] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[210] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[211] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[212] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[213] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[214] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[215] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[216] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[217] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[218] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[219] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[220] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[221] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[222] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[223] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[224] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[225] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[226] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[227] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[228] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[229] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[230] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[231] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[232] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[233] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[234] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[235] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[236] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[237] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[238] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[239] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[240] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[241] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[242] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[243] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[244] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[245] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[246] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[247] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[248] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[249] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[250] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[251] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[252] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[253] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[254] => ~NO_FANOUT~
avst_iord_bl_call_histogram_data[255] => ~NO_FANOUT~
avst_iord_bl_call_histogram_valid[0] => ~NO_FANOUT~
avst_iowr_bl_return_histogram_almostfull[0] => ~NO_FANOUT~
avst_iowr_bl_return_histogram_ready[0] => ~NO_FANOUT~
feature[0] => implicit_input_q[0].IN1
feature[1] => implicit_input_q[1].IN1
feature[2] => implicit_input_q[2].IN1
feature[3] => implicit_input_q[3].IN1
feature[4] => implicit_input_q[4].IN1
feature[5] => implicit_input_q[5].IN1
feature[6] => implicit_input_q[6].IN1
feature[7] => implicit_input_q[7].IN1
feature[8] => implicit_input_q[8].IN1
feature[9] => implicit_input_q[9].IN1
feature[10] => implicit_input_q[10].IN1
feature[11] => implicit_input_q[11].IN1
feature[12] => implicit_input_q[12].IN1
feature[13] => implicit_input_q[13].IN1
feature[14] => implicit_input_q[14].IN1
feature[15] => implicit_input_q[15].IN1
feature[16] => implicit_input_q[16].IN1
feature[17] => implicit_input_q[17].IN1
feature[18] => implicit_input_q[18].IN1
feature[19] => implicit_input_q[19].IN1
feature[20] => implicit_input_q[20].IN1
feature[21] => implicit_input_q[21].IN1
feature[22] => implicit_input_q[22].IN1
feature[23] => implicit_input_q[23].IN1
feature[24] => implicit_input_q[24].IN1
feature[25] => implicit_input_q[25].IN1
feature[26] => implicit_input_q[26].IN1
feature[27] => implicit_input_q[27].IN1
feature[28] => implicit_input_q[28].IN1
feature[29] => implicit_input_q[29].IN1
feature[30] => implicit_input_q[30].IN1
feature[31] => implicit_input_q[31].IN1
feature[32] => implicit_input_q[32].IN1
feature[33] => implicit_input_q[33].IN1
feature[34] => implicit_input_q[34].IN1
feature[35] => implicit_input_q[35].IN1
feature[36] => implicit_input_q[36].IN1
feature[37] => implicit_input_q[37].IN1
feature[38] => implicit_input_q[38].IN1
feature[39] => implicit_input_q[39].IN1
feature[40] => implicit_input_q[40].IN1
feature[41] => implicit_input_q[41].IN1
feature[42] => implicit_input_q[42].IN1
feature[43] => implicit_input_q[43].IN1
feature[44] => implicit_input_q[44].IN1
feature[45] => implicit_input_q[45].IN1
feature[46] => implicit_input_q[46].IN1
feature[47] => implicit_input_q[47].IN1
feature[48] => implicit_input_q[48].IN1
feature[49] => implicit_input_q[49].IN1
feature[50] => implicit_input_q[50].IN1
feature[51] => implicit_input_q[51].IN1
feature[52] => implicit_input_q[52].IN1
feature[53] => implicit_input_q[53].IN1
feature[54] => implicit_input_q[54].IN1
feature[55] => implicit_input_q[55].IN1
feature[56] => implicit_input_q[56].IN1
feature[57] => implicit_input_q[57].IN1
feature[58] => implicit_input_q[58].IN1
feature[59] => implicit_input_q[59].IN1
feature[60] => implicit_input_q[60].IN1
feature[61] => implicit_input_q[61].IN1
feature[62] => implicit_input_q[62].IN1
feature[63] => implicit_input_q[63].IN1
hist[0] => implicit_input_q[128].IN1
hist[1] => implicit_input_q[129].IN1
hist[2] => implicit_input_q[130].IN1
hist[3] => implicit_input_q[131].IN1
hist[4] => implicit_input_q[132].IN1
hist[5] => implicit_input_q[133].IN1
hist[6] => implicit_input_q[134].IN1
hist[7] => implicit_input_q[135].IN1
hist[8] => implicit_input_q[136].IN1
hist[9] => implicit_input_q[137].IN1
hist[10] => implicit_input_q[138].IN1
hist[11] => implicit_input_q[139].IN1
hist[12] => implicit_input_q[140].IN1
hist[13] => implicit_input_q[141].IN1
hist[14] => implicit_input_q[142].IN1
hist[15] => implicit_input_q[143].IN1
hist[16] => implicit_input_q[144].IN1
hist[17] => implicit_input_q[145].IN1
hist[18] => implicit_input_q[146].IN1
hist[19] => implicit_input_q[147].IN1
hist[20] => implicit_input_q[148].IN1
hist[21] => implicit_input_q[149].IN1
hist[22] => implicit_input_q[150].IN1
hist[23] => implicit_input_q[151].IN1
hist[24] => implicit_input_q[152].IN1
hist[25] => implicit_input_q[153].IN1
hist[26] => implicit_input_q[154].IN1
hist[27] => implicit_input_q[155].IN1
hist[28] => implicit_input_q[156].IN1
hist[29] => implicit_input_q[157].IN1
hist[30] => implicit_input_q[158].IN1
hist[31] => implicit_input_q[159].IN1
hist[32] => implicit_input_q[160].IN1
hist[33] => implicit_input_q[161].IN1
hist[34] => implicit_input_q[162].IN1
hist[35] => implicit_input_q[163].IN1
hist[36] => implicit_input_q[164].IN1
hist[37] => implicit_input_q[165].IN1
hist[38] => implicit_input_q[166].IN1
hist[39] => implicit_input_q[167].IN1
hist[40] => implicit_input_q[168].IN1
hist[41] => implicit_input_q[169].IN1
hist[42] => implicit_input_q[170].IN1
hist[43] => implicit_input_q[171].IN1
hist[44] => implicit_input_q[172].IN1
hist[45] => implicit_input_q[173].IN1
hist[46] => implicit_input_q[174].IN1
hist[47] => implicit_input_q[175].IN1
hist[48] => implicit_input_q[176].IN1
hist[49] => implicit_input_q[177].IN1
hist[50] => implicit_input_q[178].IN1
hist[51] => implicit_input_q[179].IN1
hist[52] => implicit_input_q[180].IN1
hist[53] => implicit_input_q[181].IN1
hist[54] => implicit_input_q[182].IN1
hist[55] => implicit_input_q[183].IN1
hist[56] => implicit_input_q[184].IN1
hist[57] => implicit_input_q[185].IN1
hist[58] => implicit_input_q[186].IN1
hist[59] => implicit_input_q[187].IN1
hist[60] => implicit_input_q[188].IN1
hist[61] => implicit_input_q[189].IN1
hist[62] => implicit_input_q[190].IN1
hist[63] => implicit_input_q[191].IN1
n[0] => implicit_input_q[192].IN1
n[1] => implicit_input_q[193].IN1
n[2] => implicit_input_q[194].IN1
n[3] => implicit_input_q[195].IN1
n[4] => implicit_input_q[196].IN1
n[5] => implicit_input_q[197].IN1
n[6] => implicit_input_q[198].IN1
n[7] => implicit_input_q[199].IN1
n[8] => implicit_input_q[200].IN1
n[9] => implicit_input_q[201].IN1
n[10] => implicit_input_q[202].IN1
n[11] => implicit_input_q[203].IN1
n[12] => implicit_input_q[204].IN1
n[13] => implicit_input_q[205].IN1
n[14] => implicit_input_q[206].IN1
n[15] => implicit_input_q[207].IN1
n[16] => implicit_input_q[208].IN1
n[17] => implicit_input_q[209].IN1
n[18] => implicit_input_q[210].IN1
n[19] => implicit_input_q[211].IN1
n[20] => implicit_input_q[212].IN1
n[21] => implicit_input_q[213].IN1
n[22] => implicit_input_q[214].IN1
n[23] => implicit_input_q[215].IN1
n[24] => implicit_input_q[216].IN1
n[25] => implicit_input_q[217].IN1
n[26] => implicit_input_q[218].IN1
n[27] => implicit_input_q[219].IN1
n[28] => implicit_input_q[220].IN1
n[29] => implicit_input_q[221].IN1
n[30] => implicit_input_q[222].IN1
n[31] => implicit_input_q[223].IN1
stall[0] => not_stall_q[0].IN1
stall_in[0] => ~NO_FANOUT~
start[0] => start[0].IN1
valid_in[0] => ~NO_FANOUT~
weight[0] => implicit_input_q[64].IN1
weight[1] => implicit_input_q[65].IN1
weight[2] => implicit_input_q[66].IN1
weight[3] => implicit_input_q[67].IN1
weight[4] => implicit_input_q[68].IN1
weight[5] => implicit_input_q[69].IN1
weight[6] => implicit_input_q[70].IN1
weight[7] => implicit_input_q[71].IN1
weight[8] => implicit_input_q[72].IN1
weight[9] => implicit_input_q[73].IN1
weight[10] => implicit_input_q[74].IN1
weight[11] => implicit_input_q[75].IN1
weight[12] => implicit_input_q[76].IN1
weight[13] => implicit_input_q[77].IN1
weight[14] => implicit_input_q[78].IN1
weight[15] => implicit_input_q[79].IN1
weight[16] => implicit_input_q[80].IN1
weight[17] => implicit_input_q[81].IN1
weight[18] => implicit_input_q[82].IN1
weight[19] => implicit_input_q[83].IN1
weight[20] => implicit_input_q[84].IN1
weight[21] => implicit_input_q[85].IN1
weight[22] => implicit_input_q[86].IN1
weight[23] => implicit_input_q[87].IN1
weight[24] => implicit_input_q[88].IN1
weight[25] => implicit_input_q[89].IN1
weight[26] => implicit_input_q[90].IN1
weight[27] => implicit_input_q[91].IN1
weight[28] => implicit_input_q[92].IN1
weight[29] => implicit_input_q[93].IN1
weight[30] => implicit_input_q[94].IN1
weight[31] => implicit_input_q[95].IN1
weight[32] => implicit_input_q[96].IN1
weight[33] => implicit_input_q[97].IN1
weight[34] => implicit_input_q[98].IN1
weight[35] => implicit_input_q[99].IN1
weight[36] => implicit_input_q[100].IN1
weight[37] => implicit_input_q[101].IN1
weight[38] => implicit_input_q[102].IN1
weight[39] => implicit_input_q[103].IN1
weight[40] => implicit_input_q[104].IN1
weight[41] => implicit_input_q[105].IN1
weight[42] => implicit_input_q[106].IN1
weight[43] => implicit_input_q[107].IN1
weight[44] => implicit_input_q[108].IN1
weight[45] => implicit_input_q[109].IN1
weight[46] => implicit_input_q[110].IN1
weight[47] => implicit_input_q[111].IN1
weight[48] => implicit_input_q[112].IN1
weight[49] => implicit_input_q[113].IN1
weight[50] => implicit_input_q[114].IN1
weight[51] => implicit_input_q[115].IN1
weight[52] => implicit_input_q[116].IN1
weight[53] => implicit_input_q[117].IN1
weight[54] => implicit_input_q[118].IN1
weight[55] => implicit_input_q[119].IN1
weight[56] => implicit_input_q[120].IN1
weight[57] => implicit_input_q[121].IN1
weight[58] => implicit_input_q[122].IN1
weight[59] => implicit_input_q[123].IN1
weight[60] => implicit_input_q[124].IN1
weight[61] => implicit_input_q[125].IN1
weight[62] => implicit_input_q[126].IN1
weight[63] => implicit_input_q[127].IN1
avm_lm1_histogram_address[0] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[1] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[2] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[3] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[4] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[5] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[6] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[7] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[8] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[9] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[10] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[11] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[12] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[13] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[14] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[15] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[16] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[17] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[18] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[19] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[20] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[21] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[22] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[23] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[24] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[25] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[26] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[27] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[28] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[29] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[30] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_address[31] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_address
avm_lm1_histogram_burstcount[0] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_burstcount
avm_lm1_histogram_byteenable[0] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_byteenable
avm_lm1_histogram_byteenable[1] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_byteenable
avm_lm1_histogram_byteenable[2] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_byteenable
avm_lm1_histogram_byteenable[3] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_byteenable
avm_lm1_histogram_enable[0] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_enable
avm_lm1_histogram_read[0] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_read
avm_lm1_histogram_write[0] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_write
avm_lm1_histogram_writedata[0] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[1] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[2] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[3] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[4] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[5] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[6] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[7] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[8] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[9] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[10] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[11] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[12] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[13] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[14] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[15] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[16] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[17] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[18] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[19] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[20] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[21] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[22] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[23] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[24] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[25] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[26] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[27] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[28] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[29] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[30] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm1_histogram_writedata[31] <= histogram_function:thehistogram_function.out_lm1_histogram_avm_writedata
avm_lm22_histogram_address[0] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[1] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[2] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[3] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[4] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[5] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[6] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[7] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[8] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[9] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[10] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[11] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[12] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[13] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[14] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[15] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[16] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[17] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[18] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[19] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[20] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[21] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[22] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[23] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[24] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[25] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[26] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[27] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[28] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[29] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[30] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_address[31] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_address
avm_lm22_histogram_burstcount[0] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_burstcount
avm_lm22_histogram_byteenable[0] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_byteenable
avm_lm22_histogram_byteenable[1] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_byteenable
avm_lm22_histogram_byteenable[2] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_byteenable
avm_lm22_histogram_byteenable[3] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_byteenable
avm_lm22_histogram_enable[0] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_enable
avm_lm22_histogram_read[0] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_read
avm_lm22_histogram_write[0] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_write
avm_lm22_histogram_writedata[0] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[1] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[2] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[3] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[4] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[5] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[6] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[7] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[8] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[9] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[10] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[11] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[12] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[13] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[14] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[15] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[16] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[17] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[18] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[19] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[20] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[21] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[22] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[23] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[24] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[25] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[26] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[27] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[28] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[29] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[30] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm22_histogram_writedata[31] <= histogram_function:thehistogram_function.out_lm22_histogram_avm_writedata
avm_lm43_histogram_address[0] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[1] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[2] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[3] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[4] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[5] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[6] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[7] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[8] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[9] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[10] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[11] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[12] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[13] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[14] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[15] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[16] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[17] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[18] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[19] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[20] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[21] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[22] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[23] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[24] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[25] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[26] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[27] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[28] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[29] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[30] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_address[31] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_address
avm_lm43_histogram_burstcount[0] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_burstcount
avm_lm43_histogram_byteenable[0] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_byteenable
avm_lm43_histogram_byteenable[1] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_byteenable
avm_lm43_histogram_byteenable[2] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_byteenable
avm_lm43_histogram_byteenable[3] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_byteenable
avm_lm43_histogram_enable[0] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_enable
avm_lm43_histogram_read[0] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_read
avm_lm43_histogram_write[0] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_write
avm_lm43_histogram_writedata[0] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[1] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[2] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[3] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[4] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[5] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[6] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[7] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[8] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[9] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[10] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[11] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[12] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[13] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[14] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[15] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[16] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[17] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[18] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[19] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[20] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[21] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[22] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[23] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[24] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[25] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[26] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[27] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[28] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[29] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[30] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_lm43_histogram_writedata[31] <= histogram_function:thehistogram_function.out_lm43_histogram_avm_writedata
avm_memdep_histogram_address[0] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[1] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[2] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[3] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[4] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[5] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[6] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[7] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[8] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[9] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[10] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[11] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[12] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[13] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[14] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[15] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[16] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[17] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[18] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[19] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[20] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[21] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[22] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[23] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[24] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[25] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[26] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[27] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[28] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[29] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[30] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_address[31] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_address
avm_memdep_histogram_burstcount[0] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_burstcount
avm_memdep_histogram_byteenable[0] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_byteenable
avm_memdep_histogram_byteenable[1] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_byteenable
avm_memdep_histogram_byteenable[2] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_byteenable
avm_memdep_histogram_byteenable[3] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_byteenable
avm_memdep_histogram_enable[0] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_enable
avm_memdep_histogram_read[0] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_read
avm_memdep_histogram_write[0] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_write
avm_memdep_histogram_writedata[0] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[1] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[2] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[3] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[4] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[5] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[6] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[7] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[8] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[9] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[10] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[11] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[12] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[13] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[14] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[15] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[16] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[17] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[18] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[19] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[20] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[21] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[22] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[23] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[24] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[25] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[26] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[27] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[28] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[29] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[30] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avm_memdep_histogram_writedata[31] <= histogram_function:thehistogram_function.out_memdep_histogram_avm_writedata
avst_iord_bl_call_histogram_almost_full[0] <= histogram_function:thehistogram_function.out_iord_bl_call_histogram_o_fifoalmost_full
avst_iord_bl_call_histogram_ready[0] <= histogram_function:thehistogram_function.out_iord_bl_call_histogram_o_fifoready
avst_iowr_bl_return_histogram_data[0] <= histogram_function:thehistogram_function.out_iowr_bl_return_histogram_o_fifodata
avst_iowr_bl_return_histogram_valid[0] <= histogram_function:thehistogram_function.out_iowr_bl_return_histogram_o_fifovalid
busy[0] <= busy_or_q.DB_MAX_OUTPUT_PORT_TYPE
done[0] <= histogram_function:thehistogram_function.out_iowr_bl_return_histogram_o_fifovalid
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function
in_arg_call[0] => ~NO_FANOUT~
in_arg_call[1] => ~NO_FANOUT~
in_arg_call[2] => ~NO_FANOUT~
in_arg_call[3] => ~NO_FANOUT~
in_arg_call[4] => ~NO_FANOUT~
in_arg_call[5] => ~NO_FANOUT~
in_arg_call[6] => ~NO_FANOUT~
in_arg_call[7] => ~NO_FANOUT~
in_arg_call[8] => ~NO_FANOUT~
in_arg_call[9] => ~NO_FANOUT~
in_arg_call[10] => ~NO_FANOUT~
in_arg_call[11] => ~NO_FANOUT~
in_arg_call[12] => ~NO_FANOUT~
in_arg_call[13] => ~NO_FANOUT~
in_arg_call[14] => ~NO_FANOUT~
in_arg_call[15] => ~NO_FANOUT~
in_arg_call[16] => ~NO_FANOUT~
in_arg_call[17] => ~NO_FANOUT~
in_arg_call[18] => ~NO_FANOUT~
in_arg_call[19] => ~NO_FANOUT~
in_arg_call[20] => ~NO_FANOUT~
in_arg_call[21] => ~NO_FANOUT~
in_arg_call[22] => ~NO_FANOUT~
in_arg_call[23] => ~NO_FANOUT~
in_arg_call[24] => ~NO_FANOUT~
in_arg_call[25] => ~NO_FANOUT~
in_arg_call[26] => ~NO_FANOUT~
in_arg_call[27] => ~NO_FANOUT~
in_arg_call[28] => ~NO_FANOUT~
in_arg_call[29] => ~NO_FANOUT~
in_arg_call[30] => ~NO_FANOUT~
in_arg_call[31] => ~NO_FANOUT~
in_arg_call[32] => ~NO_FANOUT~
in_arg_call[33] => ~NO_FANOUT~
in_arg_call[34] => ~NO_FANOUT~
in_arg_call[35] => ~NO_FANOUT~
in_arg_call[36] => ~NO_FANOUT~
in_arg_call[37] => ~NO_FANOUT~
in_arg_call[38] => ~NO_FANOUT~
in_arg_call[39] => ~NO_FANOUT~
in_arg_call[40] => ~NO_FANOUT~
in_arg_call[41] => ~NO_FANOUT~
in_arg_call[42] => ~NO_FANOUT~
in_arg_call[43] => ~NO_FANOUT~
in_arg_call[44] => ~NO_FANOUT~
in_arg_call[45] => ~NO_FANOUT~
in_arg_call[46] => ~NO_FANOUT~
in_arg_call[47] => ~NO_FANOUT~
in_arg_call[48] => ~NO_FANOUT~
in_arg_call[49] => ~NO_FANOUT~
in_arg_call[50] => ~NO_FANOUT~
in_arg_call[51] => ~NO_FANOUT~
in_arg_call[52] => ~NO_FANOUT~
in_arg_call[53] => ~NO_FANOUT~
in_arg_call[54] => ~NO_FANOUT~
in_arg_call[55] => ~NO_FANOUT~
in_arg_call[56] => ~NO_FANOUT~
in_arg_call[57] => ~NO_FANOUT~
in_arg_call[58] => ~NO_FANOUT~
in_arg_call[59] => ~NO_FANOUT~
in_arg_call[60] => ~NO_FANOUT~
in_arg_call[61] => ~NO_FANOUT~
in_arg_call[62] => ~NO_FANOUT~
in_arg_call[63] => ~NO_FANOUT~
in_arg_feature[0] => ~NO_FANOUT~
in_arg_feature[1] => ~NO_FANOUT~
in_arg_feature[2] => ~NO_FANOUT~
in_arg_feature[3] => ~NO_FANOUT~
in_arg_feature[4] => ~NO_FANOUT~
in_arg_feature[5] => ~NO_FANOUT~
in_arg_feature[6] => ~NO_FANOUT~
in_arg_feature[7] => ~NO_FANOUT~
in_arg_feature[8] => ~NO_FANOUT~
in_arg_feature[9] => ~NO_FANOUT~
in_arg_feature[10] => ~NO_FANOUT~
in_arg_feature[11] => ~NO_FANOUT~
in_arg_feature[12] => ~NO_FANOUT~
in_arg_feature[13] => ~NO_FANOUT~
in_arg_feature[14] => ~NO_FANOUT~
in_arg_feature[15] => ~NO_FANOUT~
in_arg_feature[16] => ~NO_FANOUT~
in_arg_feature[17] => ~NO_FANOUT~
in_arg_feature[18] => ~NO_FANOUT~
in_arg_feature[19] => ~NO_FANOUT~
in_arg_feature[20] => ~NO_FANOUT~
in_arg_feature[21] => ~NO_FANOUT~
in_arg_feature[22] => ~NO_FANOUT~
in_arg_feature[23] => ~NO_FANOUT~
in_arg_feature[24] => ~NO_FANOUT~
in_arg_feature[25] => ~NO_FANOUT~
in_arg_feature[26] => ~NO_FANOUT~
in_arg_feature[27] => ~NO_FANOUT~
in_arg_feature[28] => ~NO_FANOUT~
in_arg_feature[29] => ~NO_FANOUT~
in_arg_feature[30] => ~NO_FANOUT~
in_arg_feature[31] => ~NO_FANOUT~
in_arg_feature[32] => ~NO_FANOUT~
in_arg_feature[33] => ~NO_FANOUT~
in_arg_feature[34] => ~NO_FANOUT~
in_arg_feature[35] => ~NO_FANOUT~
in_arg_feature[36] => ~NO_FANOUT~
in_arg_feature[37] => ~NO_FANOUT~
in_arg_feature[38] => ~NO_FANOUT~
in_arg_feature[39] => ~NO_FANOUT~
in_arg_feature[40] => ~NO_FANOUT~
in_arg_feature[41] => ~NO_FANOUT~
in_arg_feature[42] => ~NO_FANOUT~
in_arg_feature[43] => ~NO_FANOUT~
in_arg_feature[44] => ~NO_FANOUT~
in_arg_feature[45] => ~NO_FANOUT~
in_arg_feature[46] => ~NO_FANOUT~
in_arg_feature[47] => ~NO_FANOUT~
in_arg_feature[48] => ~NO_FANOUT~
in_arg_feature[49] => ~NO_FANOUT~
in_arg_feature[50] => ~NO_FANOUT~
in_arg_feature[51] => ~NO_FANOUT~
in_arg_feature[52] => ~NO_FANOUT~
in_arg_feature[53] => ~NO_FANOUT~
in_arg_feature[54] => ~NO_FANOUT~
in_arg_feature[55] => ~NO_FANOUT~
in_arg_feature[56] => ~NO_FANOUT~
in_arg_feature[57] => ~NO_FANOUT~
in_arg_feature[58] => ~NO_FANOUT~
in_arg_feature[59] => ~NO_FANOUT~
in_arg_feature[60] => ~NO_FANOUT~
in_arg_feature[61] => ~NO_FANOUT~
in_arg_feature[62] => ~NO_FANOUT~
in_arg_feature[63] => ~NO_FANOUT~
in_arg_hist[0] => ~NO_FANOUT~
in_arg_hist[1] => ~NO_FANOUT~
in_arg_hist[2] => ~NO_FANOUT~
in_arg_hist[3] => ~NO_FANOUT~
in_arg_hist[4] => ~NO_FANOUT~
in_arg_hist[5] => ~NO_FANOUT~
in_arg_hist[6] => ~NO_FANOUT~
in_arg_hist[7] => ~NO_FANOUT~
in_arg_hist[8] => ~NO_FANOUT~
in_arg_hist[9] => ~NO_FANOUT~
in_arg_hist[10] => ~NO_FANOUT~
in_arg_hist[11] => ~NO_FANOUT~
in_arg_hist[12] => ~NO_FANOUT~
in_arg_hist[13] => ~NO_FANOUT~
in_arg_hist[14] => ~NO_FANOUT~
in_arg_hist[15] => ~NO_FANOUT~
in_arg_hist[16] => ~NO_FANOUT~
in_arg_hist[17] => ~NO_FANOUT~
in_arg_hist[18] => ~NO_FANOUT~
in_arg_hist[19] => ~NO_FANOUT~
in_arg_hist[20] => ~NO_FANOUT~
in_arg_hist[21] => ~NO_FANOUT~
in_arg_hist[22] => ~NO_FANOUT~
in_arg_hist[23] => ~NO_FANOUT~
in_arg_hist[24] => ~NO_FANOUT~
in_arg_hist[25] => ~NO_FANOUT~
in_arg_hist[26] => ~NO_FANOUT~
in_arg_hist[27] => ~NO_FANOUT~
in_arg_hist[28] => ~NO_FANOUT~
in_arg_hist[29] => ~NO_FANOUT~
in_arg_hist[30] => ~NO_FANOUT~
in_arg_hist[31] => ~NO_FANOUT~
in_arg_hist[32] => ~NO_FANOUT~
in_arg_hist[33] => ~NO_FANOUT~
in_arg_hist[34] => ~NO_FANOUT~
in_arg_hist[35] => ~NO_FANOUT~
in_arg_hist[36] => ~NO_FANOUT~
in_arg_hist[37] => ~NO_FANOUT~
in_arg_hist[38] => ~NO_FANOUT~
in_arg_hist[39] => ~NO_FANOUT~
in_arg_hist[40] => ~NO_FANOUT~
in_arg_hist[41] => ~NO_FANOUT~
in_arg_hist[42] => ~NO_FANOUT~
in_arg_hist[43] => ~NO_FANOUT~
in_arg_hist[44] => ~NO_FANOUT~
in_arg_hist[45] => ~NO_FANOUT~
in_arg_hist[46] => ~NO_FANOUT~
in_arg_hist[47] => ~NO_FANOUT~
in_arg_hist[48] => ~NO_FANOUT~
in_arg_hist[49] => ~NO_FANOUT~
in_arg_hist[50] => ~NO_FANOUT~
in_arg_hist[51] => ~NO_FANOUT~
in_arg_hist[52] => ~NO_FANOUT~
in_arg_hist[53] => ~NO_FANOUT~
in_arg_hist[54] => ~NO_FANOUT~
in_arg_hist[55] => ~NO_FANOUT~
in_arg_hist[56] => ~NO_FANOUT~
in_arg_hist[57] => ~NO_FANOUT~
in_arg_hist[58] => ~NO_FANOUT~
in_arg_hist[59] => ~NO_FANOUT~
in_arg_hist[60] => ~NO_FANOUT~
in_arg_hist[61] => ~NO_FANOUT~
in_arg_hist[62] => ~NO_FANOUT~
in_arg_hist[63] => ~NO_FANOUT~
in_arg_return[0] => ~NO_FANOUT~
in_arg_return[1] => ~NO_FANOUT~
in_arg_return[2] => ~NO_FANOUT~
in_arg_return[3] => ~NO_FANOUT~
in_arg_return[4] => ~NO_FANOUT~
in_arg_return[5] => ~NO_FANOUT~
in_arg_return[6] => ~NO_FANOUT~
in_arg_return[7] => ~NO_FANOUT~
in_arg_return[8] => ~NO_FANOUT~
in_arg_return[9] => ~NO_FANOUT~
in_arg_return[10] => ~NO_FANOUT~
in_arg_return[11] => ~NO_FANOUT~
in_arg_return[12] => ~NO_FANOUT~
in_arg_return[13] => ~NO_FANOUT~
in_arg_return[14] => ~NO_FANOUT~
in_arg_return[15] => ~NO_FANOUT~
in_arg_return[16] => ~NO_FANOUT~
in_arg_return[17] => ~NO_FANOUT~
in_arg_return[18] => ~NO_FANOUT~
in_arg_return[19] => ~NO_FANOUT~
in_arg_return[20] => ~NO_FANOUT~
in_arg_return[21] => ~NO_FANOUT~
in_arg_return[22] => ~NO_FANOUT~
in_arg_return[23] => ~NO_FANOUT~
in_arg_return[24] => ~NO_FANOUT~
in_arg_return[25] => ~NO_FANOUT~
in_arg_return[26] => ~NO_FANOUT~
in_arg_return[27] => ~NO_FANOUT~
in_arg_return[28] => ~NO_FANOUT~
in_arg_return[29] => ~NO_FANOUT~
in_arg_return[30] => ~NO_FANOUT~
in_arg_return[31] => ~NO_FANOUT~
in_arg_return[32] => ~NO_FANOUT~
in_arg_return[33] => ~NO_FANOUT~
in_arg_return[34] => ~NO_FANOUT~
in_arg_return[35] => ~NO_FANOUT~
in_arg_return[36] => ~NO_FANOUT~
in_arg_return[37] => ~NO_FANOUT~
in_arg_return[38] => ~NO_FANOUT~
in_arg_return[39] => ~NO_FANOUT~
in_arg_return[40] => ~NO_FANOUT~
in_arg_return[41] => ~NO_FANOUT~
in_arg_return[42] => ~NO_FANOUT~
in_arg_return[43] => ~NO_FANOUT~
in_arg_return[44] => ~NO_FANOUT~
in_arg_return[45] => ~NO_FANOUT~
in_arg_return[46] => ~NO_FANOUT~
in_arg_return[47] => ~NO_FANOUT~
in_arg_return[48] => ~NO_FANOUT~
in_arg_return[49] => ~NO_FANOUT~
in_arg_return[50] => ~NO_FANOUT~
in_arg_return[51] => ~NO_FANOUT~
in_arg_return[52] => ~NO_FANOUT~
in_arg_return[53] => ~NO_FANOUT~
in_arg_return[54] => ~NO_FANOUT~
in_arg_return[55] => ~NO_FANOUT~
in_arg_return[56] => ~NO_FANOUT~
in_arg_return[57] => ~NO_FANOUT~
in_arg_return[58] => ~NO_FANOUT~
in_arg_return[59] => ~NO_FANOUT~
in_arg_return[60] => ~NO_FANOUT~
in_arg_return[61] => ~NO_FANOUT~
in_arg_return[62] => ~NO_FANOUT~
in_arg_return[63] => ~NO_FANOUT~
in_arg_weight[0] => ~NO_FANOUT~
in_arg_weight[1] => ~NO_FANOUT~
in_arg_weight[2] => ~NO_FANOUT~
in_arg_weight[3] => ~NO_FANOUT~
in_arg_weight[4] => ~NO_FANOUT~
in_arg_weight[5] => ~NO_FANOUT~
in_arg_weight[6] => ~NO_FANOUT~
in_arg_weight[7] => ~NO_FANOUT~
in_arg_weight[8] => ~NO_FANOUT~
in_arg_weight[9] => ~NO_FANOUT~
in_arg_weight[10] => ~NO_FANOUT~
in_arg_weight[11] => ~NO_FANOUT~
in_arg_weight[12] => ~NO_FANOUT~
in_arg_weight[13] => ~NO_FANOUT~
in_arg_weight[14] => ~NO_FANOUT~
in_arg_weight[15] => ~NO_FANOUT~
in_arg_weight[16] => ~NO_FANOUT~
in_arg_weight[17] => ~NO_FANOUT~
in_arg_weight[18] => ~NO_FANOUT~
in_arg_weight[19] => ~NO_FANOUT~
in_arg_weight[20] => ~NO_FANOUT~
in_arg_weight[21] => ~NO_FANOUT~
in_arg_weight[22] => ~NO_FANOUT~
in_arg_weight[23] => ~NO_FANOUT~
in_arg_weight[24] => ~NO_FANOUT~
in_arg_weight[25] => ~NO_FANOUT~
in_arg_weight[26] => ~NO_FANOUT~
in_arg_weight[27] => ~NO_FANOUT~
in_arg_weight[28] => ~NO_FANOUT~
in_arg_weight[29] => ~NO_FANOUT~
in_arg_weight[30] => ~NO_FANOUT~
in_arg_weight[31] => ~NO_FANOUT~
in_arg_weight[32] => ~NO_FANOUT~
in_arg_weight[33] => ~NO_FANOUT~
in_arg_weight[34] => ~NO_FANOUT~
in_arg_weight[35] => ~NO_FANOUT~
in_arg_weight[36] => ~NO_FANOUT~
in_arg_weight[37] => ~NO_FANOUT~
in_arg_weight[38] => ~NO_FANOUT~
in_arg_weight[39] => ~NO_FANOUT~
in_arg_weight[40] => ~NO_FANOUT~
in_arg_weight[41] => ~NO_FANOUT~
in_arg_weight[42] => ~NO_FANOUT~
in_arg_weight[43] => ~NO_FANOUT~
in_arg_weight[44] => ~NO_FANOUT~
in_arg_weight[45] => ~NO_FANOUT~
in_arg_weight[46] => ~NO_FANOUT~
in_arg_weight[47] => ~NO_FANOUT~
in_arg_weight[48] => ~NO_FANOUT~
in_arg_weight[49] => ~NO_FANOUT~
in_arg_weight[50] => ~NO_FANOUT~
in_arg_weight[51] => ~NO_FANOUT~
in_arg_weight[52] => ~NO_FANOUT~
in_arg_weight[53] => ~NO_FANOUT~
in_arg_weight[54] => ~NO_FANOUT~
in_arg_weight[55] => ~NO_FANOUT~
in_arg_weight[56] => ~NO_FANOUT~
in_arg_weight[57] => ~NO_FANOUT~
in_arg_weight[58] => ~NO_FANOUT~
in_arg_weight[59] => ~NO_FANOUT~
in_arg_weight[60] => ~NO_FANOUT~
in_arg_weight[61] => ~NO_FANOUT~
in_arg_weight[62] => ~NO_FANOUT~
in_arg_weight[63] => ~NO_FANOUT~
in_iord_bl_call_histogram_i_fifodata[0] => in_iord_bl_call_histogram_i_fifodata[0].IN1
in_iord_bl_call_histogram_i_fifodata[1] => in_iord_bl_call_histogram_i_fifodata[1].IN1
in_iord_bl_call_histogram_i_fifodata[2] => in_iord_bl_call_histogram_i_fifodata[2].IN1
in_iord_bl_call_histogram_i_fifodata[3] => in_iord_bl_call_histogram_i_fifodata[3].IN1
in_iord_bl_call_histogram_i_fifodata[4] => in_iord_bl_call_histogram_i_fifodata[4].IN1
in_iord_bl_call_histogram_i_fifodata[5] => in_iord_bl_call_histogram_i_fifodata[5].IN1
in_iord_bl_call_histogram_i_fifodata[6] => in_iord_bl_call_histogram_i_fifodata[6].IN1
in_iord_bl_call_histogram_i_fifodata[7] => in_iord_bl_call_histogram_i_fifodata[7].IN1
in_iord_bl_call_histogram_i_fifodata[8] => in_iord_bl_call_histogram_i_fifodata[8].IN1
in_iord_bl_call_histogram_i_fifodata[9] => in_iord_bl_call_histogram_i_fifodata[9].IN1
in_iord_bl_call_histogram_i_fifodata[10] => in_iord_bl_call_histogram_i_fifodata[10].IN1
in_iord_bl_call_histogram_i_fifodata[11] => in_iord_bl_call_histogram_i_fifodata[11].IN1
in_iord_bl_call_histogram_i_fifodata[12] => in_iord_bl_call_histogram_i_fifodata[12].IN1
in_iord_bl_call_histogram_i_fifodata[13] => in_iord_bl_call_histogram_i_fifodata[13].IN1
in_iord_bl_call_histogram_i_fifodata[14] => in_iord_bl_call_histogram_i_fifodata[14].IN1
in_iord_bl_call_histogram_i_fifodata[15] => in_iord_bl_call_histogram_i_fifodata[15].IN1
in_iord_bl_call_histogram_i_fifodata[16] => in_iord_bl_call_histogram_i_fifodata[16].IN1
in_iord_bl_call_histogram_i_fifodata[17] => in_iord_bl_call_histogram_i_fifodata[17].IN1
in_iord_bl_call_histogram_i_fifodata[18] => in_iord_bl_call_histogram_i_fifodata[18].IN1
in_iord_bl_call_histogram_i_fifodata[19] => in_iord_bl_call_histogram_i_fifodata[19].IN1
in_iord_bl_call_histogram_i_fifodata[20] => in_iord_bl_call_histogram_i_fifodata[20].IN1
in_iord_bl_call_histogram_i_fifodata[21] => in_iord_bl_call_histogram_i_fifodata[21].IN1
in_iord_bl_call_histogram_i_fifodata[22] => in_iord_bl_call_histogram_i_fifodata[22].IN1
in_iord_bl_call_histogram_i_fifodata[23] => in_iord_bl_call_histogram_i_fifodata[23].IN1
in_iord_bl_call_histogram_i_fifodata[24] => in_iord_bl_call_histogram_i_fifodata[24].IN1
in_iord_bl_call_histogram_i_fifodata[25] => in_iord_bl_call_histogram_i_fifodata[25].IN1
in_iord_bl_call_histogram_i_fifodata[26] => in_iord_bl_call_histogram_i_fifodata[26].IN1
in_iord_bl_call_histogram_i_fifodata[27] => in_iord_bl_call_histogram_i_fifodata[27].IN1
in_iord_bl_call_histogram_i_fifodata[28] => in_iord_bl_call_histogram_i_fifodata[28].IN1
in_iord_bl_call_histogram_i_fifodata[29] => in_iord_bl_call_histogram_i_fifodata[29].IN1
in_iord_bl_call_histogram_i_fifodata[30] => in_iord_bl_call_histogram_i_fifodata[30].IN1
in_iord_bl_call_histogram_i_fifodata[31] => in_iord_bl_call_histogram_i_fifodata[31].IN1
in_iord_bl_call_histogram_i_fifodata[32] => in_iord_bl_call_histogram_i_fifodata[32].IN1
in_iord_bl_call_histogram_i_fifodata[33] => in_iord_bl_call_histogram_i_fifodata[33].IN1
in_iord_bl_call_histogram_i_fifodata[34] => in_iord_bl_call_histogram_i_fifodata[34].IN1
in_iord_bl_call_histogram_i_fifodata[35] => in_iord_bl_call_histogram_i_fifodata[35].IN1
in_iord_bl_call_histogram_i_fifodata[36] => in_iord_bl_call_histogram_i_fifodata[36].IN1
in_iord_bl_call_histogram_i_fifodata[37] => in_iord_bl_call_histogram_i_fifodata[37].IN1
in_iord_bl_call_histogram_i_fifodata[38] => in_iord_bl_call_histogram_i_fifodata[38].IN1
in_iord_bl_call_histogram_i_fifodata[39] => in_iord_bl_call_histogram_i_fifodata[39].IN1
in_iord_bl_call_histogram_i_fifodata[40] => in_iord_bl_call_histogram_i_fifodata[40].IN1
in_iord_bl_call_histogram_i_fifodata[41] => in_iord_bl_call_histogram_i_fifodata[41].IN1
in_iord_bl_call_histogram_i_fifodata[42] => in_iord_bl_call_histogram_i_fifodata[42].IN1
in_iord_bl_call_histogram_i_fifodata[43] => in_iord_bl_call_histogram_i_fifodata[43].IN1
in_iord_bl_call_histogram_i_fifodata[44] => in_iord_bl_call_histogram_i_fifodata[44].IN1
in_iord_bl_call_histogram_i_fifodata[45] => in_iord_bl_call_histogram_i_fifodata[45].IN1
in_iord_bl_call_histogram_i_fifodata[46] => in_iord_bl_call_histogram_i_fifodata[46].IN1
in_iord_bl_call_histogram_i_fifodata[47] => in_iord_bl_call_histogram_i_fifodata[47].IN1
in_iord_bl_call_histogram_i_fifodata[48] => in_iord_bl_call_histogram_i_fifodata[48].IN1
in_iord_bl_call_histogram_i_fifodata[49] => in_iord_bl_call_histogram_i_fifodata[49].IN1
in_iord_bl_call_histogram_i_fifodata[50] => in_iord_bl_call_histogram_i_fifodata[50].IN1
in_iord_bl_call_histogram_i_fifodata[51] => in_iord_bl_call_histogram_i_fifodata[51].IN1
in_iord_bl_call_histogram_i_fifodata[52] => in_iord_bl_call_histogram_i_fifodata[52].IN1
in_iord_bl_call_histogram_i_fifodata[53] => in_iord_bl_call_histogram_i_fifodata[53].IN1
in_iord_bl_call_histogram_i_fifodata[54] => in_iord_bl_call_histogram_i_fifodata[54].IN1
in_iord_bl_call_histogram_i_fifodata[55] => in_iord_bl_call_histogram_i_fifodata[55].IN1
in_iord_bl_call_histogram_i_fifodata[56] => in_iord_bl_call_histogram_i_fifodata[56].IN1
in_iord_bl_call_histogram_i_fifodata[57] => in_iord_bl_call_histogram_i_fifodata[57].IN1
in_iord_bl_call_histogram_i_fifodata[58] => in_iord_bl_call_histogram_i_fifodata[58].IN1
in_iord_bl_call_histogram_i_fifodata[59] => in_iord_bl_call_histogram_i_fifodata[59].IN1
in_iord_bl_call_histogram_i_fifodata[60] => in_iord_bl_call_histogram_i_fifodata[60].IN1
in_iord_bl_call_histogram_i_fifodata[61] => in_iord_bl_call_histogram_i_fifodata[61].IN1
in_iord_bl_call_histogram_i_fifodata[62] => in_iord_bl_call_histogram_i_fifodata[62].IN1
in_iord_bl_call_histogram_i_fifodata[63] => in_iord_bl_call_histogram_i_fifodata[63].IN1
in_iord_bl_call_histogram_i_fifodata[64] => in_iord_bl_call_histogram_i_fifodata[64].IN1
in_iord_bl_call_histogram_i_fifodata[65] => in_iord_bl_call_histogram_i_fifodata[65].IN1
in_iord_bl_call_histogram_i_fifodata[66] => in_iord_bl_call_histogram_i_fifodata[66].IN1
in_iord_bl_call_histogram_i_fifodata[67] => in_iord_bl_call_histogram_i_fifodata[67].IN1
in_iord_bl_call_histogram_i_fifodata[68] => in_iord_bl_call_histogram_i_fifodata[68].IN1
in_iord_bl_call_histogram_i_fifodata[69] => in_iord_bl_call_histogram_i_fifodata[69].IN1
in_iord_bl_call_histogram_i_fifodata[70] => in_iord_bl_call_histogram_i_fifodata[70].IN1
in_iord_bl_call_histogram_i_fifodata[71] => in_iord_bl_call_histogram_i_fifodata[71].IN1
in_iord_bl_call_histogram_i_fifodata[72] => in_iord_bl_call_histogram_i_fifodata[72].IN1
in_iord_bl_call_histogram_i_fifodata[73] => in_iord_bl_call_histogram_i_fifodata[73].IN1
in_iord_bl_call_histogram_i_fifodata[74] => in_iord_bl_call_histogram_i_fifodata[74].IN1
in_iord_bl_call_histogram_i_fifodata[75] => in_iord_bl_call_histogram_i_fifodata[75].IN1
in_iord_bl_call_histogram_i_fifodata[76] => in_iord_bl_call_histogram_i_fifodata[76].IN1
in_iord_bl_call_histogram_i_fifodata[77] => in_iord_bl_call_histogram_i_fifodata[77].IN1
in_iord_bl_call_histogram_i_fifodata[78] => in_iord_bl_call_histogram_i_fifodata[78].IN1
in_iord_bl_call_histogram_i_fifodata[79] => in_iord_bl_call_histogram_i_fifodata[79].IN1
in_iord_bl_call_histogram_i_fifodata[80] => in_iord_bl_call_histogram_i_fifodata[80].IN1
in_iord_bl_call_histogram_i_fifodata[81] => in_iord_bl_call_histogram_i_fifodata[81].IN1
in_iord_bl_call_histogram_i_fifodata[82] => in_iord_bl_call_histogram_i_fifodata[82].IN1
in_iord_bl_call_histogram_i_fifodata[83] => in_iord_bl_call_histogram_i_fifodata[83].IN1
in_iord_bl_call_histogram_i_fifodata[84] => in_iord_bl_call_histogram_i_fifodata[84].IN1
in_iord_bl_call_histogram_i_fifodata[85] => in_iord_bl_call_histogram_i_fifodata[85].IN1
in_iord_bl_call_histogram_i_fifodata[86] => in_iord_bl_call_histogram_i_fifodata[86].IN1
in_iord_bl_call_histogram_i_fifodata[87] => in_iord_bl_call_histogram_i_fifodata[87].IN1
in_iord_bl_call_histogram_i_fifodata[88] => in_iord_bl_call_histogram_i_fifodata[88].IN1
in_iord_bl_call_histogram_i_fifodata[89] => in_iord_bl_call_histogram_i_fifodata[89].IN1
in_iord_bl_call_histogram_i_fifodata[90] => in_iord_bl_call_histogram_i_fifodata[90].IN1
in_iord_bl_call_histogram_i_fifodata[91] => in_iord_bl_call_histogram_i_fifodata[91].IN1
in_iord_bl_call_histogram_i_fifodata[92] => in_iord_bl_call_histogram_i_fifodata[92].IN1
in_iord_bl_call_histogram_i_fifodata[93] => in_iord_bl_call_histogram_i_fifodata[93].IN1
in_iord_bl_call_histogram_i_fifodata[94] => in_iord_bl_call_histogram_i_fifodata[94].IN1
in_iord_bl_call_histogram_i_fifodata[95] => in_iord_bl_call_histogram_i_fifodata[95].IN1
in_iord_bl_call_histogram_i_fifodata[96] => in_iord_bl_call_histogram_i_fifodata[96].IN1
in_iord_bl_call_histogram_i_fifodata[97] => in_iord_bl_call_histogram_i_fifodata[97].IN1
in_iord_bl_call_histogram_i_fifodata[98] => in_iord_bl_call_histogram_i_fifodata[98].IN1
in_iord_bl_call_histogram_i_fifodata[99] => in_iord_bl_call_histogram_i_fifodata[99].IN1
in_iord_bl_call_histogram_i_fifodata[100] => in_iord_bl_call_histogram_i_fifodata[100].IN1
in_iord_bl_call_histogram_i_fifodata[101] => in_iord_bl_call_histogram_i_fifodata[101].IN1
in_iord_bl_call_histogram_i_fifodata[102] => in_iord_bl_call_histogram_i_fifodata[102].IN1
in_iord_bl_call_histogram_i_fifodata[103] => in_iord_bl_call_histogram_i_fifodata[103].IN1
in_iord_bl_call_histogram_i_fifodata[104] => in_iord_bl_call_histogram_i_fifodata[104].IN1
in_iord_bl_call_histogram_i_fifodata[105] => in_iord_bl_call_histogram_i_fifodata[105].IN1
in_iord_bl_call_histogram_i_fifodata[106] => in_iord_bl_call_histogram_i_fifodata[106].IN1
in_iord_bl_call_histogram_i_fifodata[107] => in_iord_bl_call_histogram_i_fifodata[107].IN1
in_iord_bl_call_histogram_i_fifodata[108] => in_iord_bl_call_histogram_i_fifodata[108].IN1
in_iord_bl_call_histogram_i_fifodata[109] => in_iord_bl_call_histogram_i_fifodata[109].IN1
in_iord_bl_call_histogram_i_fifodata[110] => in_iord_bl_call_histogram_i_fifodata[110].IN1
in_iord_bl_call_histogram_i_fifodata[111] => in_iord_bl_call_histogram_i_fifodata[111].IN1
in_iord_bl_call_histogram_i_fifodata[112] => in_iord_bl_call_histogram_i_fifodata[112].IN1
in_iord_bl_call_histogram_i_fifodata[113] => in_iord_bl_call_histogram_i_fifodata[113].IN1
in_iord_bl_call_histogram_i_fifodata[114] => in_iord_bl_call_histogram_i_fifodata[114].IN1
in_iord_bl_call_histogram_i_fifodata[115] => in_iord_bl_call_histogram_i_fifodata[115].IN1
in_iord_bl_call_histogram_i_fifodata[116] => in_iord_bl_call_histogram_i_fifodata[116].IN1
in_iord_bl_call_histogram_i_fifodata[117] => in_iord_bl_call_histogram_i_fifodata[117].IN1
in_iord_bl_call_histogram_i_fifodata[118] => in_iord_bl_call_histogram_i_fifodata[118].IN1
in_iord_bl_call_histogram_i_fifodata[119] => in_iord_bl_call_histogram_i_fifodata[119].IN1
in_iord_bl_call_histogram_i_fifodata[120] => in_iord_bl_call_histogram_i_fifodata[120].IN1
in_iord_bl_call_histogram_i_fifodata[121] => in_iord_bl_call_histogram_i_fifodata[121].IN1
in_iord_bl_call_histogram_i_fifodata[122] => in_iord_bl_call_histogram_i_fifodata[122].IN1
in_iord_bl_call_histogram_i_fifodata[123] => in_iord_bl_call_histogram_i_fifodata[123].IN1
in_iord_bl_call_histogram_i_fifodata[124] => in_iord_bl_call_histogram_i_fifodata[124].IN1
in_iord_bl_call_histogram_i_fifodata[125] => in_iord_bl_call_histogram_i_fifodata[125].IN1
in_iord_bl_call_histogram_i_fifodata[126] => in_iord_bl_call_histogram_i_fifodata[126].IN1
in_iord_bl_call_histogram_i_fifodata[127] => in_iord_bl_call_histogram_i_fifodata[127].IN1
in_iord_bl_call_histogram_i_fifodata[128] => in_iord_bl_call_histogram_i_fifodata[128].IN1
in_iord_bl_call_histogram_i_fifodata[129] => in_iord_bl_call_histogram_i_fifodata[129].IN1
in_iord_bl_call_histogram_i_fifodata[130] => in_iord_bl_call_histogram_i_fifodata[130].IN1
in_iord_bl_call_histogram_i_fifodata[131] => in_iord_bl_call_histogram_i_fifodata[131].IN1
in_iord_bl_call_histogram_i_fifodata[132] => in_iord_bl_call_histogram_i_fifodata[132].IN1
in_iord_bl_call_histogram_i_fifodata[133] => in_iord_bl_call_histogram_i_fifodata[133].IN1
in_iord_bl_call_histogram_i_fifodata[134] => in_iord_bl_call_histogram_i_fifodata[134].IN1
in_iord_bl_call_histogram_i_fifodata[135] => in_iord_bl_call_histogram_i_fifodata[135].IN1
in_iord_bl_call_histogram_i_fifodata[136] => in_iord_bl_call_histogram_i_fifodata[136].IN1
in_iord_bl_call_histogram_i_fifodata[137] => in_iord_bl_call_histogram_i_fifodata[137].IN1
in_iord_bl_call_histogram_i_fifodata[138] => in_iord_bl_call_histogram_i_fifodata[138].IN1
in_iord_bl_call_histogram_i_fifodata[139] => in_iord_bl_call_histogram_i_fifodata[139].IN1
in_iord_bl_call_histogram_i_fifodata[140] => in_iord_bl_call_histogram_i_fifodata[140].IN1
in_iord_bl_call_histogram_i_fifodata[141] => in_iord_bl_call_histogram_i_fifodata[141].IN1
in_iord_bl_call_histogram_i_fifodata[142] => in_iord_bl_call_histogram_i_fifodata[142].IN1
in_iord_bl_call_histogram_i_fifodata[143] => in_iord_bl_call_histogram_i_fifodata[143].IN1
in_iord_bl_call_histogram_i_fifodata[144] => in_iord_bl_call_histogram_i_fifodata[144].IN1
in_iord_bl_call_histogram_i_fifodata[145] => in_iord_bl_call_histogram_i_fifodata[145].IN1
in_iord_bl_call_histogram_i_fifodata[146] => in_iord_bl_call_histogram_i_fifodata[146].IN1
in_iord_bl_call_histogram_i_fifodata[147] => in_iord_bl_call_histogram_i_fifodata[147].IN1
in_iord_bl_call_histogram_i_fifodata[148] => in_iord_bl_call_histogram_i_fifodata[148].IN1
in_iord_bl_call_histogram_i_fifodata[149] => in_iord_bl_call_histogram_i_fifodata[149].IN1
in_iord_bl_call_histogram_i_fifodata[150] => in_iord_bl_call_histogram_i_fifodata[150].IN1
in_iord_bl_call_histogram_i_fifodata[151] => in_iord_bl_call_histogram_i_fifodata[151].IN1
in_iord_bl_call_histogram_i_fifodata[152] => in_iord_bl_call_histogram_i_fifodata[152].IN1
in_iord_bl_call_histogram_i_fifodata[153] => in_iord_bl_call_histogram_i_fifodata[153].IN1
in_iord_bl_call_histogram_i_fifodata[154] => in_iord_bl_call_histogram_i_fifodata[154].IN1
in_iord_bl_call_histogram_i_fifodata[155] => in_iord_bl_call_histogram_i_fifodata[155].IN1
in_iord_bl_call_histogram_i_fifodata[156] => in_iord_bl_call_histogram_i_fifodata[156].IN1
in_iord_bl_call_histogram_i_fifodata[157] => in_iord_bl_call_histogram_i_fifodata[157].IN1
in_iord_bl_call_histogram_i_fifodata[158] => in_iord_bl_call_histogram_i_fifodata[158].IN1
in_iord_bl_call_histogram_i_fifodata[159] => in_iord_bl_call_histogram_i_fifodata[159].IN1
in_iord_bl_call_histogram_i_fifodata[160] => in_iord_bl_call_histogram_i_fifodata[160].IN1
in_iord_bl_call_histogram_i_fifodata[161] => in_iord_bl_call_histogram_i_fifodata[161].IN1
in_iord_bl_call_histogram_i_fifodata[162] => in_iord_bl_call_histogram_i_fifodata[162].IN1
in_iord_bl_call_histogram_i_fifodata[163] => in_iord_bl_call_histogram_i_fifodata[163].IN1
in_iord_bl_call_histogram_i_fifodata[164] => in_iord_bl_call_histogram_i_fifodata[164].IN1
in_iord_bl_call_histogram_i_fifodata[165] => in_iord_bl_call_histogram_i_fifodata[165].IN1
in_iord_bl_call_histogram_i_fifodata[166] => in_iord_bl_call_histogram_i_fifodata[166].IN1
in_iord_bl_call_histogram_i_fifodata[167] => in_iord_bl_call_histogram_i_fifodata[167].IN1
in_iord_bl_call_histogram_i_fifodata[168] => in_iord_bl_call_histogram_i_fifodata[168].IN1
in_iord_bl_call_histogram_i_fifodata[169] => in_iord_bl_call_histogram_i_fifodata[169].IN1
in_iord_bl_call_histogram_i_fifodata[170] => in_iord_bl_call_histogram_i_fifodata[170].IN1
in_iord_bl_call_histogram_i_fifodata[171] => in_iord_bl_call_histogram_i_fifodata[171].IN1
in_iord_bl_call_histogram_i_fifodata[172] => in_iord_bl_call_histogram_i_fifodata[172].IN1
in_iord_bl_call_histogram_i_fifodata[173] => in_iord_bl_call_histogram_i_fifodata[173].IN1
in_iord_bl_call_histogram_i_fifodata[174] => in_iord_bl_call_histogram_i_fifodata[174].IN1
in_iord_bl_call_histogram_i_fifodata[175] => in_iord_bl_call_histogram_i_fifodata[175].IN1
in_iord_bl_call_histogram_i_fifodata[176] => in_iord_bl_call_histogram_i_fifodata[176].IN1
in_iord_bl_call_histogram_i_fifodata[177] => in_iord_bl_call_histogram_i_fifodata[177].IN1
in_iord_bl_call_histogram_i_fifodata[178] => in_iord_bl_call_histogram_i_fifodata[178].IN1
in_iord_bl_call_histogram_i_fifodata[179] => in_iord_bl_call_histogram_i_fifodata[179].IN1
in_iord_bl_call_histogram_i_fifodata[180] => in_iord_bl_call_histogram_i_fifodata[180].IN1
in_iord_bl_call_histogram_i_fifodata[181] => in_iord_bl_call_histogram_i_fifodata[181].IN1
in_iord_bl_call_histogram_i_fifodata[182] => in_iord_bl_call_histogram_i_fifodata[182].IN1
in_iord_bl_call_histogram_i_fifodata[183] => in_iord_bl_call_histogram_i_fifodata[183].IN1
in_iord_bl_call_histogram_i_fifodata[184] => in_iord_bl_call_histogram_i_fifodata[184].IN1
in_iord_bl_call_histogram_i_fifodata[185] => in_iord_bl_call_histogram_i_fifodata[185].IN1
in_iord_bl_call_histogram_i_fifodata[186] => in_iord_bl_call_histogram_i_fifodata[186].IN1
in_iord_bl_call_histogram_i_fifodata[187] => in_iord_bl_call_histogram_i_fifodata[187].IN1
in_iord_bl_call_histogram_i_fifodata[188] => in_iord_bl_call_histogram_i_fifodata[188].IN1
in_iord_bl_call_histogram_i_fifodata[189] => in_iord_bl_call_histogram_i_fifodata[189].IN1
in_iord_bl_call_histogram_i_fifodata[190] => in_iord_bl_call_histogram_i_fifodata[190].IN1
in_iord_bl_call_histogram_i_fifodata[191] => in_iord_bl_call_histogram_i_fifodata[191].IN1
in_iord_bl_call_histogram_i_fifodata[192] => in_iord_bl_call_histogram_i_fifodata[192].IN1
in_iord_bl_call_histogram_i_fifodata[193] => in_iord_bl_call_histogram_i_fifodata[193].IN1
in_iord_bl_call_histogram_i_fifodata[194] => in_iord_bl_call_histogram_i_fifodata[194].IN1
in_iord_bl_call_histogram_i_fifodata[195] => in_iord_bl_call_histogram_i_fifodata[195].IN1
in_iord_bl_call_histogram_i_fifodata[196] => in_iord_bl_call_histogram_i_fifodata[196].IN1
in_iord_bl_call_histogram_i_fifodata[197] => in_iord_bl_call_histogram_i_fifodata[197].IN1
in_iord_bl_call_histogram_i_fifodata[198] => in_iord_bl_call_histogram_i_fifodata[198].IN1
in_iord_bl_call_histogram_i_fifodata[199] => in_iord_bl_call_histogram_i_fifodata[199].IN1
in_iord_bl_call_histogram_i_fifodata[200] => in_iord_bl_call_histogram_i_fifodata[200].IN1
in_iord_bl_call_histogram_i_fifodata[201] => in_iord_bl_call_histogram_i_fifodata[201].IN1
in_iord_bl_call_histogram_i_fifodata[202] => in_iord_bl_call_histogram_i_fifodata[202].IN1
in_iord_bl_call_histogram_i_fifodata[203] => in_iord_bl_call_histogram_i_fifodata[203].IN1
in_iord_bl_call_histogram_i_fifodata[204] => in_iord_bl_call_histogram_i_fifodata[204].IN1
in_iord_bl_call_histogram_i_fifodata[205] => in_iord_bl_call_histogram_i_fifodata[205].IN1
in_iord_bl_call_histogram_i_fifodata[206] => in_iord_bl_call_histogram_i_fifodata[206].IN1
in_iord_bl_call_histogram_i_fifodata[207] => in_iord_bl_call_histogram_i_fifodata[207].IN1
in_iord_bl_call_histogram_i_fifodata[208] => in_iord_bl_call_histogram_i_fifodata[208].IN1
in_iord_bl_call_histogram_i_fifodata[209] => in_iord_bl_call_histogram_i_fifodata[209].IN1
in_iord_bl_call_histogram_i_fifodata[210] => in_iord_bl_call_histogram_i_fifodata[210].IN1
in_iord_bl_call_histogram_i_fifodata[211] => in_iord_bl_call_histogram_i_fifodata[211].IN1
in_iord_bl_call_histogram_i_fifodata[212] => in_iord_bl_call_histogram_i_fifodata[212].IN1
in_iord_bl_call_histogram_i_fifodata[213] => in_iord_bl_call_histogram_i_fifodata[213].IN1
in_iord_bl_call_histogram_i_fifodata[214] => in_iord_bl_call_histogram_i_fifodata[214].IN1
in_iord_bl_call_histogram_i_fifodata[215] => in_iord_bl_call_histogram_i_fifodata[215].IN1
in_iord_bl_call_histogram_i_fifodata[216] => in_iord_bl_call_histogram_i_fifodata[216].IN1
in_iord_bl_call_histogram_i_fifodata[217] => in_iord_bl_call_histogram_i_fifodata[217].IN1
in_iord_bl_call_histogram_i_fifodata[218] => in_iord_bl_call_histogram_i_fifodata[218].IN1
in_iord_bl_call_histogram_i_fifodata[219] => in_iord_bl_call_histogram_i_fifodata[219].IN1
in_iord_bl_call_histogram_i_fifodata[220] => in_iord_bl_call_histogram_i_fifodata[220].IN1
in_iord_bl_call_histogram_i_fifodata[221] => in_iord_bl_call_histogram_i_fifodata[221].IN1
in_iord_bl_call_histogram_i_fifodata[222] => in_iord_bl_call_histogram_i_fifodata[222].IN1
in_iord_bl_call_histogram_i_fifodata[223] => in_iord_bl_call_histogram_i_fifodata[223].IN1
in_iord_bl_call_histogram_i_fifodata[224] => in_iord_bl_call_histogram_i_fifodata[224].IN1
in_iord_bl_call_histogram_i_fifodata[225] => in_iord_bl_call_histogram_i_fifodata[225].IN1
in_iord_bl_call_histogram_i_fifodata[226] => in_iord_bl_call_histogram_i_fifodata[226].IN1
in_iord_bl_call_histogram_i_fifodata[227] => in_iord_bl_call_histogram_i_fifodata[227].IN1
in_iord_bl_call_histogram_i_fifodata[228] => in_iord_bl_call_histogram_i_fifodata[228].IN1
in_iord_bl_call_histogram_i_fifodata[229] => in_iord_bl_call_histogram_i_fifodata[229].IN1
in_iord_bl_call_histogram_i_fifodata[230] => in_iord_bl_call_histogram_i_fifodata[230].IN1
in_iord_bl_call_histogram_i_fifodata[231] => in_iord_bl_call_histogram_i_fifodata[231].IN1
in_iord_bl_call_histogram_i_fifodata[232] => in_iord_bl_call_histogram_i_fifodata[232].IN1
in_iord_bl_call_histogram_i_fifodata[233] => in_iord_bl_call_histogram_i_fifodata[233].IN1
in_iord_bl_call_histogram_i_fifodata[234] => in_iord_bl_call_histogram_i_fifodata[234].IN1
in_iord_bl_call_histogram_i_fifodata[235] => in_iord_bl_call_histogram_i_fifodata[235].IN1
in_iord_bl_call_histogram_i_fifodata[236] => in_iord_bl_call_histogram_i_fifodata[236].IN1
in_iord_bl_call_histogram_i_fifodata[237] => in_iord_bl_call_histogram_i_fifodata[237].IN1
in_iord_bl_call_histogram_i_fifodata[238] => in_iord_bl_call_histogram_i_fifodata[238].IN1
in_iord_bl_call_histogram_i_fifodata[239] => in_iord_bl_call_histogram_i_fifodata[239].IN1
in_iord_bl_call_histogram_i_fifodata[240] => in_iord_bl_call_histogram_i_fifodata[240].IN1
in_iord_bl_call_histogram_i_fifodata[241] => in_iord_bl_call_histogram_i_fifodata[241].IN1
in_iord_bl_call_histogram_i_fifodata[242] => in_iord_bl_call_histogram_i_fifodata[242].IN1
in_iord_bl_call_histogram_i_fifodata[243] => in_iord_bl_call_histogram_i_fifodata[243].IN1
in_iord_bl_call_histogram_i_fifodata[244] => in_iord_bl_call_histogram_i_fifodata[244].IN1
in_iord_bl_call_histogram_i_fifodata[245] => in_iord_bl_call_histogram_i_fifodata[245].IN1
in_iord_bl_call_histogram_i_fifodata[246] => in_iord_bl_call_histogram_i_fifodata[246].IN1
in_iord_bl_call_histogram_i_fifodata[247] => in_iord_bl_call_histogram_i_fifodata[247].IN1
in_iord_bl_call_histogram_i_fifodata[248] => in_iord_bl_call_histogram_i_fifodata[248].IN1
in_iord_bl_call_histogram_i_fifodata[249] => in_iord_bl_call_histogram_i_fifodata[249].IN1
in_iord_bl_call_histogram_i_fifodata[250] => in_iord_bl_call_histogram_i_fifodata[250].IN1
in_iord_bl_call_histogram_i_fifodata[251] => in_iord_bl_call_histogram_i_fifodata[251].IN1
in_iord_bl_call_histogram_i_fifodata[252] => in_iord_bl_call_histogram_i_fifodata[252].IN1
in_iord_bl_call_histogram_i_fifodata[253] => in_iord_bl_call_histogram_i_fifodata[253].IN1
in_iord_bl_call_histogram_i_fifodata[254] => in_iord_bl_call_histogram_i_fifodata[254].IN1
in_iord_bl_call_histogram_i_fifodata[255] => in_iord_bl_call_histogram_i_fifodata[255].IN1
in_iord_bl_call_histogram_i_fifovalid[0] => in_iord_bl_call_histogram_i_fifovalid[0].IN1
in_iowr_bl_return_histogram_i_fifoready[0] => in_iowr_bl_return_histogram_i_fifoready[0].IN1
in_lm1_histogram_avm_readdata[0] => in_lm1_histogram_avm_readdata[0].IN1
in_lm1_histogram_avm_readdata[1] => in_lm1_histogram_avm_readdata[1].IN1
in_lm1_histogram_avm_readdata[2] => in_lm1_histogram_avm_readdata[2].IN1
in_lm1_histogram_avm_readdata[3] => in_lm1_histogram_avm_readdata[3].IN1
in_lm1_histogram_avm_readdata[4] => in_lm1_histogram_avm_readdata[4].IN1
in_lm1_histogram_avm_readdata[5] => in_lm1_histogram_avm_readdata[5].IN1
in_lm1_histogram_avm_readdata[6] => in_lm1_histogram_avm_readdata[6].IN1
in_lm1_histogram_avm_readdata[7] => in_lm1_histogram_avm_readdata[7].IN1
in_lm1_histogram_avm_readdata[8] => in_lm1_histogram_avm_readdata[8].IN1
in_lm1_histogram_avm_readdata[9] => in_lm1_histogram_avm_readdata[9].IN1
in_lm1_histogram_avm_readdata[10] => in_lm1_histogram_avm_readdata[10].IN1
in_lm1_histogram_avm_readdata[11] => in_lm1_histogram_avm_readdata[11].IN1
in_lm1_histogram_avm_readdata[12] => in_lm1_histogram_avm_readdata[12].IN1
in_lm1_histogram_avm_readdata[13] => in_lm1_histogram_avm_readdata[13].IN1
in_lm1_histogram_avm_readdata[14] => in_lm1_histogram_avm_readdata[14].IN1
in_lm1_histogram_avm_readdata[15] => in_lm1_histogram_avm_readdata[15].IN1
in_lm1_histogram_avm_readdata[16] => in_lm1_histogram_avm_readdata[16].IN1
in_lm1_histogram_avm_readdata[17] => in_lm1_histogram_avm_readdata[17].IN1
in_lm1_histogram_avm_readdata[18] => in_lm1_histogram_avm_readdata[18].IN1
in_lm1_histogram_avm_readdata[19] => in_lm1_histogram_avm_readdata[19].IN1
in_lm1_histogram_avm_readdata[20] => in_lm1_histogram_avm_readdata[20].IN1
in_lm1_histogram_avm_readdata[21] => in_lm1_histogram_avm_readdata[21].IN1
in_lm1_histogram_avm_readdata[22] => in_lm1_histogram_avm_readdata[22].IN1
in_lm1_histogram_avm_readdata[23] => in_lm1_histogram_avm_readdata[23].IN1
in_lm1_histogram_avm_readdata[24] => in_lm1_histogram_avm_readdata[24].IN1
in_lm1_histogram_avm_readdata[25] => in_lm1_histogram_avm_readdata[25].IN1
in_lm1_histogram_avm_readdata[26] => in_lm1_histogram_avm_readdata[26].IN1
in_lm1_histogram_avm_readdata[27] => in_lm1_histogram_avm_readdata[27].IN1
in_lm1_histogram_avm_readdata[28] => in_lm1_histogram_avm_readdata[28].IN1
in_lm1_histogram_avm_readdata[29] => in_lm1_histogram_avm_readdata[29].IN1
in_lm1_histogram_avm_readdata[30] => in_lm1_histogram_avm_readdata[30].IN1
in_lm1_histogram_avm_readdata[31] => in_lm1_histogram_avm_readdata[31].IN1
in_lm1_histogram_avm_readdatavalid[0] => in_lm1_histogram_avm_readdatavalid[0].IN1
in_lm1_histogram_avm_waitrequest[0] => in_lm1_histogram_avm_waitrequest[0].IN1
in_lm1_histogram_avm_writeack[0] => in_lm1_histogram_avm_writeack[0].IN1
in_lm22_histogram_avm_readdata[0] => in_lm22_histogram_avm_readdata[0].IN1
in_lm22_histogram_avm_readdata[1] => in_lm22_histogram_avm_readdata[1].IN1
in_lm22_histogram_avm_readdata[2] => in_lm22_histogram_avm_readdata[2].IN1
in_lm22_histogram_avm_readdata[3] => in_lm22_histogram_avm_readdata[3].IN1
in_lm22_histogram_avm_readdata[4] => in_lm22_histogram_avm_readdata[4].IN1
in_lm22_histogram_avm_readdata[5] => in_lm22_histogram_avm_readdata[5].IN1
in_lm22_histogram_avm_readdata[6] => in_lm22_histogram_avm_readdata[6].IN1
in_lm22_histogram_avm_readdata[7] => in_lm22_histogram_avm_readdata[7].IN1
in_lm22_histogram_avm_readdata[8] => in_lm22_histogram_avm_readdata[8].IN1
in_lm22_histogram_avm_readdata[9] => in_lm22_histogram_avm_readdata[9].IN1
in_lm22_histogram_avm_readdata[10] => in_lm22_histogram_avm_readdata[10].IN1
in_lm22_histogram_avm_readdata[11] => in_lm22_histogram_avm_readdata[11].IN1
in_lm22_histogram_avm_readdata[12] => in_lm22_histogram_avm_readdata[12].IN1
in_lm22_histogram_avm_readdata[13] => in_lm22_histogram_avm_readdata[13].IN1
in_lm22_histogram_avm_readdata[14] => in_lm22_histogram_avm_readdata[14].IN1
in_lm22_histogram_avm_readdata[15] => in_lm22_histogram_avm_readdata[15].IN1
in_lm22_histogram_avm_readdata[16] => in_lm22_histogram_avm_readdata[16].IN1
in_lm22_histogram_avm_readdata[17] => in_lm22_histogram_avm_readdata[17].IN1
in_lm22_histogram_avm_readdata[18] => in_lm22_histogram_avm_readdata[18].IN1
in_lm22_histogram_avm_readdata[19] => in_lm22_histogram_avm_readdata[19].IN1
in_lm22_histogram_avm_readdata[20] => in_lm22_histogram_avm_readdata[20].IN1
in_lm22_histogram_avm_readdata[21] => in_lm22_histogram_avm_readdata[21].IN1
in_lm22_histogram_avm_readdata[22] => in_lm22_histogram_avm_readdata[22].IN1
in_lm22_histogram_avm_readdata[23] => in_lm22_histogram_avm_readdata[23].IN1
in_lm22_histogram_avm_readdata[24] => in_lm22_histogram_avm_readdata[24].IN1
in_lm22_histogram_avm_readdata[25] => in_lm22_histogram_avm_readdata[25].IN1
in_lm22_histogram_avm_readdata[26] => in_lm22_histogram_avm_readdata[26].IN1
in_lm22_histogram_avm_readdata[27] => in_lm22_histogram_avm_readdata[27].IN1
in_lm22_histogram_avm_readdata[28] => in_lm22_histogram_avm_readdata[28].IN1
in_lm22_histogram_avm_readdata[29] => in_lm22_histogram_avm_readdata[29].IN1
in_lm22_histogram_avm_readdata[30] => in_lm22_histogram_avm_readdata[30].IN1
in_lm22_histogram_avm_readdata[31] => in_lm22_histogram_avm_readdata[31].IN1
in_lm22_histogram_avm_readdatavalid[0] => in_lm22_histogram_avm_readdatavalid[0].IN1
in_lm22_histogram_avm_waitrequest[0] => in_lm22_histogram_avm_waitrequest[0].IN1
in_lm22_histogram_avm_writeack[0] => in_lm22_histogram_avm_writeack[0].IN1
in_lm43_histogram_avm_readdata[0] => in_lm43_histogram_avm_readdata[0].IN1
in_lm43_histogram_avm_readdata[1] => in_lm43_histogram_avm_readdata[1].IN1
in_lm43_histogram_avm_readdata[2] => in_lm43_histogram_avm_readdata[2].IN1
in_lm43_histogram_avm_readdata[3] => in_lm43_histogram_avm_readdata[3].IN1
in_lm43_histogram_avm_readdata[4] => in_lm43_histogram_avm_readdata[4].IN1
in_lm43_histogram_avm_readdata[5] => in_lm43_histogram_avm_readdata[5].IN1
in_lm43_histogram_avm_readdata[6] => in_lm43_histogram_avm_readdata[6].IN1
in_lm43_histogram_avm_readdata[7] => in_lm43_histogram_avm_readdata[7].IN1
in_lm43_histogram_avm_readdata[8] => in_lm43_histogram_avm_readdata[8].IN1
in_lm43_histogram_avm_readdata[9] => in_lm43_histogram_avm_readdata[9].IN1
in_lm43_histogram_avm_readdata[10] => in_lm43_histogram_avm_readdata[10].IN1
in_lm43_histogram_avm_readdata[11] => in_lm43_histogram_avm_readdata[11].IN1
in_lm43_histogram_avm_readdata[12] => in_lm43_histogram_avm_readdata[12].IN1
in_lm43_histogram_avm_readdata[13] => in_lm43_histogram_avm_readdata[13].IN1
in_lm43_histogram_avm_readdata[14] => in_lm43_histogram_avm_readdata[14].IN1
in_lm43_histogram_avm_readdata[15] => in_lm43_histogram_avm_readdata[15].IN1
in_lm43_histogram_avm_readdata[16] => in_lm43_histogram_avm_readdata[16].IN1
in_lm43_histogram_avm_readdata[17] => in_lm43_histogram_avm_readdata[17].IN1
in_lm43_histogram_avm_readdata[18] => in_lm43_histogram_avm_readdata[18].IN1
in_lm43_histogram_avm_readdata[19] => in_lm43_histogram_avm_readdata[19].IN1
in_lm43_histogram_avm_readdata[20] => in_lm43_histogram_avm_readdata[20].IN1
in_lm43_histogram_avm_readdata[21] => in_lm43_histogram_avm_readdata[21].IN1
in_lm43_histogram_avm_readdata[22] => in_lm43_histogram_avm_readdata[22].IN1
in_lm43_histogram_avm_readdata[23] => in_lm43_histogram_avm_readdata[23].IN1
in_lm43_histogram_avm_readdata[24] => in_lm43_histogram_avm_readdata[24].IN1
in_lm43_histogram_avm_readdata[25] => in_lm43_histogram_avm_readdata[25].IN1
in_lm43_histogram_avm_readdata[26] => in_lm43_histogram_avm_readdata[26].IN1
in_lm43_histogram_avm_readdata[27] => in_lm43_histogram_avm_readdata[27].IN1
in_lm43_histogram_avm_readdata[28] => in_lm43_histogram_avm_readdata[28].IN1
in_lm43_histogram_avm_readdata[29] => in_lm43_histogram_avm_readdata[29].IN1
in_lm43_histogram_avm_readdata[30] => in_lm43_histogram_avm_readdata[30].IN1
in_lm43_histogram_avm_readdata[31] => in_lm43_histogram_avm_readdata[31].IN1
in_lm43_histogram_avm_readdatavalid[0] => in_lm43_histogram_avm_readdatavalid[0].IN1
in_lm43_histogram_avm_waitrequest[0] => in_lm43_histogram_avm_waitrequest[0].IN1
in_lm43_histogram_avm_writeack[0] => in_lm43_histogram_avm_writeack[0].IN1
in_memdep_histogram_avm_readdata[0] => in_memdep_histogram_avm_readdata[0].IN1
in_memdep_histogram_avm_readdata[1] => in_memdep_histogram_avm_readdata[1].IN1
in_memdep_histogram_avm_readdata[2] => in_memdep_histogram_avm_readdata[2].IN1
in_memdep_histogram_avm_readdata[3] => in_memdep_histogram_avm_readdata[3].IN1
in_memdep_histogram_avm_readdata[4] => in_memdep_histogram_avm_readdata[4].IN1
in_memdep_histogram_avm_readdata[5] => in_memdep_histogram_avm_readdata[5].IN1
in_memdep_histogram_avm_readdata[6] => in_memdep_histogram_avm_readdata[6].IN1
in_memdep_histogram_avm_readdata[7] => in_memdep_histogram_avm_readdata[7].IN1
in_memdep_histogram_avm_readdata[8] => in_memdep_histogram_avm_readdata[8].IN1
in_memdep_histogram_avm_readdata[9] => in_memdep_histogram_avm_readdata[9].IN1
in_memdep_histogram_avm_readdata[10] => in_memdep_histogram_avm_readdata[10].IN1
in_memdep_histogram_avm_readdata[11] => in_memdep_histogram_avm_readdata[11].IN1
in_memdep_histogram_avm_readdata[12] => in_memdep_histogram_avm_readdata[12].IN1
in_memdep_histogram_avm_readdata[13] => in_memdep_histogram_avm_readdata[13].IN1
in_memdep_histogram_avm_readdata[14] => in_memdep_histogram_avm_readdata[14].IN1
in_memdep_histogram_avm_readdata[15] => in_memdep_histogram_avm_readdata[15].IN1
in_memdep_histogram_avm_readdata[16] => in_memdep_histogram_avm_readdata[16].IN1
in_memdep_histogram_avm_readdata[17] => in_memdep_histogram_avm_readdata[17].IN1
in_memdep_histogram_avm_readdata[18] => in_memdep_histogram_avm_readdata[18].IN1
in_memdep_histogram_avm_readdata[19] => in_memdep_histogram_avm_readdata[19].IN1
in_memdep_histogram_avm_readdata[20] => in_memdep_histogram_avm_readdata[20].IN1
in_memdep_histogram_avm_readdata[21] => in_memdep_histogram_avm_readdata[21].IN1
in_memdep_histogram_avm_readdata[22] => in_memdep_histogram_avm_readdata[22].IN1
in_memdep_histogram_avm_readdata[23] => in_memdep_histogram_avm_readdata[23].IN1
in_memdep_histogram_avm_readdata[24] => in_memdep_histogram_avm_readdata[24].IN1
in_memdep_histogram_avm_readdata[25] => in_memdep_histogram_avm_readdata[25].IN1
in_memdep_histogram_avm_readdata[26] => in_memdep_histogram_avm_readdata[26].IN1
in_memdep_histogram_avm_readdata[27] => in_memdep_histogram_avm_readdata[27].IN1
in_memdep_histogram_avm_readdata[28] => in_memdep_histogram_avm_readdata[28].IN1
in_memdep_histogram_avm_readdata[29] => in_memdep_histogram_avm_readdata[29].IN1
in_memdep_histogram_avm_readdata[30] => in_memdep_histogram_avm_readdata[30].IN1
in_memdep_histogram_avm_readdata[31] => in_memdep_histogram_avm_readdata[31].IN1
in_memdep_histogram_avm_readdatavalid[0] => in_memdep_histogram_avm_readdatavalid[0].IN1
in_memdep_histogram_avm_waitrequest[0] => in_memdep_histogram_avm_waitrequest[0].IN1
in_memdep_histogram_avm_writeack[0] => in_memdep_histogram_avm_writeack[0].IN1
in_stall_in[0] => ~NO_FANOUT~
in_start[0] => in_start[0].IN1
in_valid_in[0] => in_valid_in[0].IN2
out_iord_bl_call_histogram_o_fifoalmost_full[0] <= histogram_bb_B1_start:thebb_histogram_B1_start.out_iord_bl_call_histogram_o_fifoalmost_full
out_iord_bl_call_histogram_o_fifoready[0] <= histogram_bb_B1_start:thebb_histogram_B1_start.out_iord_bl_call_histogram_o_fifoready
out_iowr_bl_return_histogram_o_fifodata[0] <= histogram_bb_B3:thebb_histogram_B3.out_iowr_bl_return_histogram_o_fifodata
out_iowr_bl_return_histogram_o_fifovalid[0] <= histogram_bb_B3:thebb_histogram_B3.out_iowr_bl_return_histogram_o_fifovalid
out_lm1_histogram_avm_address[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[1] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[2] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[3] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[4] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[5] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[6] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[7] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[8] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[9] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[10] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[11] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[12] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[13] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[14] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[15] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[16] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[17] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[18] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[19] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[20] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[21] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[22] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[23] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[24] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[25] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[26] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[27] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[28] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[29] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[30] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[31] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_address
out_lm1_histogram_avm_burstcount[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_burstcount
out_lm1_histogram_avm_byteenable[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_byteenable
out_lm1_histogram_avm_byteenable[1] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_byteenable
out_lm1_histogram_avm_byteenable[2] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_byteenable
out_lm1_histogram_avm_byteenable[3] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_byteenable
out_lm1_histogram_avm_enable[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_enable
out_lm1_histogram_avm_read[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_read
out_lm1_histogram_avm_write[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_write
out_lm1_histogram_avm_writedata[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[1] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[2] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[3] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[4] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[5] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[6] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[7] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[8] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[9] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[10] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[11] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[12] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[13] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[14] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[15] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[16] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[17] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[18] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[19] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[20] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[21] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[22] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[23] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[24] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[25] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[26] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[27] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[28] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[29] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[30] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[31] <= histogram_bb_B2:thebb_histogram_B2.out_lm1_histogram_avm_writedata
out_lm22_histogram_avm_address[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[1] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[2] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[3] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[4] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[5] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[6] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[7] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[8] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[9] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[10] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[11] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[12] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[13] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[14] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[15] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[16] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[17] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[18] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[19] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[20] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[21] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[22] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[23] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[24] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[25] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[26] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[27] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[28] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[29] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[30] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[31] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_address
out_lm22_histogram_avm_burstcount[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_burstcount
out_lm22_histogram_avm_byteenable[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_byteenable
out_lm22_histogram_avm_byteenable[1] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_byteenable
out_lm22_histogram_avm_byteenable[2] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_byteenable
out_lm22_histogram_avm_byteenable[3] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_byteenable
out_lm22_histogram_avm_enable[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_enable
out_lm22_histogram_avm_read[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_read
out_lm22_histogram_avm_write[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_write
out_lm22_histogram_avm_writedata[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[1] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[2] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[3] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[4] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[5] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[6] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[7] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[8] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[9] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[10] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[11] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[12] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[13] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[14] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[15] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[16] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[17] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[18] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[19] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[20] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[21] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[22] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[23] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[24] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[25] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[26] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[27] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[28] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[29] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[30] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[31] <= histogram_bb_B2:thebb_histogram_B2.out_lm22_histogram_avm_writedata
out_lm43_histogram_avm_address[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[1] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[2] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[3] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[4] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[5] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[6] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[7] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[8] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[9] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[10] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[11] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[12] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[13] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[14] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[15] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[16] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[17] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[18] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[19] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[20] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[21] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[22] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[23] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[24] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[25] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[26] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[27] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[28] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[29] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[30] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[31] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_address
out_lm43_histogram_avm_burstcount[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_burstcount
out_lm43_histogram_avm_byteenable[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_byteenable
out_lm43_histogram_avm_byteenable[1] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_byteenable
out_lm43_histogram_avm_byteenable[2] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_byteenable
out_lm43_histogram_avm_byteenable[3] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_byteenable
out_lm43_histogram_avm_enable[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_enable
out_lm43_histogram_avm_read[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_read
out_lm43_histogram_avm_write[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_write
out_lm43_histogram_avm_writedata[0] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[1] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[2] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[3] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[4] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[5] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[6] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[7] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[8] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[9] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[10] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[11] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[12] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[13] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[14] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[15] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[16] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[17] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[18] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[19] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[20] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[21] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[22] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[23] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[24] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[25] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[26] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[27] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[28] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[29] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[30] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[31] <= histogram_bb_B2:thebb_histogram_B2.out_lm43_histogram_avm_writedata
out_memdep_histogram_avm_address[0] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[1] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[2] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[3] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[4] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[5] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[6] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[7] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[8] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[9] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[10] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[11] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[12] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[13] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[14] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[15] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[16] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[17] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[18] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[19] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[20] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[21] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[22] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[23] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[24] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[25] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[26] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[27] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[28] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[29] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[30] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[31] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_address
out_memdep_histogram_avm_burstcount[0] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_burstcount
out_memdep_histogram_avm_byteenable[0] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_byteenable
out_memdep_histogram_avm_byteenable[1] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_byteenable
out_memdep_histogram_avm_byteenable[2] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_byteenable
out_memdep_histogram_avm_byteenable[3] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_byteenable
out_memdep_histogram_avm_enable[0] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_enable
out_memdep_histogram_avm_read[0] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_read
out_memdep_histogram_avm_write[0] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_write
out_memdep_histogram_avm_writedata[0] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[1] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[2] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[3] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[4] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[5] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[6] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[7] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[8] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[9] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[10] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[11] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[12] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[13] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[14] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[15] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[16] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[17] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[18] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[19] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[20] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[21] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[22] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[23] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[24] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[25] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[26] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[27] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[28] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[29] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[30] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[31] <= histogram_bb_B2:thebb_histogram_B2.out_memdep_histogram_avm_writedata
out_o_active_memdep[0] <= histogram_bb_B2:thebb_histogram_B2.out_lsu_memdep_o_active
out_stall_out[0] <= histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce.out_stall_out_0
out_valid_out[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => clock.IN12
resetn => resetn.IN12


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo_stall_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo_valid_in_bitsignaltemp.IN1
out_almost_full[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo.almost_full
out_data_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo.data_out
out_data_out[1] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo.data_out
out_stall_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo.stall_out
out_valid_out[0] <= acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo.valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
valid_in => valid_out.DATAIN
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.DATAIN
stall_out <= stall_in.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= <GND>
full <= <GND>
almost_full <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3_sr_0:thebb_histogram_B3_sr_0_aunroll_x
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_i_llvm_fpga_pipeline_keep_going_4_sr:thei_llvm_fpga_pipeline_keep_going_histogram4_sr
in_i_data[0] => data_mux_q.DATAA
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2
in_flush[0] => in_flush[0].IN1
in_forked_0[0] => in_forked_0[0].IN1
in_forked_1[0] => in_forked_1[0].IN1
in_intel_reserved_ffwd_0_0[0] => in_intel_reserved_ffwd_0_0[0].IN1
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_intel_reserved_ffwd_2_0[0] => in_intel_reserved_ffwd_2_0[0].IN1
in_intel_reserved_ffwd_2_0[1] => in_intel_reserved_ffwd_2_0[1].IN1
in_intel_reserved_ffwd_2_0[2] => in_intel_reserved_ffwd_2_0[2].IN1
in_intel_reserved_ffwd_2_0[3] => in_intel_reserved_ffwd_2_0[3].IN1
in_intel_reserved_ffwd_2_0[4] => in_intel_reserved_ffwd_2_0[4].IN1
in_intel_reserved_ffwd_2_0[5] => in_intel_reserved_ffwd_2_0[5].IN1
in_intel_reserved_ffwd_2_0[6] => in_intel_reserved_ffwd_2_0[6].IN1
in_intel_reserved_ffwd_2_0[7] => in_intel_reserved_ffwd_2_0[7].IN1
in_intel_reserved_ffwd_2_0[8] => in_intel_reserved_ffwd_2_0[8].IN1
in_intel_reserved_ffwd_2_0[9] => in_intel_reserved_ffwd_2_0[9].IN1
in_intel_reserved_ffwd_2_0[10] => in_intel_reserved_ffwd_2_0[10].IN1
in_intel_reserved_ffwd_2_0[11] => in_intel_reserved_ffwd_2_0[11].IN1
in_intel_reserved_ffwd_2_0[12] => in_intel_reserved_ffwd_2_0[12].IN1
in_intel_reserved_ffwd_2_0[13] => in_intel_reserved_ffwd_2_0[13].IN1
in_intel_reserved_ffwd_2_0[14] => in_intel_reserved_ffwd_2_0[14].IN1
in_intel_reserved_ffwd_2_0[15] => in_intel_reserved_ffwd_2_0[15].IN1
in_intel_reserved_ffwd_2_0[16] => in_intel_reserved_ffwd_2_0[16].IN1
in_intel_reserved_ffwd_2_0[17] => in_intel_reserved_ffwd_2_0[17].IN1
in_intel_reserved_ffwd_2_0[18] => in_intel_reserved_ffwd_2_0[18].IN1
in_intel_reserved_ffwd_2_0[19] => in_intel_reserved_ffwd_2_0[19].IN1
in_intel_reserved_ffwd_2_0[20] => in_intel_reserved_ffwd_2_0[20].IN1
in_intel_reserved_ffwd_2_0[21] => in_intel_reserved_ffwd_2_0[21].IN1
in_intel_reserved_ffwd_2_0[22] => in_intel_reserved_ffwd_2_0[22].IN1
in_intel_reserved_ffwd_2_0[23] => in_intel_reserved_ffwd_2_0[23].IN1
in_intel_reserved_ffwd_2_0[24] => in_intel_reserved_ffwd_2_0[24].IN1
in_intel_reserved_ffwd_2_0[25] => in_intel_reserved_ffwd_2_0[25].IN1
in_intel_reserved_ffwd_2_0[26] => in_intel_reserved_ffwd_2_0[26].IN1
in_intel_reserved_ffwd_2_0[27] => in_intel_reserved_ffwd_2_0[27].IN1
in_intel_reserved_ffwd_2_0[28] => in_intel_reserved_ffwd_2_0[28].IN1
in_intel_reserved_ffwd_2_0[29] => in_intel_reserved_ffwd_2_0[29].IN1
in_intel_reserved_ffwd_2_0[30] => in_intel_reserved_ffwd_2_0[30].IN1
in_intel_reserved_ffwd_2_0[31] => in_intel_reserved_ffwd_2_0[31].IN1
in_intel_reserved_ffwd_2_0[32] => in_intel_reserved_ffwd_2_0[32].IN1
in_intel_reserved_ffwd_2_0[33] => in_intel_reserved_ffwd_2_0[33].IN1
in_intel_reserved_ffwd_2_0[34] => in_intel_reserved_ffwd_2_0[34].IN1
in_intel_reserved_ffwd_2_0[35] => in_intel_reserved_ffwd_2_0[35].IN1
in_intel_reserved_ffwd_2_0[36] => in_intel_reserved_ffwd_2_0[36].IN1
in_intel_reserved_ffwd_2_0[37] => in_intel_reserved_ffwd_2_0[37].IN1
in_intel_reserved_ffwd_2_0[38] => in_intel_reserved_ffwd_2_0[38].IN1
in_intel_reserved_ffwd_2_0[39] => in_intel_reserved_ffwd_2_0[39].IN1
in_intel_reserved_ffwd_2_0[40] => in_intel_reserved_ffwd_2_0[40].IN1
in_intel_reserved_ffwd_2_0[41] => in_intel_reserved_ffwd_2_0[41].IN1
in_intel_reserved_ffwd_2_0[42] => in_intel_reserved_ffwd_2_0[42].IN1
in_intel_reserved_ffwd_2_0[43] => in_intel_reserved_ffwd_2_0[43].IN1
in_intel_reserved_ffwd_2_0[44] => in_intel_reserved_ffwd_2_0[44].IN1
in_intel_reserved_ffwd_2_0[45] => in_intel_reserved_ffwd_2_0[45].IN1
in_intel_reserved_ffwd_2_0[46] => in_intel_reserved_ffwd_2_0[46].IN1
in_intel_reserved_ffwd_2_0[47] => in_intel_reserved_ffwd_2_0[47].IN1
in_intel_reserved_ffwd_2_0[48] => in_intel_reserved_ffwd_2_0[48].IN1
in_intel_reserved_ffwd_2_0[49] => in_intel_reserved_ffwd_2_0[49].IN1
in_intel_reserved_ffwd_2_0[50] => in_intel_reserved_ffwd_2_0[50].IN1
in_intel_reserved_ffwd_2_0[51] => in_intel_reserved_ffwd_2_0[51].IN1
in_intel_reserved_ffwd_2_0[52] => in_intel_reserved_ffwd_2_0[52].IN1
in_intel_reserved_ffwd_2_0[53] => in_intel_reserved_ffwd_2_0[53].IN1
in_intel_reserved_ffwd_2_0[54] => in_intel_reserved_ffwd_2_0[54].IN1
in_intel_reserved_ffwd_2_0[55] => in_intel_reserved_ffwd_2_0[55].IN1
in_intel_reserved_ffwd_2_0[56] => in_intel_reserved_ffwd_2_0[56].IN1
in_intel_reserved_ffwd_2_0[57] => in_intel_reserved_ffwd_2_0[57].IN1
in_intel_reserved_ffwd_2_0[58] => in_intel_reserved_ffwd_2_0[58].IN1
in_intel_reserved_ffwd_2_0[59] => in_intel_reserved_ffwd_2_0[59].IN1
in_intel_reserved_ffwd_2_0[60] => in_intel_reserved_ffwd_2_0[60].IN1
in_intel_reserved_ffwd_2_0[61] => in_intel_reserved_ffwd_2_0[61].IN1
in_intel_reserved_ffwd_2_0[62] => in_intel_reserved_ffwd_2_0[62].IN1
in_intel_reserved_ffwd_2_0[63] => in_intel_reserved_ffwd_2_0[63].IN1
in_intel_reserved_ffwd_3_0[0] => in_intel_reserved_ffwd_3_0[0].IN1
in_intel_reserved_ffwd_3_0[1] => in_intel_reserved_ffwd_3_0[1].IN1
in_intel_reserved_ffwd_3_0[2] => in_intel_reserved_ffwd_3_0[2].IN1
in_intel_reserved_ffwd_3_0[3] => in_intel_reserved_ffwd_3_0[3].IN1
in_intel_reserved_ffwd_3_0[4] => in_intel_reserved_ffwd_3_0[4].IN1
in_intel_reserved_ffwd_3_0[5] => in_intel_reserved_ffwd_3_0[5].IN1
in_intel_reserved_ffwd_3_0[6] => in_intel_reserved_ffwd_3_0[6].IN1
in_intel_reserved_ffwd_3_0[7] => in_intel_reserved_ffwd_3_0[7].IN1
in_intel_reserved_ffwd_3_0[8] => in_intel_reserved_ffwd_3_0[8].IN1
in_intel_reserved_ffwd_3_0[9] => in_intel_reserved_ffwd_3_0[9].IN1
in_intel_reserved_ffwd_3_0[10] => in_intel_reserved_ffwd_3_0[10].IN1
in_intel_reserved_ffwd_3_0[11] => in_intel_reserved_ffwd_3_0[11].IN1
in_intel_reserved_ffwd_3_0[12] => in_intel_reserved_ffwd_3_0[12].IN1
in_intel_reserved_ffwd_3_0[13] => in_intel_reserved_ffwd_3_0[13].IN1
in_intel_reserved_ffwd_3_0[14] => in_intel_reserved_ffwd_3_0[14].IN1
in_intel_reserved_ffwd_3_0[15] => in_intel_reserved_ffwd_3_0[15].IN1
in_intel_reserved_ffwd_3_0[16] => in_intel_reserved_ffwd_3_0[16].IN1
in_intel_reserved_ffwd_3_0[17] => in_intel_reserved_ffwd_3_0[17].IN1
in_intel_reserved_ffwd_3_0[18] => in_intel_reserved_ffwd_3_0[18].IN1
in_intel_reserved_ffwd_3_0[19] => in_intel_reserved_ffwd_3_0[19].IN1
in_intel_reserved_ffwd_3_0[20] => in_intel_reserved_ffwd_3_0[20].IN1
in_intel_reserved_ffwd_3_0[21] => in_intel_reserved_ffwd_3_0[21].IN1
in_intel_reserved_ffwd_3_0[22] => in_intel_reserved_ffwd_3_0[22].IN1
in_intel_reserved_ffwd_3_0[23] => in_intel_reserved_ffwd_3_0[23].IN1
in_intel_reserved_ffwd_3_0[24] => in_intel_reserved_ffwd_3_0[24].IN1
in_intel_reserved_ffwd_3_0[25] => in_intel_reserved_ffwd_3_0[25].IN1
in_intel_reserved_ffwd_3_0[26] => in_intel_reserved_ffwd_3_0[26].IN1
in_intel_reserved_ffwd_3_0[27] => in_intel_reserved_ffwd_3_0[27].IN1
in_intel_reserved_ffwd_3_0[28] => in_intel_reserved_ffwd_3_0[28].IN1
in_intel_reserved_ffwd_3_0[29] => in_intel_reserved_ffwd_3_0[29].IN1
in_intel_reserved_ffwd_3_0[30] => in_intel_reserved_ffwd_3_0[30].IN1
in_intel_reserved_ffwd_3_0[31] => in_intel_reserved_ffwd_3_0[31].IN1
in_intel_reserved_ffwd_3_0[32] => in_intel_reserved_ffwd_3_0[32].IN1
in_intel_reserved_ffwd_3_0[33] => in_intel_reserved_ffwd_3_0[33].IN1
in_intel_reserved_ffwd_3_0[34] => in_intel_reserved_ffwd_3_0[34].IN1
in_intel_reserved_ffwd_3_0[35] => in_intel_reserved_ffwd_3_0[35].IN1
in_intel_reserved_ffwd_3_0[36] => in_intel_reserved_ffwd_3_0[36].IN1
in_intel_reserved_ffwd_3_0[37] => in_intel_reserved_ffwd_3_0[37].IN1
in_intel_reserved_ffwd_3_0[38] => in_intel_reserved_ffwd_3_0[38].IN1
in_intel_reserved_ffwd_3_0[39] => in_intel_reserved_ffwd_3_0[39].IN1
in_intel_reserved_ffwd_3_0[40] => in_intel_reserved_ffwd_3_0[40].IN1
in_intel_reserved_ffwd_3_0[41] => in_intel_reserved_ffwd_3_0[41].IN1
in_intel_reserved_ffwd_3_0[42] => in_intel_reserved_ffwd_3_0[42].IN1
in_intel_reserved_ffwd_3_0[43] => in_intel_reserved_ffwd_3_0[43].IN1
in_intel_reserved_ffwd_3_0[44] => in_intel_reserved_ffwd_3_0[44].IN1
in_intel_reserved_ffwd_3_0[45] => in_intel_reserved_ffwd_3_0[45].IN1
in_intel_reserved_ffwd_3_0[46] => in_intel_reserved_ffwd_3_0[46].IN1
in_intel_reserved_ffwd_3_0[47] => in_intel_reserved_ffwd_3_0[47].IN1
in_intel_reserved_ffwd_3_0[48] => in_intel_reserved_ffwd_3_0[48].IN1
in_intel_reserved_ffwd_3_0[49] => in_intel_reserved_ffwd_3_0[49].IN1
in_intel_reserved_ffwd_3_0[50] => in_intel_reserved_ffwd_3_0[50].IN1
in_intel_reserved_ffwd_3_0[51] => in_intel_reserved_ffwd_3_0[51].IN1
in_intel_reserved_ffwd_3_0[52] => in_intel_reserved_ffwd_3_0[52].IN1
in_intel_reserved_ffwd_3_0[53] => in_intel_reserved_ffwd_3_0[53].IN1
in_intel_reserved_ffwd_3_0[54] => in_intel_reserved_ffwd_3_0[54].IN1
in_intel_reserved_ffwd_3_0[55] => in_intel_reserved_ffwd_3_0[55].IN1
in_intel_reserved_ffwd_3_0[56] => in_intel_reserved_ffwd_3_0[56].IN1
in_intel_reserved_ffwd_3_0[57] => in_intel_reserved_ffwd_3_0[57].IN1
in_intel_reserved_ffwd_3_0[58] => in_intel_reserved_ffwd_3_0[58].IN1
in_intel_reserved_ffwd_3_0[59] => in_intel_reserved_ffwd_3_0[59].IN1
in_intel_reserved_ffwd_3_0[60] => in_intel_reserved_ffwd_3_0[60].IN1
in_intel_reserved_ffwd_3_0[61] => in_intel_reserved_ffwd_3_0[61].IN1
in_intel_reserved_ffwd_3_0[62] => in_intel_reserved_ffwd_3_0[62].IN1
in_intel_reserved_ffwd_3_0[63] => in_intel_reserved_ffwd_3_0[63].IN1
in_intel_reserved_ffwd_4_0[0] => in_intel_reserved_ffwd_4_0[0].IN1
in_intel_reserved_ffwd_4_0[1] => in_intel_reserved_ffwd_4_0[1].IN1
in_intel_reserved_ffwd_4_0[2] => in_intel_reserved_ffwd_4_0[2].IN1
in_intel_reserved_ffwd_4_0[3] => in_intel_reserved_ffwd_4_0[3].IN1
in_intel_reserved_ffwd_4_0[4] => in_intel_reserved_ffwd_4_0[4].IN1
in_intel_reserved_ffwd_4_0[5] => in_intel_reserved_ffwd_4_0[5].IN1
in_intel_reserved_ffwd_4_0[6] => in_intel_reserved_ffwd_4_0[6].IN1
in_intel_reserved_ffwd_4_0[7] => in_intel_reserved_ffwd_4_0[7].IN1
in_intel_reserved_ffwd_4_0[8] => in_intel_reserved_ffwd_4_0[8].IN1
in_intel_reserved_ffwd_4_0[9] => in_intel_reserved_ffwd_4_0[9].IN1
in_intel_reserved_ffwd_4_0[10] => in_intel_reserved_ffwd_4_0[10].IN1
in_intel_reserved_ffwd_4_0[11] => in_intel_reserved_ffwd_4_0[11].IN1
in_intel_reserved_ffwd_4_0[12] => in_intel_reserved_ffwd_4_0[12].IN1
in_intel_reserved_ffwd_4_0[13] => in_intel_reserved_ffwd_4_0[13].IN1
in_intel_reserved_ffwd_4_0[14] => in_intel_reserved_ffwd_4_0[14].IN1
in_intel_reserved_ffwd_4_0[15] => in_intel_reserved_ffwd_4_0[15].IN1
in_intel_reserved_ffwd_4_0[16] => in_intel_reserved_ffwd_4_0[16].IN1
in_intel_reserved_ffwd_4_0[17] => in_intel_reserved_ffwd_4_0[17].IN1
in_intel_reserved_ffwd_4_0[18] => in_intel_reserved_ffwd_4_0[18].IN1
in_intel_reserved_ffwd_4_0[19] => in_intel_reserved_ffwd_4_0[19].IN1
in_intel_reserved_ffwd_4_0[20] => in_intel_reserved_ffwd_4_0[20].IN1
in_intel_reserved_ffwd_4_0[21] => in_intel_reserved_ffwd_4_0[21].IN1
in_intel_reserved_ffwd_4_0[22] => in_intel_reserved_ffwd_4_0[22].IN1
in_intel_reserved_ffwd_4_0[23] => in_intel_reserved_ffwd_4_0[23].IN1
in_intel_reserved_ffwd_4_0[24] => in_intel_reserved_ffwd_4_0[24].IN1
in_intel_reserved_ffwd_4_0[25] => in_intel_reserved_ffwd_4_0[25].IN1
in_intel_reserved_ffwd_4_0[26] => in_intel_reserved_ffwd_4_0[26].IN1
in_intel_reserved_ffwd_4_0[27] => in_intel_reserved_ffwd_4_0[27].IN1
in_intel_reserved_ffwd_4_0[28] => in_intel_reserved_ffwd_4_0[28].IN1
in_intel_reserved_ffwd_4_0[29] => in_intel_reserved_ffwd_4_0[29].IN1
in_intel_reserved_ffwd_4_0[30] => in_intel_reserved_ffwd_4_0[30].IN1
in_intel_reserved_ffwd_4_0[31] => in_intel_reserved_ffwd_4_0[31].IN1
in_intel_reserved_ffwd_4_0[32] => in_intel_reserved_ffwd_4_0[32].IN1
in_lm1_histogram_avm_readdata[0] => in_lm1_histogram_avm_readdata[0].IN1
in_lm1_histogram_avm_readdata[1] => in_lm1_histogram_avm_readdata[1].IN1
in_lm1_histogram_avm_readdata[2] => in_lm1_histogram_avm_readdata[2].IN1
in_lm1_histogram_avm_readdata[3] => in_lm1_histogram_avm_readdata[3].IN1
in_lm1_histogram_avm_readdata[4] => in_lm1_histogram_avm_readdata[4].IN1
in_lm1_histogram_avm_readdata[5] => in_lm1_histogram_avm_readdata[5].IN1
in_lm1_histogram_avm_readdata[6] => in_lm1_histogram_avm_readdata[6].IN1
in_lm1_histogram_avm_readdata[7] => in_lm1_histogram_avm_readdata[7].IN1
in_lm1_histogram_avm_readdata[8] => in_lm1_histogram_avm_readdata[8].IN1
in_lm1_histogram_avm_readdata[9] => in_lm1_histogram_avm_readdata[9].IN1
in_lm1_histogram_avm_readdata[10] => in_lm1_histogram_avm_readdata[10].IN1
in_lm1_histogram_avm_readdata[11] => in_lm1_histogram_avm_readdata[11].IN1
in_lm1_histogram_avm_readdata[12] => in_lm1_histogram_avm_readdata[12].IN1
in_lm1_histogram_avm_readdata[13] => in_lm1_histogram_avm_readdata[13].IN1
in_lm1_histogram_avm_readdata[14] => in_lm1_histogram_avm_readdata[14].IN1
in_lm1_histogram_avm_readdata[15] => in_lm1_histogram_avm_readdata[15].IN1
in_lm1_histogram_avm_readdata[16] => in_lm1_histogram_avm_readdata[16].IN1
in_lm1_histogram_avm_readdata[17] => in_lm1_histogram_avm_readdata[17].IN1
in_lm1_histogram_avm_readdata[18] => in_lm1_histogram_avm_readdata[18].IN1
in_lm1_histogram_avm_readdata[19] => in_lm1_histogram_avm_readdata[19].IN1
in_lm1_histogram_avm_readdata[20] => in_lm1_histogram_avm_readdata[20].IN1
in_lm1_histogram_avm_readdata[21] => in_lm1_histogram_avm_readdata[21].IN1
in_lm1_histogram_avm_readdata[22] => in_lm1_histogram_avm_readdata[22].IN1
in_lm1_histogram_avm_readdata[23] => in_lm1_histogram_avm_readdata[23].IN1
in_lm1_histogram_avm_readdata[24] => in_lm1_histogram_avm_readdata[24].IN1
in_lm1_histogram_avm_readdata[25] => in_lm1_histogram_avm_readdata[25].IN1
in_lm1_histogram_avm_readdata[26] => in_lm1_histogram_avm_readdata[26].IN1
in_lm1_histogram_avm_readdata[27] => in_lm1_histogram_avm_readdata[27].IN1
in_lm1_histogram_avm_readdata[28] => in_lm1_histogram_avm_readdata[28].IN1
in_lm1_histogram_avm_readdata[29] => in_lm1_histogram_avm_readdata[29].IN1
in_lm1_histogram_avm_readdata[30] => in_lm1_histogram_avm_readdata[30].IN1
in_lm1_histogram_avm_readdata[31] => in_lm1_histogram_avm_readdata[31].IN1
in_lm1_histogram_avm_readdatavalid[0] => in_lm1_histogram_avm_readdatavalid[0].IN1
in_lm1_histogram_avm_waitrequest[0] => in_lm1_histogram_avm_waitrequest[0].IN1
in_lm1_histogram_avm_writeack[0] => in_lm1_histogram_avm_writeack[0].IN1
in_lm22_histogram_avm_readdata[0] => in_lm22_histogram_avm_readdata[0].IN1
in_lm22_histogram_avm_readdata[1] => in_lm22_histogram_avm_readdata[1].IN1
in_lm22_histogram_avm_readdata[2] => in_lm22_histogram_avm_readdata[2].IN1
in_lm22_histogram_avm_readdata[3] => in_lm22_histogram_avm_readdata[3].IN1
in_lm22_histogram_avm_readdata[4] => in_lm22_histogram_avm_readdata[4].IN1
in_lm22_histogram_avm_readdata[5] => in_lm22_histogram_avm_readdata[5].IN1
in_lm22_histogram_avm_readdata[6] => in_lm22_histogram_avm_readdata[6].IN1
in_lm22_histogram_avm_readdata[7] => in_lm22_histogram_avm_readdata[7].IN1
in_lm22_histogram_avm_readdata[8] => in_lm22_histogram_avm_readdata[8].IN1
in_lm22_histogram_avm_readdata[9] => in_lm22_histogram_avm_readdata[9].IN1
in_lm22_histogram_avm_readdata[10] => in_lm22_histogram_avm_readdata[10].IN1
in_lm22_histogram_avm_readdata[11] => in_lm22_histogram_avm_readdata[11].IN1
in_lm22_histogram_avm_readdata[12] => in_lm22_histogram_avm_readdata[12].IN1
in_lm22_histogram_avm_readdata[13] => in_lm22_histogram_avm_readdata[13].IN1
in_lm22_histogram_avm_readdata[14] => in_lm22_histogram_avm_readdata[14].IN1
in_lm22_histogram_avm_readdata[15] => in_lm22_histogram_avm_readdata[15].IN1
in_lm22_histogram_avm_readdata[16] => in_lm22_histogram_avm_readdata[16].IN1
in_lm22_histogram_avm_readdata[17] => in_lm22_histogram_avm_readdata[17].IN1
in_lm22_histogram_avm_readdata[18] => in_lm22_histogram_avm_readdata[18].IN1
in_lm22_histogram_avm_readdata[19] => in_lm22_histogram_avm_readdata[19].IN1
in_lm22_histogram_avm_readdata[20] => in_lm22_histogram_avm_readdata[20].IN1
in_lm22_histogram_avm_readdata[21] => in_lm22_histogram_avm_readdata[21].IN1
in_lm22_histogram_avm_readdata[22] => in_lm22_histogram_avm_readdata[22].IN1
in_lm22_histogram_avm_readdata[23] => in_lm22_histogram_avm_readdata[23].IN1
in_lm22_histogram_avm_readdata[24] => in_lm22_histogram_avm_readdata[24].IN1
in_lm22_histogram_avm_readdata[25] => in_lm22_histogram_avm_readdata[25].IN1
in_lm22_histogram_avm_readdata[26] => in_lm22_histogram_avm_readdata[26].IN1
in_lm22_histogram_avm_readdata[27] => in_lm22_histogram_avm_readdata[27].IN1
in_lm22_histogram_avm_readdata[28] => in_lm22_histogram_avm_readdata[28].IN1
in_lm22_histogram_avm_readdata[29] => in_lm22_histogram_avm_readdata[29].IN1
in_lm22_histogram_avm_readdata[30] => in_lm22_histogram_avm_readdata[30].IN1
in_lm22_histogram_avm_readdata[31] => in_lm22_histogram_avm_readdata[31].IN1
in_lm22_histogram_avm_readdatavalid[0] => in_lm22_histogram_avm_readdatavalid[0].IN1
in_lm22_histogram_avm_waitrequest[0] => in_lm22_histogram_avm_waitrequest[0].IN1
in_lm22_histogram_avm_writeack[0] => in_lm22_histogram_avm_writeack[0].IN1
in_lm43_histogram_avm_readdata[0] => in_lm43_histogram_avm_readdata[0].IN1
in_lm43_histogram_avm_readdata[1] => in_lm43_histogram_avm_readdata[1].IN1
in_lm43_histogram_avm_readdata[2] => in_lm43_histogram_avm_readdata[2].IN1
in_lm43_histogram_avm_readdata[3] => in_lm43_histogram_avm_readdata[3].IN1
in_lm43_histogram_avm_readdata[4] => in_lm43_histogram_avm_readdata[4].IN1
in_lm43_histogram_avm_readdata[5] => in_lm43_histogram_avm_readdata[5].IN1
in_lm43_histogram_avm_readdata[6] => in_lm43_histogram_avm_readdata[6].IN1
in_lm43_histogram_avm_readdata[7] => in_lm43_histogram_avm_readdata[7].IN1
in_lm43_histogram_avm_readdata[8] => in_lm43_histogram_avm_readdata[8].IN1
in_lm43_histogram_avm_readdata[9] => in_lm43_histogram_avm_readdata[9].IN1
in_lm43_histogram_avm_readdata[10] => in_lm43_histogram_avm_readdata[10].IN1
in_lm43_histogram_avm_readdata[11] => in_lm43_histogram_avm_readdata[11].IN1
in_lm43_histogram_avm_readdata[12] => in_lm43_histogram_avm_readdata[12].IN1
in_lm43_histogram_avm_readdata[13] => in_lm43_histogram_avm_readdata[13].IN1
in_lm43_histogram_avm_readdata[14] => in_lm43_histogram_avm_readdata[14].IN1
in_lm43_histogram_avm_readdata[15] => in_lm43_histogram_avm_readdata[15].IN1
in_lm43_histogram_avm_readdata[16] => in_lm43_histogram_avm_readdata[16].IN1
in_lm43_histogram_avm_readdata[17] => in_lm43_histogram_avm_readdata[17].IN1
in_lm43_histogram_avm_readdata[18] => in_lm43_histogram_avm_readdata[18].IN1
in_lm43_histogram_avm_readdata[19] => in_lm43_histogram_avm_readdata[19].IN1
in_lm43_histogram_avm_readdata[20] => in_lm43_histogram_avm_readdata[20].IN1
in_lm43_histogram_avm_readdata[21] => in_lm43_histogram_avm_readdata[21].IN1
in_lm43_histogram_avm_readdata[22] => in_lm43_histogram_avm_readdata[22].IN1
in_lm43_histogram_avm_readdata[23] => in_lm43_histogram_avm_readdata[23].IN1
in_lm43_histogram_avm_readdata[24] => in_lm43_histogram_avm_readdata[24].IN1
in_lm43_histogram_avm_readdata[25] => in_lm43_histogram_avm_readdata[25].IN1
in_lm43_histogram_avm_readdata[26] => in_lm43_histogram_avm_readdata[26].IN1
in_lm43_histogram_avm_readdata[27] => in_lm43_histogram_avm_readdata[27].IN1
in_lm43_histogram_avm_readdata[28] => in_lm43_histogram_avm_readdata[28].IN1
in_lm43_histogram_avm_readdata[29] => in_lm43_histogram_avm_readdata[29].IN1
in_lm43_histogram_avm_readdata[30] => in_lm43_histogram_avm_readdata[30].IN1
in_lm43_histogram_avm_readdata[31] => in_lm43_histogram_avm_readdata[31].IN1
in_lm43_histogram_avm_readdatavalid[0] => in_lm43_histogram_avm_readdatavalid[0].IN1
in_lm43_histogram_avm_waitrequest[0] => in_lm43_histogram_avm_waitrequest[0].IN1
in_lm43_histogram_avm_writeack[0] => in_lm43_histogram_avm_writeack[0].IN1
in_memdep_histogram_avm_readdata[0] => in_memdep_histogram_avm_readdata[0].IN1
in_memdep_histogram_avm_readdata[1] => in_memdep_histogram_avm_readdata[1].IN1
in_memdep_histogram_avm_readdata[2] => in_memdep_histogram_avm_readdata[2].IN1
in_memdep_histogram_avm_readdata[3] => in_memdep_histogram_avm_readdata[3].IN1
in_memdep_histogram_avm_readdata[4] => in_memdep_histogram_avm_readdata[4].IN1
in_memdep_histogram_avm_readdata[5] => in_memdep_histogram_avm_readdata[5].IN1
in_memdep_histogram_avm_readdata[6] => in_memdep_histogram_avm_readdata[6].IN1
in_memdep_histogram_avm_readdata[7] => in_memdep_histogram_avm_readdata[7].IN1
in_memdep_histogram_avm_readdata[8] => in_memdep_histogram_avm_readdata[8].IN1
in_memdep_histogram_avm_readdata[9] => in_memdep_histogram_avm_readdata[9].IN1
in_memdep_histogram_avm_readdata[10] => in_memdep_histogram_avm_readdata[10].IN1
in_memdep_histogram_avm_readdata[11] => in_memdep_histogram_avm_readdata[11].IN1
in_memdep_histogram_avm_readdata[12] => in_memdep_histogram_avm_readdata[12].IN1
in_memdep_histogram_avm_readdata[13] => in_memdep_histogram_avm_readdata[13].IN1
in_memdep_histogram_avm_readdata[14] => in_memdep_histogram_avm_readdata[14].IN1
in_memdep_histogram_avm_readdata[15] => in_memdep_histogram_avm_readdata[15].IN1
in_memdep_histogram_avm_readdata[16] => in_memdep_histogram_avm_readdata[16].IN1
in_memdep_histogram_avm_readdata[17] => in_memdep_histogram_avm_readdata[17].IN1
in_memdep_histogram_avm_readdata[18] => in_memdep_histogram_avm_readdata[18].IN1
in_memdep_histogram_avm_readdata[19] => in_memdep_histogram_avm_readdata[19].IN1
in_memdep_histogram_avm_readdata[20] => in_memdep_histogram_avm_readdata[20].IN1
in_memdep_histogram_avm_readdata[21] => in_memdep_histogram_avm_readdata[21].IN1
in_memdep_histogram_avm_readdata[22] => in_memdep_histogram_avm_readdata[22].IN1
in_memdep_histogram_avm_readdata[23] => in_memdep_histogram_avm_readdata[23].IN1
in_memdep_histogram_avm_readdata[24] => in_memdep_histogram_avm_readdata[24].IN1
in_memdep_histogram_avm_readdata[25] => in_memdep_histogram_avm_readdata[25].IN1
in_memdep_histogram_avm_readdata[26] => in_memdep_histogram_avm_readdata[26].IN1
in_memdep_histogram_avm_readdata[27] => in_memdep_histogram_avm_readdata[27].IN1
in_memdep_histogram_avm_readdata[28] => in_memdep_histogram_avm_readdata[28].IN1
in_memdep_histogram_avm_readdata[29] => in_memdep_histogram_avm_readdata[29].IN1
in_memdep_histogram_avm_readdata[30] => in_memdep_histogram_avm_readdata[30].IN1
in_memdep_histogram_avm_readdata[31] => in_memdep_histogram_avm_readdata[31].IN1
in_memdep_histogram_avm_readdatavalid[0] => in_memdep_histogram_avm_readdatavalid[0].IN1
in_memdep_histogram_avm_waitrequest[0] => in_memdep_histogram_avm_waitrequest[0].IN1
in_memdep_histogram_avm_writeack[0] => in_memdep_histogram_avm_writeack[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_stall_in_1[0] => in_stall_in_1[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_exiting_stall_out[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_histogram4_exiting_stall_out
out_exiting_valid_out[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_histogram4_exiting_valid_out
out_lm1_histogram_avm_address[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[1] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[2] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[3] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[4] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[5] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[6] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[7] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[8] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[9] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[10] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[11] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[12] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[13] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[14] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[15] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[16] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[17] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[18] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[19] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[20] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[21] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[22] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[23] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[24] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[25] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[26] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[27] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[28] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[29] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[30] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[31] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_address
out_lm1_histogram_avm_burstcount[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_burstcount
out_lm1_histogram_avm_byteenable[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_byteenable
out_lm1_histogram_avm_byteenable[1] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_byteenable
out_lm1_histogram_avm_byteenable[2] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_byteenable
out_lm1_histogram_avm_byteenable[3] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_byteenable
out_lm1_histogram_avm_enable[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_enable
out_lm1_histogram_avm_read[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_read
out_lm1_histogram_avm_write[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_write
out_lm1_histogram_avm_writedata[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[1] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[2] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[3] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[4] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[5] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[6] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[7] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[8] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[9] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[10] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[11] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[12] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[13] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[14] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[15] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[16] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[17] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[18] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[19] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[20] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[21] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[22] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[23] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[24] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[25] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[26] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[27] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[28] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[29] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[30] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[31] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm1_histogram_avm_writedata
out_lm22_histogram_avm_address[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[1] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[2] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[3] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[4] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[5] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[6] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[7] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[8] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[9] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[10] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[11] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[12] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[13] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[14] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[15] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[16] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[17] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[18] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[19] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[20] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[21] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[22] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[23] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[24] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[25] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[26] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[27] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[28] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[29] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[30] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[31] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_address
out_lm22_histogram_avm_burstcount[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_burstcount
out_lm22_histogram_avm_byteenable[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_byteenable
out_lm22_histogram_avm_byteenable[1] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_byteenable
out_lm22_histogram_avm_byteenable[2] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_byteenable
out_lm22_histogram_avm_byteenable[3] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_byteenable
out_lm22_histogram_avm_enable[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_enable
out_lm22_histogram_avm_read[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_read
out_lm22_histogram_avm_write[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_write
out_lm22_histogram_avm_writedata[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[1] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[2] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[3] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[4] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[5] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[6] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[7] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[8] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[9] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[10] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[11] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[12] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[13] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[14] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[15] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[16] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[17] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[18] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[19] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[20] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[21] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[22] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[23] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[24] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[25] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[26] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[27] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[28] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[29] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[30] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[31] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm22_histogram_avm_writedata
out_lm43_histogram_avm_address[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[1] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[2] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[3] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[4] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[5] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[6] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[7] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[8] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[9] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[10] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[11] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[12] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[13] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[14] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[15] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[16] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[17] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[18] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[19] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[20] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[21] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[22] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[23] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[24] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[25] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[26] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[27] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[28] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[29] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[30] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[31] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_address
out_lm43_histogram_avm_burstcount[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_burstcount
out_lm43_histogram_avm_byteenable[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_byteenable
out_lm43_histogram_avm_byteenable[1] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_byteenable
out_lm43_histogram_avm_byteenable[2] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_byteenable
out_lm43_histogram_avm_byteenable[3] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_byteenable
out_lm43_histogram_avm_enable[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_enable
out_lm43_histogram_avm_read[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_read
out_lm43_histogram_avm_write[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_write
out_lm43_histogram_avm_writedata[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[1] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[2] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[3] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[4] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[5] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[6] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[7] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[8] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[9] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[10] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[11] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[12] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[13] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[14] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[15] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[16] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[17] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[18] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[19] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[20] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[21] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[22] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[23] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[24] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[25] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[26] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[27] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[28] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[29] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[30] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[31] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lm43_histogram_avm_writedata
out_lsu_memdep_o_active[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_lsu_memdep_o_active
out_memdep_histogram_avm_address[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[1] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[2] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[3] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[4] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[5] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[6] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[7] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[8] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[9] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[10] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[11] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[12] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[13] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[14] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[15] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[16] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[17] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[18] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[19] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[20] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[21] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[22] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[23] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[24] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[25] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[26] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[27] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[28] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[29] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[30] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[31] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_address
out_memdep_histogram_avm_burstcount[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_burstcount
out_memdep_histogram_avm_byteenable[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_byteenable
out_memdep_histogram_avm_byteenable[1] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_byteenable
out_memdep_histogram_avm_byteenable[2] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_byteenable
out_memdep_histogram_avm_byteenable[3] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_byteenable
out_memdep_histogram_avm_enable[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_enable
out_memdep_histogram_avm_read[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_read
out_memdep_histogram_avm_write[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_write
out_memdep_histogram_avm_writedata[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[1] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[2] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[3] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[4] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[5] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[6] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[7] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[8] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[9] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[10] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[11] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[12] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[13] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[14] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[15] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[16] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[17] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[18] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[19] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[20] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[21] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[22] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[23] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[24] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[25] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[26] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[27] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[28] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[29] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[30] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[31] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_memdep_histogram_avm_writedata
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= histogram_B2_merge:thehistogram_B2_merge.out_stall_out_0
out_stall_out_1[0] <= histogram_B2_merge:thehistogram_B2_merge.out_stall_out_1
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= histogram_B2_branch:thehistogram_B2_branch.out_valid_out_0
out_valid_out_1[0] <= histogram_B2_branch:thehistogram_B2_branch.out_valid_out_1
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region.out_pipeline_valid_out
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_B2_branch:thehistogram_B2_branch
in_masked[0] => valid_out_0_and_q[0].IN0
in_masked[0] => valid_out_1_and_q[0].IN0
in_stall_in_0[0] => not_valid_or_not_stall_0_q[0].IN1
in_stall_in_1[0] => not_valid_or_not_stall_1_q[0].IN1
in_valid_in[0] => valid_out_1_and_q[0].IN1
in_valid_in[0] => valid_out_0_and_q[0].IN1
out_stall_out[0] <= histogram_B2_branch_enable_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= valid_0_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_1[0] <= valid_1_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
clock => valid_0_reg_q[0].CLK
clock => valid_1_reg_q[0].CLK
resetn => valid_0_reg_q[0].ACLR
resetn => valid_1_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_B2_merge:thehistogram_B2_merge
in_forked_0[0] => forked_mux_q.DATAB
in_forked_1[0] => forked_mux_q.DATAA
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_0[0] => Decoder0.IN0
in_valid_in_1[0] => valid_or_q.IN1
out_forked[0] <= forked_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region
in_lm22_histogram_avm_readdata[0] => in_lm22_histogram_avm_readdata[0].IN1
in_lm22_histogram_avm_readdata[1] => in_lm22_histogram_avm_readdata[1].IN1
in_lm22_histogram_avm_readdata[2] => in_lm22_histogram_avm_readdata[2].IN1
in_lm22_histogram_avm_readdata[3] => in_lm22_histogram_avm_readdata[3].IN1
in_lm22_histogram_avm_readdata[4] => in_lm22_histogram_avm_readdata[4].IN1
in_lm22_histogram_avm_readdata[5] => in_lm22_histogram_avm_readdata[5].IN1
in_lm22_histogram_avm_readdata[6] => in_lm22_histogram_avm_readdata[6].IN1
in_lm22_histogram_avm_readdata[7] => in_lm22_histogram_avm_readdata[7].IN1
in_lm22_histogram_avm_readdata[8] => in_lm22_histogram_avm_readdata[8].IN1
in_lm22_histogram_avm_readdata[9] => in_lm22_histogram_avm_readdata[9].IN1
in_lm22_histogram_avm_readdata[10] => in_lm22_histogram_avm_readdata[10].IN1
in_lm22_histogram_avm_readdata[11] => in_lm22_histogram_avm_readdata[11].IN1
in_lm22_histogram_avm_readdata[12] => in_lm22_histogram_avm_readdata[12].IN1
in_lm22_histogram_avm_readdata[13] => in_lm22_histogram_avm_readdata[13].IN1
in_lm22_histogram_avm_readdata[14] => in_lm22_histogram_avm_readdata[14].IN1
in_lm22_histogram_avm_readdata[15] => in_lm22_histogram_avm_readdata[15].IN1
in_lm22_histogram_avm_readdata[16] => in_lm22_histogram_avm_readdata[16].IN1
in_lm22_histogram_avm_readdata[17] => in_lm22_histogram_avm_readdata[17].IN1
in_lm22_histogram_avm_readdata[18] => in_lm22_histogram_avm_readdata[18].IN1
in_lm22_histogram_avm_readdata[19] => in_lm22_histogram_avm_readdata[19].IN1
in_lm22_histogram_avm_readdata[20] => in_lm22_histogram_avm_readdata[20].IN1
in_lm22_histogram_avm_readdata[21] => in_lm22_histogram_avm_readdata[21].IN1
in_lm22_histogram_avm_readdata[22] => in_lm22_histogram_avm_readdata[22].IN1
in_lm22_histogram_avm_readdata[23] => in_lm22_histogram_avm_readdata[23].IN1
in_lm22_histogram_avm_readdata[24] => in_lm22_histogram_avm_readdata[24].IN1
in_lm22_histogram_avm_readdata[25] => in_lm22_histogram_avm_readdata[25].IN1
in_lm22_histogram_avm_readdata[26] => in_lm22_histogram_avm_readdata[26].IN1
in_lm22_histogram_avm_readdata[27] => in_lm22_histogram_avm_readdata[27].IN1
in_lm22_histogram_avm_readdata[28] => in_lm22_histogram_avm_readdata[28].IN1
in_lm22_histogram_avm_readdata[29] => in_lm22_histogram_avm_readdata[29].IN1
in_lm22_histogram_avm_readdata[30] => in_lm22_histogram_avm_readdata[30].IN1
in_lm22_histogram_avm_readdata[31] => in_lm22_histogram_avm_readdata[31].IN1
in_lm22_histogram_avm_writeack[0] => in_lm22_histogram_avm_writeack[0].IN1
in_lm22_histogram_avm_waitrequest[0] => in_lm22_histogram_avm_waitrequest[0].IN1
in_lm22_histogram_avm_readdatavalid[0] => in_lm22_histogram_avm_readdatavalid[0].IN1
out_lm1_histogram_avm_address[0] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[1] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[2] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[3] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[4] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[5] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[6] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[7] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[8] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[9] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[10] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[11] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[12] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[13] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[14] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[15] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[16] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[17] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[18] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[19] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[20] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[21] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[22] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[23] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[24] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[25] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[26] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[27] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[28] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[29] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[30] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_address[31] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_address
out_lm1_histogram_avm_enable[0] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_enable
out_lm1_histogram_avm_read[0] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_read
out_lm1_histogram_avm_write[0] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_write
out_lm1_histogram_avm_writedata[0] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[1] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[2] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[3] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[4] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[5] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[6] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[7] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[8] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[9] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[10] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[11] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[12] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[13] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[14] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[15] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[16] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[17] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[18] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[19] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[20] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[21] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[22] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[23] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[24] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[25] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[26] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[27] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[28] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[29] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[30] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_writedata[31] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_writedata
out_lm1_histogram_avm_byteenable[0] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_byteenable
out_lm1_histogram_avm_byteenable[1] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_byteenable
out_lm1_histogram_avm_byteenable[2] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_byteenable
out_lm1_histogram_avm_byteenable[3] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_byteenable
out_lm1_histogram_avm_burstcount[0] <= histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21.out_lm1_histogram_avm_burstcount
out_masked[0] <= acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo.data_out
out_valid_out[0] <= SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_wireValid.DB_MAX_OUTPUT_PORT_TYPE
in_lm43_histogram_avm_readdata[0] => in_lm43_histogram_avm_readdata[0].IN1
in_lm43_histogram_avm_readdata[1] => in_lm43_histogram_avm_readdata[1].IN1
in_lm43_histogram_avm_readdata[2] => in_lm43_histogram_avm_readdata[2].IN1
in_lm43_histogram_avm_readdata[3] => in_lm43_histogram_avm_readdata[3].IN1
in_lm43_histogram_avm_readdata[4] => in_lm43_histogram_avm_readdata[4].IN1
in_lm43_histogram_avm_readdata[5] => in_lm43_histogram_avm_readdata[5].IN1
in_lm43_histogram_avm_readdata[6] => in_lm43_histogram_avm_readdata[6].IN1
in_lm43_histogram_avm_readdata[7] => in_lm43_histogram_avm_readdata[7].IN1
in_lm43_histogram_avm_readdata[8] => in_lm43_histogram_avm_readdata[8].IN1
in_lm43_histogram_avm_readdata[9] => in_lm43_histogram_avm_readdata[9].IN1
in_lm43_histogram_avm_readdata[10] => in_lm43_histogram_avm_readdata[10].IN1
in_lm43_histogram_avm_readdata[11] => in_lm43_histogram_avm_readdata[11].IN1
in_lm43_histogram_avm_readdata[12] => in_lm43_histogram_avm_readdata[12].IN1
in_lm43_histogram_avm_readdata[13] => in_lm43_histogram_avm_readdata[13].IN1
in_lm43_histogram_avm_readdata[14] => in_lm43_histogram_avm_readdata[14].IN1
in_lm43_histogram_avm_readdata[15] => in_lm43_histogram_avm_readdata[15].IN1
in_lm43_histogram_avm_readdata[16] => in_lm43_histogram_avm_readdata[16].IN1
in_lm43_histogram_avm_readdata[17] => in_lm43_histogram_avm_readdata[17].IN1
in_lm43_histogram_avm_readdata[18] => in_lm43_histogram_avm_readdata[18].IN1
in_lm43_histogram_avm_readdata[19] => in_lm43_histogram_avm_readdata[19].IN1
in_lm43_histogram_avm_readdata[20] => in_lm43_histogram_avm_readdata[20].IN1
in_lm43_histogram_avm_readdata[21] => in_lm43_histogram_avm_readdata[21].IN1
in_lm43_histogram_avm_readdata[22] => in_lm43_histogram_avm_readdata[22].IN1
in_lm43_histogram_avm_readdata[23] => in_lm43_histogram_avm_readdata[23].IN1
in_lm43_histogram_avm_readdata[24] => in_lm43_histogram_avm_readdata[24].IN1
in_lm43_histogram_avm_readdata[25] => in_lm43_histogram_avm_readdata[25].IN1
in_lm43_histogram_avm_readdata[26] => in_lm43_histogram_avm_readdata[26].IN1
in_lm43_histogram_avm_readdata[27] => in_lm43_histogram_avm_readdata[27].IN1
in_lm43_histogram_avm_readdata[28] => in_lm43_histogram_avm_readdata[28].IN1
in_lm43_histogram_avm_readdata[29] => in_lm43_histogram_avm_readdata[29].IN1
in_lm43_histogram_avm_readdata[30] => in_lm43_histogram_avm_readdata[30].IN1
in_lm43_histogram_avm_readdata[31] => in_lm43_histogram_avm_readdata[31].IN1
in_lm43_histogram_avm_writeack[0] => in_lm43_histogram_avm_writeack[0].IN1
in_lm43_histogram_avm_waitrequest[0] => in_lm43_histogram_avm_waitrequest[0].IN1
in_lm43_histogram_avm_readdatavalid[0] => in_lm43_histogram_avm_readdatavalid[0].IN1
out_lm22_histogram_avm_address[0] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[1] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[2] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[3] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[4] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[5] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[6] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[7] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[8] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[9] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[10] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[11] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[12] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[13] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[14] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[15] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[16] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[17] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[18] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[19] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[20] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[21] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[22] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[23] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[24] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[25] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[26] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[27] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[28] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[29] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[30] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_address[31] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_address
out_lm22_histogram_avm_enable[0] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_enable
out_lm22_histogram_avm_read[0] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_read
out_lm22_histogram_avm_write[0] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_write
out_lm22_histogram_avm_writedata[0] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[1] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[2] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[3] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[4] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[5] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[6] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[7] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[8] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[9] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[10] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[11] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[12] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[13] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[14] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[15] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[16] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[17] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[18] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[19] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[20] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[21] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[22] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[23] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[24] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[25] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[26] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[27] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[28] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[29] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[30] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_writedata[31] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_writedata
out_lm22_histogram_avm_byteenable[0] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_byteenable
out_lm22_histogram_avm_byteenable[1] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_byteenable
out_lm22_histogram_avm_byteenable[2] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_byteenable
out_lm22_histogram_avm_byteenable[3] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_byteenable
out_lm22_histogram_avm_burstcount[0] <= histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24.out_lm22_histogram_avm_burstcount
in_memdep_histogram_avm_readdata[0] => in_memdep_histogram_avm_readdata[0].IN1
in_memdep_histogram_avm_readdata[1] => in_memdep_histogram_avm_readdata[1].IN1
in_memdep_histogram_avm_readdata[2] => in_memdep_histogram_avm_readdata[2].IN1
in_memdep_histogram_avm_readdata[3] => in_memdep_histogram_avm_readdata[3].IN1
in_memdep_histogram_avm_readdata[4] => in_memdep_histogram_avm_readdata[4].IN1
in_memdep_histogram_avm_readdata[5] => in_memdep_histogram_avm_readdata[5].IN1
in_memdep_histogram_avm_readdata[6] => in_memdep_histogram_avm_readdata[6].IN1
in_memdep_histogram_avm_readdata[7] => in_memdep_histogram_avm_readdata[7].IN1
in_memdep_histogram_avm_readdata[8] => in_memdep_histogram_avm_readdata[8].IN1
in_memdep_histogram_avm_readdata[9] => in_memdep_histogram_avm_readdata[9].IN1
in_memdep_histogram_avm_readdata[10] => in_memdep_histogram_avm_readdata[10].IN1
in_memdep_histogram_avm_readdata[11] => in_memdep_histogram_avm_readdata[11].IN1
in_memdep_histogram_avm_readdata[12] => in_memdep_histogram_avm_readdata[12].IN1
in_memdep_histogram_avm_readdata[13] => in_memdep_histogram_avm_readdata[13].IN1
in_memdep_histogram_avm_readdata[14] => in_memdep_histogram_avm_readdata[14].IN1
in_memdep_histogram_avm_readdata[15] => in_memdep_histogram_avm_readdata[15].IN1
in_memdep_histogram_avm_readdata[16] => in_memdep_histogram_avm_readdata[16].IN1
in_memdep_histogram_avm_readdata[17] => in_memdep_histogram_avm_readdata[17].IN1
in_memdep_histogram_avm_readdata[18] => in_memdep_histogram_avm_readdata[18].IN1
in_memdep_histogram_avm_readdata[19] => in_memdep_histogram_avm_readdata[19].IN1
in_memdep_histogram_avm_readdata[20] => in_memdep_histogram_avm_readdata[20].IN1
in_memdep_histogram_avm_readdata[21] => in_memdep_histogram_avm_readdata[21].IN1
in_memdep_histogram_avm_readdata[22] => in_memdep_histogram_avm_readdata[22].IN1
in_memdep_histogram_avm_readdata[23] => in_memdep_histogram_avm_readdata[23].IN1
in_memdep_histogram_avm_readdata[24] => in_memdep_histogram_avm_readdata[24].IN1
in_memdep_histogram_avm_readdata[25] => in_memdep_histogram_avm_readdata[25].IN1
in_memdep_histogram_avm_readdata[26] => in_memdep_histogram_avm_readdata[26].IN1
in_memdep_histogram_avm_readdata[27] => in_memdep_histogram_avm_readdata[27].IN1
in_memdep_histogram_avm_readdata[28] => in_memdep_histogram_avm_readdata[28].IN1
in_memdep_histogram_avm_readdata[29] => in_memdep_histogram_avm_readdata[29].IN1
in_memdep_histogram_avm_readdata[30] => in_memdep_histogram_avm_readdata[30].IN1
in_memdep_histogram_avm_readdata[31] => in_memdep_histogram_avm_readdata[31].IN1
in_memdep_histogram_avm_writeack[0] => in_memdep_histogram_avm_writeack[0].IN1
in_memdep_histogram_avm_waitrequest[0] => in_memdep_histogram_avm_waitrequest[0].IN1
in_memdep_histogram_avm_readdatavalid[0] => in_memdep_histogram_avm_readdatavalid[0].IN1
out_lm43_histogram_avm_address[0] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[1] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[2] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[3] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[4] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[5] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[6] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[7] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[8] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[9] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[10] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[11] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[12] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[13] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[14] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[15] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[16] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[17] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[18] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[19] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[20] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[21] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[22] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[23] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[24] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[25] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[26] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[27] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[28] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[29] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[30] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_address[31] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_address
out_lm43_histogram_avm_enable[0] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_enable
out_lm43_histogram_avm_read[0] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_read
out_lm43_histogram_avm_write[0] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_write
out_lm43_histogram_avm_writedata[0] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[1] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[2] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[3] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[4] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[5] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[6] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[7] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[8] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[9] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[10] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[11] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[12] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[13] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[14] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[15] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[16] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[17] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[18] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[19] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[20] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[21] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[22] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[23] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[24] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[25] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[26] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[27] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[28] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[29] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[30] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_writedata[31] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_writedata
out_lm43_histogram_avm_byteenable[0] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_byteenable
out_lm43_histogram_avm_byteenable[1] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_byteenable
out_lm43_histogram_avm_byteenable[2] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_byteenable
out_lm43_histogram_avm_byteenable[3] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_byteenable
out_lm43_histogram_avm_burstcount[0] <= histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28.out_lm43_histogram_avm_burstcount
out_memdep_histogram_avm_address[0] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[1] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[2] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[3] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[4] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[5] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[6] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[7] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[8] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[9] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[10] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[11] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[12] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[13] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[14] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[15] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[16] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[17] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[18] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[19] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[20] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[21] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[22] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[23] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[24] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[25] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[26] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[27] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[28] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[29] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[30] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_address[31] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_address
out_memdep_histogram_avm_enable[0] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_enable
out_memdep_histogram_avm_read[0] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_read
out_memdep_histogram_avm_write[0] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_write
out_memdep_histogram_avm_writedata[0] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[1] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[2] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[3] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[4] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[5] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[6] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[7] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[8] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[9] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[10] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[11] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[12] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[13] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[14] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[15] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[16] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[17] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[18] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[19] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[20] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[21] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[22] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[23] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[24] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[25] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[26] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[27] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[28] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[29] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[30] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_writedata[31] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_writedata
out_memdep_histogram_avm_byteenable[0] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_byteenable
out_memdep_histogram_avm_byteenable[1] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_byteenable
out_memdep_histogram_avm_byteenable[2] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_byteenable
out_memdep_histogram_avm_byteenable[3] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_byteenable
out_memdep_histogram_avm_burstcount[0] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_memdep_histogram_avm_burstcount
out_lsu_memdep_o_active[0] <= histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30.out_lsu_memdep_o_active
in_lm1_histogram_avm_readdata[0] => in_lm1_histogram_avm_readdata[0].IN1
in_lm1_histogram_avm_readdata[1] => in_lm1_histogram_avm_readdata[1].IN1
in_lm1_histogram_avm_readdata[2] => in_lm1_histogram_avm_readdata[2].IN1
in_lm1_histogram_avm_readdata[3] => in_lm1_histogram_avm_readdata[3].IN1
in_lm1_histogram_avm_readdata[4] => in_lm1_histogram_avm_readdata[4].IN1
in_lm1_histogram_avm_readdata[5] => in_lm1_histogram_avm_readdata[5].IN1
in_lm1_histogram_avm_readdata[6] => in_lm1_histogram_avm_readdata[6].IN1
in_lm1_histogram_avm_readdata[7] => in_lm1_histogram_avm_readdata[7].IN1
in_lm1_histogram_avm_readdata[8] => in_lm1_histogram_avm_readdata[8].IN1
in_lm1_histogram_avm_readdata[9] => in_lm1_histogram_avm_readdata[9].IN1
in_lm1_histogram_avm_readdata[10] => in_lm1_histogram_avm_readdata[10].IN1
in_lm1_histogram_avm_readdata[11] => in_lm1_histogram_avm_readdata[11].IN1
in_lm1_histogram_avm_readdata[12] => in_lm1_histogram_avm_readdata[12].IN1
in_lm1_histogram_avm_readdata[13] => in_lm1_histogram_avm_readdata[13].IN1
in_lm1_histogram_avm_readdata[14] => in_lm1_histogram_avm_readdata[14].IN1
in_lm1_histogram_avm_readdata[15] => in_lm1_histogram_avm_readdata[15].IN1
in_lm1_histogram_avm_readdata[16] => in_lm1_histogram_avm_readdata[16].IN1
in_lm1_histogram_avm_readdata[17] => in_lm1_histogram_avm_readdata[17].IN1
in_lm1_histogram_avm_readdata[18] => in_lm1_histogram_avm_readdata[18].IN1
in_lm1_histogram_avm_readdata[19] => in_lm1_histogram_avm_readdata[19].IN1
in_lm1_histogram_avm_readdata[20] => in_lm1_histogram_avm_readdata[20].IN1
in_lm1_histogram_avm_readdata[21] => in_lm1_histogram_avm_readdata[21].IN1
in_lm1_histogram_avm_readdata[22] => in_lm1_histogram_avm_readdata[22].IN1
in_lm1_histogram_avm_readdata[23] => in_lm1_histogram_avm_readdata[23].IN1
in_lm1_histogram_avm_readdata[24] => in_lm1_histogram_avm_readdata[24].IN1
in_lm1_histogram_avm_readdata[25] => in_lm1_histogram_avm_readdata[25].IN1
in_lm1_histogram_avm_readdata[26] => in_lm1_histogram_avm_readdata[26].IN1
in_lm1_histogram_avm_readdata[27] => in_lm1_histogram_avm_readdata[27].IN1
in_lm1_histogram_avm_readdata[28] => in_lm1_histogram_avm_readdata[28].IN1
in_lm1_histogram_avm_readdata[29] => in_lm1_histogram_avm_readdata[29].IN1
in_lm1_histogram_avm_readdata[30] => in_lm1_histogram_avm_readdata[30].IN1
in_lm1_histogram_avm_readdata[31] => in_lm1_histogram_avm_readdata[31].IN1
in_lm1_histogram_avm_writeack[0] => in_lm1_histogram_avm_writeack[0].IN1
in_lm1_histogram_avm_waitrequest[0] => in_lm1_histogram_avm_waitrequest[0].IN1
in_lm1_histogram_avm_readdatavalid[0] => in_lm1_histogram_avm_readdatavalid[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_histogram4_exiting_valid_out[0] <= histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4.out_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_histogram4_exiting_stall_out[0] <= histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4.out_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4.out_pipeline_valid_out
in_flush[0] => in_flush[0].IN4
in_intel_reserved_ffwd_0_0[0] => in_intel_reserved_ffwd_0_0[0].IN2
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_intel_reserved_ffwd_2_0[0] => in_intel_reserved_ffwd_2_0[0].IN1
in_intel_reserved_ffwd_2_0[1] => in_intel_reserved_ffwd_2_0[1].IN1
in_intel_reserved_ffwd_2_0[2] => in_intel_reserved_ffwd_2_0[2].IN1
in_intel_reserved_ffwd_2_0[3] => in_intel_reserved_ffwd_2_0[3].IN1
in_intel_reserved_ffwd_2_0[4] => in_intel_reserved_ffwd_2_0[4].IN1
in_intel_reserved_ffwd_2_0[5] => in_intel_reserved_ffwd_2_0[5].IN1
in_intel_reserved_ffwd_2_0[6] => in_intel_reserved_ffwd_2_0[6].IN1
in_intel_reserved_ffwd_2_0[7] => in_intel_reserved_ffwd_2_0[7].IN1
in_intel_reserved_ffwd_2_0[8] => in_intel_reserved_ffwd_2_0[8].IN1
in_intel_reserved_ffwd_2_0[9] => in_intel_reserved_ffwd_2_0[9].IN1
in_intel_reserved_ffwd_2_0[10] => in_intel_reserved_ffwd_2_0[10].IN1
in_intel_reserved_ffwd_2_0[11] => in_intel_reserved_ffwd_2_0[11].IN1
in_intel_reserved_ffwd_2_0[12] => in_intel_reserved_ffwd_2_0[12].IN1
in_intel_reserved_ffwd_2_0[13] => in_intel_reserved_ffwd_2_0[13].IN1
in_intel_reserved_ffwd_2_0[14] => in_intel_reserved_ffwd_2_0[14].IN1
in_intel_reserved_ffwd_2_0[15] => in_intel_reserved_ffwd_2_0[15].IN1
in_intel_reserved_ffwd_2_0[16] => in_intel_reserved_ffwd_2_0[16].IN1
in_intel_reserved_ffwd_2_0[17] => in_intel_reserved_ffwd_2_0[17].IN1
in_intel_reserved_ffwd_2_0[18] => in_intel_reserved_ffwd_2_0[18].IN1
in_intel_reserved_ffwd_2_0[19] => in_intel_reserved_ffwd_2_0[19].IN1
in_intel_reserved_ffwd_2_0[20] => in_intel_reserved_ffwd_2_0[20].IN1
in_intel_reserved_ffwd_2_0[21] => in_intel_reserved_ffwd_2_0[21].IN1
in_intel_reserved_ffwd_2_0[22] => in_intel_reserved_ffwd_2_0[22].IN1
in_intel_reserved_ffwd_2_0[23] => in_intel_reserved_ffwd_2_0[23].IN1
in_intel_reserved_ffwd_2_0[24] => in_intel_reserved_ffwd_2_0[24].IN1
in_intel_reserved_ffwd_2_0[25] => in_intel_reserved_ffwd_2_0[25].IN1
in_intel_reserved_ffwd_2_0[26] => in_intel_reserved_ffwd_2_0[26].IN1
in_intel_reserved_ffwd_2_0[27] => in_intel_reserved_ffwd_2_0[27].IN1
in_intel_reserved_ffwd_2_0[28] => in_intel_reserved_ffwd_2_0[28].IN1
in_intel_reserved_ffwd_2_0[29] => in_intel_reserved_ffwd_2_0[29].IN1
in_intel_reserved_ffwd_2_0[30] => in_intel_reserved_ffwd_2_0[30].IN1
in_intel_reserved_ffwd_2_0[31] => in_intel_reserved_ffwd_2_0[31].IN1
in_intel_reserved_ffwd_2_0[32] => in_intel_reserved_ffwd_2_0[32].IN1
in_intel_reserved_ffwd_2_0[33] => in_intel_reserved_ffwd_2_0[33].IN1
in_intel_reserved_ffwd_2_0[34] => in_intel_reserved_ffwd_2_0[34].IN1
in_intel_reserved_ffwd_2_0[35] => in_intel_reserved_ffwd_2_0[35].IN1
in_intel_reserved_ffwd_2_0[36] => in_intel_reserved_ffwd_2_0[36].IN1
in_intel_reserved_ffwd_2_0[37] => in_intel_reserved_ffwd_2_0[37].IN1
in_intel_reserved_ffwd_2_0[38] => in_intel_reserved_ffwd_2_0[38].IN1
in_intel_reserved_ffwd_2_0[39] => in_intel_reserved_ffwd_2_0[39].IN1
in_intel_reserved_ffwd_2_0[40] => in_intel_reserved_ffwd_2_0[40].IN1
in_intel_reserved_ffwd_2_0[41] => in_intel_reserved_ffwd_2_0[41].IN1
in_intel_reserved_ffwd_2_0[42] => in_intel_reserved_ffwd_2_0[42].IN1
in_intel_reserved_ffwd_2_0[43] => in_intel_reserved_ffwd_2_0[43].IN1
in_intel_reserved_ffwd_2_0[44] => in_intel_reserved_ffwd_2_0[44].IN1
in_intel_reserved_ffwd_2_0[45] => in_intel_reserved_ffwd_2_0[45].IN1
in_intel_reserved_ffwd_2_0[46] => in_intel_reserved_ffwd_2_0[46].IN1
in_intel_reserved_ffwd_2_0[47] => in_intel_reserved_ffwd_2_0[47].IN1
in_intel_reserved_ffwd_2_0[48] => in_intel_reserved_ffwd_2_0[48].IN1
in_intel_reserved_ffwd_2_0[49] => in_intel_reserved_ffwd_2_0[49].IN1
in_intel_reserved_ffwd_2_0[50] => in_intel_reserved_ffwd_2_0[50].IN1
in_intel_reserved_ffwd_2_0[51] => in_intel_reserved_ffwd_2_0[51].IN1
in_intel_reserved_ffwd_2_0[52] => in_intel_reserved_ffwd_2_0[52].IN1
in_intel_reserved_ffwd_2_0[53] => in_intel_reserved_ffwd_2_0[53].IN1
in_intel_reserved_ffwd_2_0[54] => in_intel_reserved_ffwd_2_0[54].IN1
in_intel_reserved_ffwd_2_0[55] => in_intel_reserved_ffwd_2_0[55].IN1
in_intel_reserved_ffwd_2_0[56] => in_intel_reserved_ffwd_2_0[56].IN1
in_intel_reserved_ffwd_2_0[57] => in_intel_reserved_ffwd_2_0[57].IN1
in_intel_reserved_ffwd_2_0[58] => in_intel_reserved_ffwd_2_0[58].IN1
in_intel_reserved_ffwd_2_0[59] => in_intel_reserved_ffwd_2_0[59].IN1
in_intel_reserved_ffwd_2_0[60] => in_intel_reserved_ffwd_2_0[60].IN1
in_intel_reserved_ffwd_2_0[61] => in_intel_reserved_ffwd_2_0[61].IN1
in_intel_reserved_ffwd_2_0[62] => in_intel_reserved_ffwd_2_0[62].IN1
in_intel_reserved_ffwd_2_0[63] => in_intel_reserved_ffwd_2_0[63].IN1
in_intel_reserved_ffwd_3_0[0] => in_intel_reserved_ffwd_3_0[0].IN1
in_intel_reserved_ffwd_3_0[1] => in_intel_reserved_ffwd_3_0[1].IN1
in_intel_reserved_ffwd_3_0[2] => in_intel_reserved_ffwd_3_0[2].IN1
in_intel_reserved_ffwd_3_0[3] => in_intel_reserved_ffwd_3_0[3].IN1
in_intel_reserved_ffwd_3_0[4] => in_intel_reserved_ffwd_3_0[4].IN1
in_intel_reserved_ffwd_3_0[5] => in_intel_reserved_ffwd_3_0[5].IN1
in_intel_reserved_ffwd_3_0[6] => in_intel_reserved_ffwd_3_0[6].IN1
in_intel_reserved_ffwd_3_0[7] => in_intel_reserved_ffwd_3_0[7].IN1
in_intel_reserved_ffwd_3_0[8] => in_intel_reserved_ffwd_3_0[8].IN1
in_intel_reserved_ffwd_3_0[9] => in_intel_reserved_ffwd_3_0[9].IN1
in_intel_reserved_ffwd_3_0[10] => in_intel_reserved_ffwd_3_0[10].IN1
in_intel_reserved_ffwd_3_0[11] => in_intel_reserved_ffwd_3_0[11].IN1
in_intel_reserved_ffwd_3_0[12] => in_intel_reserved_ffwd_3_0[12].IN1
in_intel_reserved_ffwd_3_0[13] => in_intel_reserved_ffwd_3_0[13].IN1
in_intel_reserved_ffwd_3_0[14] => in_intel_reserved_ffwd_3_0[14].IN1
in_intel_reserved_ffwd_3_0[15] => in_intel_reserved_ffwd_3_0[15].IN1
in_intel_reserved_ffwd_3_0[16] => in_intel_reserved_ffwd_3_0[16].IN1
in_intel_reserved_ffwd_3_0[17] => in_intel_reserved_ffwd_3_0[17].IN1
in_intel_reserved_ffwd_3_0[18] => in_intel_reserved_ffwd_3_0[18].IN1
in_intel_reserved_ffwd_3_0[19] => in_intel_reserved_ffwd_3_0[19].IN1
in_intel_reserved_ffwd_3_0[20] => in_intel_reserved_ffwd_3_0[20].IN1
in_intel_reserved_ffwd_3_0[21] => in_intel_reserved_ffwd_3_0[21].IN1
in_intel_reserved_ffwd_3_0[22] => in_intel_reserved_ffwd_3_0[22].IN1
in_intel_reserved_ffwd_3_0[23] => in_intel_reserved_ffwd_3_0[23].IN1
in_intel_reserved_ffwd_3_0[24] => in_intel_reserved_ffwd_3_0[24].IN1
in_intel_reserved_ffwd_3_0[25] => in_intel_reserved_ffwd_3_0[25].IN1
in_intel_reserved_ffwd_3_0[26] => in_intel_reserved_ffwd_3_0[26].IN1
in_intel_reserved_ffwd_3_0[27] => in_intel_reserved_ffwd_3_0[27].IN1
in_intel_reserved_ffwd_3_0[28] => in_intel_reserved_ffwd_3_0[28].IN1
in_intel_reserved_ffwd_3_0[29] => in_intel_reserved_ffwd_3_0[29].IN1
in_intel_reserved_ffwd_3_0[30] => in_intel_reserved_ffwd_3_0[30].IN1
in_intel_reserved_ffwd_3_0[31] => in_intel_reserved_ffwd_3_0[31].IN1
in_intel_reserved_ffwd_3_0[32] => in_intel_reserved_ffwd_3_0[32].IN1
in_intel_reserved_ffwd_3_0[33] => in_intel_reserved_ffwd_3_0[33].IN1
in_intel_reserved_ffwd_3_0[34] => in_intel_reserved_ffwd_3_0[34].IN1
in_intel_reserved_ffwd_3_0[35] => in_intel_reserved_ffwd_3_0[35].IN1
in_intel_reserved_ffwd_3_0[36] => in_intel_reserved_ffwd_3_0[36].IN1
in_intel_reserved_ffwd_3_0[37] => in_intel_reserved_ffwd_3_0[37].IN1
in_intel_reserved_ffwd_3_0[38] => in_intel_reserved_ffwd_3_0[38].IN1
in_intel_reserved_ffwd_3_0[39] => in_intel_reserved_ffwd_3_0[39].IN1
in_intel_reserved_ffwd_3_0[40] => in_intel_reserved_ffwd_3_0[40].IN1
in_intel_reserved_ffwd_3_0[41] => in_intel_reserved_ffwd_3_0[41].IN1
in_intel_reserved_ffwd_3_0[42] => in_intel_reserved_ffwd_3_0[42].IN1
in_intel_reserved_ffwd_3_0[43] => in_intel_reserved_ffwd_3_0[43].IN1
in_intel_reserved_ffwd_3_0[44] => in_intel_reserved_ffwd_3_0[44].IN1
in_intel_reserved_ffwd_3_0[45] => in_intel_reserved_ffwd_3_0[45].IN1
in_intel_reserved_ffwd_3_0[46] => in_intel_reserved_ffwd_3_0[46].IN1
in_intel_reserved_ffwd_3_0[47] => in_intel_reserved_ffwd_3_0[47].IN1
in_intel_reserved_ffwd_3_0[48] => in_intel_reserved_ffwd_3_0[48].IN1
in_intel_reserved_ffwd_3_0[49] => in_intel_reserved_ffwd_3_0[49].IN1
in_intel_reserved_ffwd_3_0[50] => in_intel_reserved_ffwd_3_0[50].IN1
in_intel_reserved_ffwd_3_0[51] => in_intel_reserved_ffwd_3_0[51].IN1
in_intel_reserved_ffwd_3_0[52] => in_intel_reserved_ffwd_3_0[52].IN1
in_intel_reserved_ffwd_3_0[53] => in_intel_reserved_ffwd_3_0[53].IN1
in_intel_reserved_ffwd_3_0[54] => in_intel_reserved_ffwd_3_0[54].IN1
in_intel_reserved_ffwd_3_0[55] => in_intel_reserved_ffwd_3_0[55].IN1
in_intel_reserved_ffwd_3_0[56] => in_intel_reserved_ffwd_3_0[56].IN1
in_intel_reserved_ffwd_3_0[57] => in_intel_reserved_ffwd_3_0[57].IN1
in_intel_reserved_ffwd_3_0[58] => in_intel_reserved_ffwd_3_0[58].IN1
in_intel_reserved_ffwd_3_0[59] => in_intel_reserved_ffwd_3_0[59].IN1
in_intel_reserved_ffwd_3_0[60] => in_intel_reserved_ffwd_3_0[60].IN1
in_intel_reserved_ffwd_3_0[61] => in_intel_reserved_ffwd_3_0[61].IN1
in_intel_reserved_ffwd_3_0[62] => in_intel_reserved_ffwd_3_0[62].IN1
in_intel_reserved_ffwd_3_0[63] => in_intel_reserved_ffwd_3_0[63].IN1
in_intel_reserved_ffwd_4_0[0] => in_intel_reserved_ffwd_4_0[0].IN1
in_intel_reserved_ffwd_4_0[1] => in_intel_reserved_ffwd_4_0[1].IN1
in_intel_reserved_ffwd_4_0[2] => in_intel_reserved_ffwd_4_0[2].IN1
in_intel_reserved_ffwd_4_0[3] => in_intel_reserved_ffwd_4_0[3].IN1
in_intel_reserved_ffwd_4_0[4] => in_intel_reserved_ffwd_4_0[4].IN1
in_intel_reserved_ffwd_4_0[5] => in_intel_reserved_ffwd_4_0[5].IN1
in_intel_reserved_ffwd_4_0[6] => in_intel_reserved_ffwd_4_0[6].IN1
in_intel_reserved_ffwd_4_0[7] => in_intel_reserved_ffwd_4_0[7].IN1
in_intel_reserved_ffwd_4_0[8] => in_intel_reserved_ffwd_4_0[8].IN1
in_intel_reserved_ffwd_4_0[9] => in_intel_reserved_ffwd_4_0[9].IN1
in_intel_reserved_ffwd_4_0[10] => in_intel_reserved_ffwd_4_0[10].IN1
in_intel_reserved_ffwd_4_0[11] => in_intel_reserved_ffwd_4_0[11].IN1
in_intel_reserved_ffwd_4_0[12] => in_intel_reserved_ffwd_4_0[12].IN1
in_intel_reserved_ffwd_4_0[13] => in_intel_reserved_ffwd_4_0[13].IN1
in_intel_reserved_ffwd_4_0[14] => in_intel_reserved_ffwd_4_0[14].IN1
in_intel_reserved_ffwd_4_0[15] => in_intel_reserved_ffwd_4_0[15].IN1
in_intel_reserved_ffwd_4_0[16] => in_intel_reserved_ffwd_4_0[16].IN1
in_intel_reserved_ffwd_4_0[17] => in_intel_reserved_ffwd_4_0[17].IN1
in_intel_reserved_ffwd_4_0[18] => in_intel_reserved_ffwd_4_0[18].IN1
in_intel_reserved_ffwd_4_0[19] => in_intel_reserved_ffwd_4_0[19].IN1
in_intel_reserved_ffwd_4_0[20] => in_intel_reserved_ffwd_4_0[20].IN1
in_intel_reserved_ffwd_4_0[21] => in_intel_reserved_ffwd_4_0[21].IN1
in_intel_reserved_ffwd_4_0[22] => in_intel_reserved_ffwd_4_0[22].IN1
in_intel_reserved_ffwd_4_0[23] => in_intel_reserved_ffwd_4_0[23].IN1
in_intel_reserved_ffwd_4_0[24] => in_intel_reserved_ffwd_4_0[24].IN1
in_intel_reserved_ffwd_4_0[25] => in_intel_reserved_ffwd_4_0[25].IN1
in_intel_reserved_ffwd_4_0[26] => in_intel_reserved_ffwd_4_0[26].IN1
in_intel_reserved_ffwd_4_0[27] => in_intel_reserved_ffwd_4_0[27].IN1
in_intel_reserved_ffwd_4_0[28] => in_intel_reserved_ffwd_4_0[28].IN1
in_intel_reserved_ffwd_4_0[29] => in_intel_reserved_ffwd_4_0[29].IN1
in_intel_reserved_ffwd_4_0[30] => in_intel_reserved_ffwd_4_0[30].IN1
in_intel_reserved_ffwd_4_0[31] => in_intel_reserved_ffwd_4_0[31].IN1
in_intel_reserved_ffwd_4_0[32] => in_intel_reserved_ffwd_4_0[32].IN1
in_stall_in[0] => SE_out_bubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_forked[0] => bubble_select_stall_entry_b[0].IN1
in_valid_in[0] => in_valid_in[0].IN1
clock => clock.IN43
resetn => resetn.IN43


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_4v62:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_4v62:auto_generated.address_a[0]
address_a[1] => altera_syncram_4v62:auto_generated.address_a[1]
address_a[2] => altera_syncram_4v62:auto_generated.address_a[2]
address_a[3] => altera_syncram_4v62:auto_generated.address_a[3]
address_a[4] => altera_syncram_4v62:auto_generated.address_a[4]
address_a[5] => altera_syncram_4v62:auto_generated.address_a[5]
address_b[0] => altera_syncram_4v62:auto_generated.address_b[0]
address_b[1] => altera_syncram_4v62:auto_generated.address_b[1]
address_b[2] => altera_syncram_4v62:auto_generated.address_b[2]
address_b[3] => altera_syncram_4v62:auto_generated.address_b[3]
address_b[4] => altera_syncram_4v62:auto_generated.address_b[4]
address_b[5] => altera_syncram_4v62:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_4v62:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_4v62:auto_generated.clock0
clock1 => altera_syncram_4v62:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_4v62:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_4v62:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_4v62:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_4v62:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated
aclr1 => altsyncram_f4b4:altsyncram1.aclr1
address_a[0] => altsyncram_f4b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_f4b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_f4b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_f4b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_f4b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_f4b4:altsyncram1.address_a[5]
address_b[0] => altsyncram_f4b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_f4b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_f4b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_f4b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_f4b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_f4b4:altsyncram1.address_b[5]
addressstall_b => altsyncram_f4b4:altsyncram1.addressstall_b
clock0 => altsyncram_f4b4:altsyncram1.clock0
clock1 => altsyncram_f4b4:altsyncram1.clock1
clocken1 => altsyncram_f4b4:altsyncram1.clocken1
data_a[0] => altsyncram_f4b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_f4b4:altsyncram1.q_b[0]
wren_a => altsyncram_f4b4:altsyncram1.wren_a


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22
out_dest_data_out_2_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[32] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[33] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[34] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[35] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[36] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[37] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[38] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[39] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[40] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[41] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[42] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[43] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[44] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[45] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[46] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[47] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[48] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[49] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[50] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[51] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[52] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[53] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[54] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[55] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[56] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[57] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[58] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[59] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[60] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[61] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[62] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_dest_data_out_2_0[63] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.valid_out
in_intel_reserved_ffwd_2_0[0] => in_intel_reserved_ffwd_2_0[0].IN1
in_intel_reserved_ffwd_2_0[1] => in_intel_reserved_ffwd_2_0[1].IN1
in_intel_reserved_ffwd_2_0[2] => in_intel_reserved_ffwd_2_0[2].IN1
in_intel_reserved_ffwd_2_0[3] => in_intel_reserved_ffwd_2_0[3].IN1
in_intel_reserved_ffwd_2_0[4] => in_intel_reserved_ffwd_2_0[4].IN1
in_intel_reserved_ffwd_2_0[5] => in_intel_reserved_ffwd_2_0[5].IN1
in_intel_reserved_ffwd_2_0[6] => in_intel_reserved_ffwd_2_0[6].IN1
in_intel_reserved_ffwd_2_0[7] => in_intel_reserved_ffwd_2_0[7].IN1
in_intel_reserved_ffwd_2_0[8] => in_intel_reserved_ffwd_2_0[8].IN1
in_intel_reserved_ffwd_2_0[9] => in_intel_reserved_ffwd_2_0[9].IN1
in_intel_reserved_ffwd_2_0[10] => in_intel_reserved_ffwd_2_0[10].IN1
in_intel_reserved_ffwd_2_0[11] => in_intel_reserved_ffwd_2_0[11].IN1
in_intel_reserved_ffwd_2_0[12] => in_intel_reserved_ffwd_2_0[12].IN1
in_intel_reserved_ffwd_2_0[13] => in_intel_reserved_ffwd_2_0[13].IN1
in_intel_reserved_ffwd_2_0[14] => in_intel_reserved_ffwd_2_0[14].IN1
in_intel_reserved_ffwd_2_0[15] => in_intel_reserved_ffwd_2_0[15].IN1
in_intel_reserved_ffwd_2_0[16] => in_intel_reserved_ffwd_2_0[16].IN1
in_intel_reserved_ffwd_2_0[17] => in_intel_reserved_ffwd_2_0[17].IN1
in_intel_reserved_ffwd_2_0[18] => in_intel_reserved_ffwd_2_0[18].IN1
in_intel_reserved_ffwd_2_0[19] => in_intel_reserved_ffwd_2_0[19].IN1
in_intel_reserved_ffwd_2_0[20] => in_intel_reserved_ffwd_2_0[20].IN1
in_intel_reserved_ffwd_2_0[21] => in_intel_reserved_ffwd_2_0[21].IN1
in_intel_reserved_ffwd_2_0[22] => in_intel_reserved_ffwd_2_0[22].IN1
in_intel_reserved_ffwd_2_0[23] => in_intel_reserved_ffwd_2_0[23].IN1
in_intel_reserved_ffwd_2_0[24] => in_intel_reserved_ffwd_2_0[24].IN1
in_intel_reserved_ffwd_2_0[25] => in_intel_reserved_ffwd_2_0[25].IN1
in_intel_reserved_ffwd_2_0[26] => in_intel_reserved_ffwd_2_0[26].IN1
in_intel_reserved_ffwd_2_0[27] => in_intel_reserved_ffwd_2_0[27].IN1
in_intel_reserved_ffwd_2_0[28] => in_intel_reserved_ffwd_2_0[28].IN1
in_intel_reserved_ffwd_2_0[29] => in_intel_reserved_ffwd_2_0[29].IN1
in_intel_reserved_ffwd_2_0[30] => in_intel_reserved_ffwd_2_0[30].IN1
in_intel_reserved_ffwd_2_0[31] => in_intel_reserved_ffwd_2_0[31].IN1
in_intel_reserved_ffwd_2_0[32] => in_intel_reserved_ffwd_2_0[32].IN1
in_intel_reserved_ffwd_2_0[33] => in_intel_reserved_ffwd_2_0[33].IN1
in_intel_reserved_ffwd_2_0[34] => in_intel_reserved_ffwd_2_0[34].IN1
in_intel_reserved_ffwd_2_0[35] => in_intel_reserved_ffwd_2_0[35].IN1
in_intel_reserved_ffwd_2_0[36] => in_intel_reserved_ffwd_2_0[36].IN1
in_intel_reserved_ffwd_2_0[37] => in_intel_reserved_ffwd_2_0[37].IN1
in_intel_reserved_ffwd_2_0[38] => in_intel_reserved_ffwd_2_0[38].IN1
in_intel_reserved_ffwd_2_0[39] => in_intel_reserved_ffwd_2_0[39].IN1
in_intel_reserved_ffwd_2_0[40] => in_intel_reserved_ffwd_2_0[40].IN1
in_intel_reserved_ffwd_2_0[41] => in_intel_reserved_ffwd_2_0[41].IN1
in_intel_reserved_ffwd_2_0[42] => in_intel_reserved_ffwd_2_0[42].IN1
in_intel_reserved_ffwd_2_0[43] => in_intel_reserved_ffwd_2_0[43].IN1
in_intel_reserved_ffwd_2_0[44] => in_intel_reserved_ffwd_2_0[44].IN1
in_intel_reserved_ffwd_2_0[45] => in_intel_reserved_ffwd_2_0[45].IN1
in_intel_reserved_ffwd_2_0[46] => in_intel_reserved_ffwd_2_0[46].IN1
in_intel_reserved_ffwd_2_0[47] => in_intel_reserved_ffwd_2_0[47].IN1
in_intel_reserved_ffwd_2_0[48] => in_intel_reserved_ffwd_2_0[48].IN1
in_intel_reserved_ffwd_2_0[49] => in_intel_reserved_ffwd_2_0[49].IN1
in_intel_reserved_ffwd_2_0[50] => in_intel_reserved_ffwd_2_0[50].IN1
in_intel_reserved_ffwd_2_0[51] => in_intel_reserved_ffwd_2_0[51].IN1
in_intel_reserved_ffwd_2_0[52] => in_intel_reserved_ffwd_2_0[52].IN1
in_intel_reserved_ffwd_2_0[53] => in_intel_reserved_ffwd_2_0[53].IN1
in_intel_reserved_ffwd_2_0[54] => in_intel_reserved_ffwd_2_0[54].IN1
in_intel_reserved_ffwd_2_0[55] => in_intel_reserved_ffwd_2_0[55].IN1
in_intel_reserved_ffwd_2_0[56] => in_intel_reserved_ffwd_2_0[56].IN1
in_intel_reserved_ffwd_2_0[57] => in_intel_reserved_ffwd_2_0[57].IN1
in_intel_reserved_ffwd_2_0[58] => in_intel_reserved_ffwd_2_0[58].IN1
in_intel_reserved_ffwd_2_0[59] => in_intel_reserved_ffwd_2_0[59].IN1
in_intel_reserved_ffwd_2_0[60] => in_intel_reserved_ffwd_2_0[60].IN1
in_intel_reserved_ffwd_2_0[61] => in_intel_reserved_ffwd_2_0[61].IN1
in_intel_reserved_ffwd_2_0[62] => in_intel_reserved_ffwd_2_0[62].IN1
in_intel_reserved_ffwd_2_0[63] => in_intel_reserved_ffwd_2_0[63].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => gen_stallable.data_reg[31].DATAIN
data_in[32] => gen_stallable.data_reg[32].DATAIN
data_in[33] => gen_stallable.data_reg[33].DATAIN
data_in[34] => gen_stallable.data_reg[34].DATAIN
data_in[35] => gen_stallable.data_reg[35].DATAIN
data_in[36] => gen_stallable.data_reg[36].DATAIN
data_in[37] => gen_stallable.data_reg[37].DATAIN
data_in[38] => gen_stallable.data_reg[38].DATAIN
data_in[39] => gen_stallable.data_reg[39].DATAIN
data_in[40] => gen_stallable.data_reg[40].DATAIN
data_in[41] => gen_stallable.data_reg[41].DATAIN
data_in[42] => gen_stallable.data_reg[42].DATAIN
data_in[43] => gen_stallable.data_reg[43].DATAIN
data_in[44] => gen_stallable.data_reg[44].DATAIN
data_in[45] => gen_stallable.data_reg[45].DATAIN
data_in[46] => gen_stallable.data_reg[46].DATAIN
data_in[47] => gen_stallable.data_reg[47].DATAIN
data_in[48] => gen_stallable.data_reg[48].DATAIN
data_in[49] => gen_stallable.data_reg[49].DATAIN
data_in[50] => gen_stallable.data_reg[50].DATAIN
data_in[51] => gen_stallable.data_reg[51].DATAIN
data_in[52] => gen_stallable.data_reg[52].DATAIN
data_in[53] => gen_stallable.data_reg[53].DATAIN
data_in[54] => gen_stallable.data_reg[54].DATAIN
data_in[55] => gen_stallable.data_reg[55].DATAIN
data_in[56] => gen_stallable.data_reg[56].DATAIN
data_in[57] => gen_stallable.data_reg[57].DATAIN
data_in[58] => gen_stallable.data_reg[58].DATAIN
data_in[59] => gen_stallable.data_reg[59].DATAIN
data_in[60] => gen_stallable.data_reg[60].DATAIN
data_in[61] => gen_stallable.data_reg[61].DATAIN
data_in[62] => gen_stallable.data_reg[62].DATAIN
data_in[63] => gen_stallable.data_reg[63].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= gen_stallable.data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= gen_stallable.data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= gen_stallable.data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= gen_stallable.data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= gen_stallable.data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= gen_stallable.data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= gen_stallable.data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= gen_stallable.data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= gen_stallable.data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= gen_stallable.data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= gen_stallable.data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= gen_stallable.data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= gen_stallable.data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= gen_stallable.data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= gen_stallable.data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= gen_stallable.data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= gen_stallable.data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= gen_stallable.data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= gen_stallable.data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= gen_stallable.data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= gen_stallable.data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= gen_stallable.data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= gen_stallable.data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= gen_stallable.data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= gen_stallable.data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= gen_stallable.data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= gen_stallable.data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= gen_stallable.data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= gen_stallable.data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= gen_stallable.data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= gen_stallable.data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= gen_stallable.data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= gen_stallable.data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= gen_stallable.data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= gen_stallable.data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= gen_stallable.data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= gen_stallable.data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= gen_stallable.data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= gen_stallable.data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= gen_stallable.data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= gen_stallable.data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= gen_stallable.data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= gen_stallable.data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= gen_stallable.data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= gen_stallable.data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= gen_stallable.data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= gen_stallable.data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= gen_stallable.data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= gen_stallable.data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= gen_stallable.data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= gen_stallable.data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= gen_stallable.data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= gen_stallable.data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= gen_stallable.data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= gen_stallable.data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= gen_stallable.data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24
out_lm22_histogram_avm_burstcount[0] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_burstcount
out_o_readdata[0] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[1] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[2] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[3] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[4] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[5] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[6] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[7] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[8] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[9] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[10] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[11] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[12] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[13] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[14] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[15] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[16] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[17] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[18] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[19] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[20] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[21] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[22] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[23] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[24] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[25] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[26] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[27] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[28] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[29] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[30] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_readdata[31] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_data_out
out_o_valid[0] <= histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1.out_valid_out
out_lm22_histogram_avm_byteenable[0] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_byteenable
out_lm22_histogram_avm_byteenable[1] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_byteenable
out_lm22_histogram_avm_byteenable[2] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_byteenable
out_lm22_histogram_avm_byteenable[3] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_byteenable
out_lm22_histogram_avm_enable[0] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_enable
out_lm22_histogram_avm_read[0] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_read
out_lm22_histogram_avm_write[0] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_write
out_lm22_histogram_avm_writedata[0] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[1] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[2] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[3] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[4] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[5] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[6] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[7] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[8] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[9] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[10] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[11] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[12] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[13] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[14] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[15] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[16] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[17] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[18] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[19] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[20] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[21] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[22] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[23] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[24] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[25] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[26] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[27] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[28] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[29] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[30] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
out_lm22_histogram_avm_writedata[31] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_writedata
in_flush[0] => i_llvm_fpga_mem_lm22_histogram1_flush_bitsignaltemp.IN1
in_lm22_histogram_avm_readdata[0] => in_lm22_histogram_avm_readdata[0].IN1
in_lm22_histogram_avm_readdata[1] => in_lm22_histogram_avm_readdata[1].IN1
in_lm22_histogram_avm_readdata[2] => in_lm22_histogram_avm_readdata[2].IN1
in_lm22_histogram_avm_readdata[3] => in_lm22_histogram_avm_readdata[3].IN1
in_lm22_histogram_avm_readdata[4] => in_lm22_histogram_avm_readdata[4].IN1
in_lm22_histogram_avm_readdata[5] => in_lm22_histogram_avm_readdata[5].IN1
in_lm22_histogram_avm_readdata[6] => in_lm22_histogram_avm_readdata[6].IN1
in_lm22_histogram_avm_readdata[7] => in_lm22_histogram_avm_readdata[7].IN1
in_lm22_histogram_avm_readdata[8] => in_lm22_histogram_avm_readdata[8].IN1
in_lm22_histogram_avm_readdata[9] => in_lm22_histogram_avm_readdata[9].IN1
in_lm22_histogram_avm_readdata[10] => in_lm22_histogram_avm_readdata[10].IN1
in_lm22_histogram_avm_readdata[11] => in_lm22_histogram_avm_readdata[11].IN1
in_lm22_histogram_avm_readdata[12] => in_lm22_histogram_avm_readdata[12].IN1
in_lm22_histogram_avm_readdata[13] => in_lm22_histogram_avm_readdata[13].IN1
in_lm22_histogram_avm_readdata[14] => in_lm22_histogram_avm_readdata[14].IN1
in_lm22_histogram_avm_readdata[15] => in_lm22_histogram_avm_readdata[15].IN1
in_lm22_histogram_avm_readdata[16] => in_lm22_histogram_avm_readdata[16].IN1
in_lm22_histogram_avm_readdata[17] => in_lm22_histogram_avm_readdata[17].IN1
in_lm22_histogram_avm_readdata[18] => in_lm22_histogram_avm_readdata[18].IN1
in_lm22_histogram_avm_readdata[19] => in_lm22_histogram_avm_readdata[19].IN1
in_lm22_histogram_avm_readdata[20] => in_lm22_histogram_avm_readdata[20].IN1
in_lm22_histogram_avm_readdata[21] => in_lm22_histogram_avm_readdata[21].IN1
in_lm22_histogram_avm_readdata[22] => in_lm22_histogram_avm_readdata[22].IN1
in_lm22_histogram_avm_readdata[23] => in_lm22_histogram_avm_readdata[23].IN1
in_lm22_histogram_avm_readdata[24] => in_lm22_histogram_avm_readdata[24].IN1
in_lm22_histogram_avm_readdata[25] => in_lm22_histogram_avm_readdata[25].IN1
in_lm22_histogram_avm_readdata[26] => in_lm22_histogram_avm_readdata[26].IN1
in_lm22_histogram_avm_readdata[27] => in_lm22_histogram_avm_readdata[27].IN1
in_lm22_histogram_avm_readdata[28] => in_lm22_histogram_avm_readdata[28].IN1
in_lm22_histogram_avm_readdata[29] => in_lm22_histogram_avm_readdata[29].IN1
in_lm22_histogram_avm_readdata[30] => in_lm22_histogram_avm_readdata[30].IN1
in_lm22_histogram_avm_readdata[31] => in_lm22_histogram_avm_readdata[31].IN1
in_lm22_histogram_avm_readdatavalid[0] => i_llvm_fpga_mem_lm22_histogram1_avm_readdatavalid_bitsignaltemp.IN1
in_lm22_histogram_avm_waitrequest[0] => i_llvm_fpga_mem_lm22_histogram1_avm_waitrequest_bitsignaltemp.IN1
in_lm22_histogram_avm_writeack[0] => i_llvm_fpga_mem_lm22_histogram1_avm_writeack_bitsignaltemp.IN1
out_lm22_histogram_avm_address[0] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[1] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[2] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[3] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[4] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[5] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[6] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[7] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[8] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[9] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[10] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[11] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[12] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[13] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[14] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[15] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[16] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[17] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[18] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[19] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[20] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[21] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[22] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[23] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[24] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[25] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[26] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[27] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[28] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[29] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[30] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
out_lm22_histogram_avm_address[31] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.avm_address
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= lsu_top:thei_llvm_fpga_mem_lm22_histogram1.o_stall
in_i_address[0] => addr_trunc_q[0].IN1
in_i_address[1] => addr_trunc_q[1].IN1
in_i_address[2] => addr_trunc_q[2].IN1
in_i_address[3] => addr_trunc_q[3].IN1
in_i_address[4] => addr_trunc_q[4].IN1
in_i_address[5] => addr_trunc_q[5].IN1
in_i_address[6] => addr_trunc_q[6].IN1
in_i_address[7] => addr_trunc_q[7].IN1
in_i_address[8] => addr_trunc_q[8].IN1
in_i_address[9] => addr_trunc_q[9].IN1
in_i_address[10] => addr_trunc_q[10].IN1
in_i_address[11] => addr_trunc_q[11].IN1
in_i_address[12] => addr_trunc_q[12].IN1
in_i_address[13] => addr_trunc_q[13].IN1
in_i_address[14] => addr_trunc_q[14].IN1
in_i_address[15] => addr_trunc_q[15].IN1
in_i_address[16] => addr_trunc_q[16].IN1
in_i_address[17] => addr_trunc_q[17].IN1
in_i_address[18] => addr_trunc_q[18].IN1
in_i_address[19] => addr_trunc_q[19].IN1
in_i_address[20] => addr_trunc_q[20].IN1
in_i_address[21] => addr_trunc_q[21].IN1
in_i_address[22] => addr_trunc_q[22].IN1
in_i_address[23] => addr_trunc_q[23].IN1
in_i_address[24] => addr_trunc_q[24].IN1
in_i_address[25] => addr_trunc_q[25].IN1
in_i_address[26] => addr_trunc_q[26].IN1
in_i_address[27] => addr_trunc_q[27].IN1
in_i_address[28] => addr_trunc_q[28].IN1
in_i_address[29] => addr_trunc_q[29].IN1
in_i_address[30] => addr_trunc_q[30].IN1
in_i_address[31] => addr_trunc_q[31].IN1
in_i_address[32] => ~NO_FANOUT~
in_i_address[33] => ~NO_FANOUT~
in_i_address[34] => ~NO_FANOUT~
in_i_address[35] => ~NO_FANOUT~
in_i_address[36] => ~NO_FANOUT~
in_i_address[37] => ~NO_FANOUT~
in_i_address[38] => ~NO_FANOUT~
in_i_address[39] => ~NO_FANOUT~
in_i_address[40] => ~NO_FANOUT~
in_i_address[41] => ~NO_FANOUT~
in_i_address[42] => ~NO_FANOUT~
in_i_address[43] => ~NO_FANOUT~
in_i_address[44] => ~NO_FANOUT~
in_i_address[45] => ~NO_FANOUT~
in_i_address[46] => ~NO_FANOUT~
in_i_address[47] => ~NO_FANOUT~
in_i_address[48] => ~NO_FANOUT~
in_i_address[49] => ~NO_FANOUT~
in_i_address[50] => ~NO_FANOUT~
in_i_address[51] => ~NO_FANOUT~
in_i_address[52] => ~NO_FANOUT~
in_i_address[53] => ~NO_FANOUT~
in_i_address[54] => ~NO_FANOUT~
in_i_address[55] => ~NO_FANOUT~
in_i_address[56] => ~NO_FANOUT~
in_i_address[57] => ~NO_FANOUT~
in_i_address[58] => ~NO_FANOUT~
in_i_address[59] => ~NO_FANOUT~
in_i_address[60] => ~NO_FANOUT~
in_i_address[61] => ~NO_FANOUT~
in_i_address[62] => ~NO_FANOUT~
in_i_address[63] => ~NO_FANOUT~
in_i_dependence[0] => ~NO_FANOUT~
in_i_predicate[0] => i_llvm_fpga_mem_lm22_histogram1_i_predicate_bitsignaltemp.IN1
in_i_valid[0] => i_llvm_fpga_mem_lm22_histogram1_i_valid_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1
out_data_out[0] <= readdata_reg_lm22_histogram1_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= readdata_reg_lm22_histogram1_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= readdata_reg_lm22_histogram1_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= readdata_reg_lm22_histogram1_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= readdata_reg_lm22_histogram1_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= readdata_reg_lm22_histogram1_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= readdata_reg_lm22_histogram1_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= readdata_reg_lm22_histogram1_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= readdata_reg_lm22_histogram1_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= readdata_reg_lm22_histogram1_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= readdata_reg_lm22_histogram1_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= readdata_reg_lm22_histogram1_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= readdata_reg_lm22_histogram1_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= readdata_reg_lm22_histogram1_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= readdata_reg_lm22_histogram1_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= readdata_reg_lm22_histogram1_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= readdata_reg_lm22_histogram1_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= readdata_reg_lm22_histogram1_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= readdata_reg_lm22_histogram1_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= readdata_reg_lm22_histogram1_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= readdata_reg_lm22_histogram1_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= readdata_reg_lm22_histogram1_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= readdata_reg_lm22_histogram1_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= readdata_reg_lm22_histogram1_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= readdata_reg_lm22_histogram1_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= readdata_reg_lm22_histogram1_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= readdata_reg_lm22_histogram1_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= readdata_reg_lm22_histogram1_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= readdata_reg_lm22_histogram1_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= readdata_reg_lm22_histogram1_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= readdata_reg_lm22_histogram1_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= readdata_reg_lm22_histogram1_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= readdata_reg_lm22_histogram1_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => readdata_reg_lm22_histogram1_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_readdata_reg_lm22_histogram1_valid_reg_q[0].IN1
out_stall_out[0] <= readdata_reg_lm22_histogram1_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => readdata_reg_lm22_histogram1_data_reg_q[0].DATAIN
in_data_in[1] => readdata_reg_lm22_histogram1_data_reg_q[1].DATAIN
in_data_in[2] => readdata_reg_lm22_histogram1_data_reg_q[2].DATAIN
in_data_in[3] => readdata_reg_lm22_histogram1_data_reg_q[3].DATAIN
in_data_in[4] => readdata_reg_lm22_histogram1_data_reg_q[4].DATAIN
in_data_in[5] => readdata_reg_lm22_histogram1_data_reg_q[5].DATAIN
in_data_in[6] => readdata_reg_lm22_histogram1_data_reg_q[6].DATAIN
in_data_in[7] => readdata_reg_lm22_histogram1_data_reg_q[7].DATAIN
in_data_in[8] => readdata_reg_lm22_histogram1_data_reg_q[8].DATAIN
in_data_in[9] => readdata_reg_lm22_histogram1_data_reg_q[9].DATAIN
in_data_in[10] => readdata_reg_lm22_histogram1_data_reg_q[10].DATAIN
in_data_in[11] => readdata_reg_lm22_histogram1_data_reg_q[11].DATAIN
in_data_in[12] => readdata_reg_lm22_histogram1_data_reg_q[12].DATAIN
in_data_in[13] => readdata_reg_lm22_histogram1_data_reg_q[13].DATAIN
in_data_in[14] => readdata_reg_lm22_histogram1_data_reg_q[14].DATAIN
in_data_in[15] => readdata_reg_lm22_histogram1_data_reg_q[15].DATAIN
in_data_in[16] => readdata_reg_lm22_histogram1_data_reg_q[16].DATAIN
in_data_in[17] => readdata_reg_lm22_histogram1_data_reg_q[17].DATAIN
in_data_in[18] => readdata_reg_lm22_histogram1_data_reg_q[18].DATAIN
in_data_in[19] => readdata_reg_lm22_histogram1_data_reg_q[19].DATAIN
in_data_in[20] => readdata_reg_lm22_histogram1_data_reg_q[20].DATAIN
in_data_in[21] => readdata_reg_lm22_histogram1_data_reg_q[21].DATAIN
in_data_in[22] => readdata_reg_lm22_histogram1_data_reg_q[22].DATAIN
in_data_in[23] => readdata_reg_lm22_histogram1_data_reg_q[23].DATAIN
in_data_in[24] => readdata_reg_lm22_histogram1_data_reg_q[24].DATAIN
in_data_in[25] => readdata_reg_lm22_histogram1_data_reg_q[25].DATAIN
in_data_in[26] => readdata_reg_lm22_histogram1_data_reg_q[26].DATAIN
in_data_in[27] => readdata_reg_lm22_histogram1_data_reg_q[27].DATAIN
in_data_in[28] => readdata_reg_lm22_histogram1_data_reg_q[28].DATAIN
in_data_in[29] => readdata_reg_lm22_histogram1_data_reg_q[29].DATAIN
in_data_in[30] => readdata_reg_lm22_histogram1_data_reg_q[30].DATAIN
in_data_in[31] => readdata_reg_lm22_histogram1_data_reg_q[31].DATAIN
in_valid_in[0] => readdata_reg_lm22_histogram1_valid_reg_q[0].DATAIN
clock => readdata_reg_lm22_histogram1_data_reg_q[0].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[1].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[2].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[3].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[4].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[5].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[6].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[7].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[8].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[9].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[10].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[11].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[12].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[13].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[14].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[15].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[16].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[17].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[18].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[19].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[20].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[21].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[22].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[23].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[24].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[25].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[26].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[27].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[28].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[29].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[30].CLK
clock => readdata_reg_lm22_histogram1_data_reg_q[31].CLK
clock => readdata_reg_lm22_histogram1_valid_reg_q[0].CLK
resetn => readdata_reg_lm22_histogram1_data_reg_q[0].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[1].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[2].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[3].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[4].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[5].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[6].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[7].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[8].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[9].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[10].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[11].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[12].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[13].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[14].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[15].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[16].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[17].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[18].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[19].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[20].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[21].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[22].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[23].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[24].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[25].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[26].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[27].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[28].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[29].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[30].ACLR
resetn => readdata_reg_lm22_histogram1_data_reg_q[31].ACLR
resetn => readdata_reg_lm22_histogram1_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1
clock => clock.IN2
clock2x => ~NO_FANOUT~
resetn => resetn.IN1
stream_base_addr[0] => ~NO_FANOUT~
stream_base_addr[1] => ~NO_FANOUT~
stream_base_addr[2] => ~NO_FANOUT~
stream_base_addr[3] => ~NO_FANOUT~
stream_base_addr[4] => ~NO_FANOUT~
stream_base_addr[5] => ~NO_FANOUT~
stream_base_addr[6] => ~NO_FANOUT~
stream_base_addr[7] => ~NO_FANOUT~
stream_base_addr[8] => ~NO_FANOUT~
stream_base_addr[9] => ~NO_FANOUT~
stream_base_addr[10] => ~NO_FANOUT~
stream_base_addr[11] => ~NO_FANOUT~
stream_base_addr[12] => ~NO_FANOUT~
stream_base_addr[13] => ~NO_FANOUT~
stream_base_addr[14] => ~NO_FANOUT~
stream_base_addr[15] => ~NO_FANOUT~
stream_base_addr[16] => ~NO_FANOUT~
stream_base_addr[17] => ~NO_FANOUT~
stream_base_addr[18] => ~NO_FANOUT~
stream_base_addr[19] => ~NO_FANOUT~
stream_base_addr[20] => ~NO_FANOUT~
stream_base_addr[21] => ~NO_FANOUT~
stream_base_addr[22] => ~NO_FANOUT~
stream_base_addr[23] => ~NO_FANOUT~
stream_base_addr[24] => ~NO_FANOUT~
stream_base_addr[25] => ~NO_FANOUT~
stream_base_addr[26] => ~NO_FANOUT~
stream_base_addr[27] => ~NO_FANOUT~
stream_base_addr[28] => ~NO_FANOUT~
stream_base_addr[29] => ~NO_FANOUT~
stream_base_addr[30] => ~NO_FANOUT~
stream_base_addr[31] => ~NO_FANOUT~
stream_size[0] => ~NO_FANOUT~
stream_size[1] => ~NO_FANOUT~
stream_size[2] => ~NO_FANOUT~
stream_size[3] => ~NO_FANOUT~
stream_size[4] => ~NO_FANOUT~
stream_size[5] => ~NO_FANOUT~
stream_size[6] => ~NO_FANOUT~
stream_size[7] => ~NO_FANOUT~
stream_size[8] => ~NO_FANOUT~
stream_size[9] => ~NO_FANOUT~
stream_size[10] => ~NO_FANOUT~
stream_size[11] => ~NO_FANOUT~
stream_size[12] => ~NO_FANOUT~
stream_size[13] => ~NO_FANOUT~
stream_size[14] => ~NO_FANOUT~
stream_size[15] => ~NO_FANOUT~
stream_size[16] => ~NO_FANOUT~
stream_size[17] => ~NO_FANOUT~
stream_size[18] => ~NO_FANOUT~
stream_size[19] => ~NO_FANOUT~
stream_size[20] => ~NO_FANOUT~
stream_size[21] => ~NO_FANOUT~
stream_size[22] => ~NO_FANOUT~
stream_size[23] => ~NO_FANOUT~
stream_size[24] => ~NO_FANOUT~
stream_size[25] => ~NO_FANOUT~
stream_size[26] => ~NO_FANOUT~
stream_size[27] => ~NO_FANOUT~
stream_size[28] => ~NO_FANOUT~
stream_size[29] => ~NO_FANOUT~
stream_size[30] => ~NO_FANOUT~
stream_size[31] => ~NO_FANOUT~
stream_reset => ~NO_FANOUT~
i_atomic_op[0] => ~NO_FANOUT~
i_atomic_op[1] => ~NO_FANOUT~
i_atomic_op[2] => ~NO_FANOUT~
o_stall <= lsu_pipelined_read:pipelined_read.o_stall
i_valid => lsu_i_valid.IN1
i_address[0] => address.IN0
i_address[1] => address.IN0
i_address[2] => address.IN0
i_address[3] => address.IN0
i_address[4] => address.IN0
i_address[5] => address.IN0
i_address[6] => address.IN0
i_address[7] => address.IN0
i_address[8] => address.IN0
i_address[9] => address.IN0
i_address[10] => address.IN0
i_address[11] => address.IN0
i_address[12] => address.IN0
i_address[13] => address.IN0
i_address[14] => address.IN0
i_address[15] => address.IN0
i_address[16] => address.IN0
i_address[17] => address.IN0
i_address[18] => address.IN0
i_address[19] => address.IN0
i_address[20] => address.IN0
i_address[21] => address.IN0
i_address[22] => address.IN0
i_address[23] => address.IN0
i_address[24] => address.IN0
i_address[25] => address.IN0
i_address[26] => address.IN0
i_address[27] => address.IN0
i_address[28] => address.IN0
i_address[29] => address.IN0
i_address[30] => address.IN0
i_address[31] => address.IN0
i_writedata[0] => ~NO_FANOUT~
i_writedata[1] => ~NO_FANOUT~
i_writedata[2] => ~NO_FANOUT~
i_writedata[3] => ~NO_FANOUT~
i_writedata[4] => ~NO_FANOUT~
i_writedata[5] => ~NO_FANOUT~
i_writedata[6] => ~NO_FANOUT~
i_writedata[7] => ~NO_FANOUT~
i_writedata[8] => ~NO_FANOUT~
i_writedata[9] => ~NO_FANOUT~
i_writedata[10] => ~NO_FANOUT~
i_writedata[11] => ~NO_FANOUT~
i_writedata[12] => ~NO_FANOUT~
i_writedata[13] => ~NO_FANOUT~
i_writedata[14] => ~NO_FANOUT~
i_writedata[15] => ~NO_FANOUT~
i_writedata[16] => ~NO_FANOUT~
i_writedata[17] => ~NO_FANOUT~
i_writedata[18] => ~NO_FANOUT~
i_writedata[19] => ~NO_FANOUT~
i_writedata[20] => ~NO_FANOUT~
i_writedata[21] => ~NO_FANOUT~
i_writedata[22] => ~NO_FANOUT~
i_writedata[23] => ~NO_FANOUT~
i_writedata[24] => ~NO_FANOUT~
i_writedata[25] => ~NO_FANOUT~
i_writedata[26] => ~NO_FANOUT~
i_writedata[27] => ~NO_FANOUT~
i_writedata[28] => ~NO_FANOUT~
i_writedata[29] => ~NO_FANOUT~
i_writedata[30] => ~NO_FANOUT~
i_writedata[31] => ~NO_FANOUT~
i_cmpdata[0] => ~NO_FANOUT~
i_cmpdata[1] => ~NO_FANOUT~
i_cmpdata[2] => ~NO_FANOUT~
i_cmpdata[3] => ~NO_FANOUT~
i_cmpdata[4] => ~NO_FANOUT~
i_cmpdata[5] => ~NO_FANOUT~
i_cmpdata[6] => ~NO_FANOUT~
i_cmpdata[7] => ~NO_FANOUT~
i_cmpdata[8] => ~NO_FANOUT~
i_cmpdata[9] => ~NO_FANOUT~
i_cmpdata[10] => ~NO_FANOUT~
i_cmpdata[11] => ~NO_FANOUT~
i_cmpdata[12] => ~NO_FANOUT~
i_cmpdata[13] => ~NO_FANOUT~
i_cmpdata[14] => ~NO_FANOUT~
i_cmpdata[15] => ~NO_FANOUT~
i_cmpdata[16] => ~NO_FANOUT~
i_cmpdata[17] => ~NO_FANOUT~
i_cmpdata[18] => ~NO_FANOUT~
i_cmpdata[19] => ~NO_FANOUT~
i_cmpdata[20] => ~NO_FANOUT~
i_cmpdata[21] => ~NO_FANOUT~
i_cmpdata[22] => ~NO_FANOUT~
i_cmpdata[23] => ~NO_FANOUT~
i_cmpdata[24] => ~NO_FANOUT~
i_cmpdata[25] => ~NO_FANOUT~
i_cmpdata[26] => ~NO_FANOUT~
i_cmpdata[27] => ~NO_FANOUT~
i_cmpdata[28] => ~NO_FANOUT~
i_cmpdata[29] => ~NO_FANOUT~
i_cmpdata[30] => ~NO_FANOUT~
i_cmpdata[31] => ~NO_FANOUT~
i_predicate => i_predicate.IN1
i_bitwiseor[0] => address.IN1
i_bitwiseor[1] => address.IN1
i_bitwiseor[2] => address.IN1
i_bitwiseor[3] => address.IN1
i_bitwiseor[4] => address.IN1
i_bitwiseor[5] => address.IN1
i_bitwiseor[6] => address.IN1
i_bitwiseor[7] => address.IN1
i_bitwiseor[8] => address.IN1
i_bitwiseor[9] => address.IN1
i_bitwiseor[10] => address.IN1
i_bitwiseor[11] => address.IN1
i_bitwiseor[12] => address.IN1
i_bitwiseor[13] => address.IN1
i_bitwiseor[14] => address.IN1
i_bitwiseor[15] => address.IN1
i_bitwiseor[16] => address.IN1
i_bitwiseor[17] => address.IN1
i_bitwiseor[18] => address.IN1
i_bitwiseor[19] => address.IN1
i_bitwiseor[20] => address.IN1
i_bitwiseor[21] => address.IN1
i_bitwiseor[22] => address.IN1
i_bitwiseor[23] => address.IN1
i_bitwiseor[24] => address.IN1
i_bitwiseor[25] => address.IN1
i_bitwiseor[26] => address.IN1
i_bitwiseor[27] => address.IN1
i_bitwiseor[28] => address.IN1
i_bitwiseor[29] => address.IN1
i_bitwiseor[30] => address.IN1
i_bitwiseor[31] => address.IN1
i_stall => lsu_i_stall.IN1
o_valid <= lsu_pipelined_read:pipelined_read.o_valid
o_empty <= lsu_pipelined_read:pipelined_read.o_empty
o_almost_empty <= lsu_pipelined_read:pipelined_read.o_almost_empty
o_readdata[0] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[1] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[2] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[3] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[4] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[5] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[6] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[7] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[8] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[9] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[10] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[11] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[12] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[13] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[14] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[15] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[16] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[17] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[18] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[19] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[20] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[21] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[22] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[23] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[24] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[25] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[26] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[27] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[28] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[29] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[30] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[31] <= lsu_pipelined_read:pipelined_read.o_readdata
avm_address[0] <= lsu_permute_address:u_permute_address.o_addr
avm_address[1] <= lsu_permute_address:u_permute_address.o_addr
avm_address[2] <= lsu_permute_address:u_permute_address.o_addr
avm_address[3] <= lsu_permute_address:u_permute_address.o_addr
avm_address[4] <= lsu_permute_address:u_permute_address.o_addr
avm_address[5] <= lsu_permute_address:u_permute_address.o_addr
avm_address[6] <= lsu_permute_address:u_permute_address.o_addr
avm_address[7] <= lsu_permute_address:u_permute_address.o_addr
avm_address[8] <= lsu_permute_address:u_permute_address.o_addr
avm_address[9] <= lsu_permute_address:u_permute_address.o_addr
avm_address[10] <= lsu_permute_address:u_permute_address.o_addr
avm_address[11] <= lsu_permute_address:u_permute_address.o_addr
avm_address[12] <= lsu_permute_address:u_permute_address.o_addr
avm_address[13] <= lsu_permute_address:u_permute_address.o_addr
avm_address[14] <= lsu_permute_address:u_permute_address.o_addr
avm_address[15] <= lsu_permute_address:u_permute_address.o_addr
avm_address[16] <= lsu_permute_address:u_permute_address.o_addr
avm_address[17] <= lsu_permute_address:u_permute_address.o_addr
avm_address[18] <= lsu_permute_address:u_permute_address.o_addr
avm_address[19] <= lsu_permute_address:u_permute_address.o_addr
avm_address[20] <= lsu_permute_address:u_permute_address.o_addr
avm_address[21] <= lsu_permute_address:u_permute_address.o_addr
avm_address[22] <= lsu_permute_address:u_permute_address.o_addr
avm_address[23] <= lsu_permute_address:u_permute_address.o_addr
avm_address[24] <= lsu_permute_address:u_permute_address.o_addr
avm_address[25] <= lsu_permute_address:u_permute_address.o_addr
avm_address[26] <= lsu_permute_address:u_permute_address.o_addr
avm_address[27] <= lsu_permute_address:u_permute_address.o_addr
avm_address[28] <= lsu_permute_address:u_permute_address.o_addr
avm_address[29] <= lsu_permute_address:u_permute_address.o_addr
avm_address[30] <= lsu_permute_address:u_permute_address.o_addr
avm_address[31] <= lsu_permute_address:u_permute_address.o_addr
avm_enable <= <VCC>
avm_read <= lsu_pipelined_read:pipelined_read.avm_read
avm_readdata[0] => avm_readdata[0].IN1
avm_readdata[1] => avm_readdata[1].IN1
avm_readdata[2] => avm_readdata[2].IN1
avm_readdata[3] => avm_readdata[3].IN1
avm_readdata[4] => avm_readdata[4].IN1
avm_readdata[5] => avm_readdata[5].IN1
avm_readdata[6] => avm_readdata[6].IN1
avm_readdata[7] => avm_readdata[7].IN1
avm_readdata[8] => avm_readdata[8].IN1
avm_readdata[9] => avm_readdata[9].IN1
avm_readdata[10] => avm_readdata[10].IN1
avm_readdata[11] => avm_readdata[11].IN1
avm_readdata[12] => avm_readdata[12].IN1
avm_readdata[13] => avm_readdata[13].IN1
avm_readdata[14] => avm_readdata[14].IN1
avm_readdata[15] => avm_readdata[15].IN1
avm_readdata[16] => avm_readdata[16].IN1
avm_readdata[17] => avm_readdata[17].IN1
avm_readdata[18] => avm_readdata[18].IN1
avm_readdata[19] => avm_readdata[19].IN1
avm_readdata[20] => avm_readdata[20].IN1
avm_readdata[21] => avm_readdata[21].IN1
avm_readdata[22] => avm_readdata[22].IN1
avm_readdata[23] => avm_readdata[23].IN1
avm_readdata[24] => avm_readdata[24].IN1
avm_readdata[25] => avm_readdata[25].IN1
avm_readdata[26] => avm_readdata[26].IN1
avm_readdata[27] => avm_readdata[27].IN1
avm_readdata[28] => avm_readdata[28].IN1
avm_readdata[29] => avm_readdata[29].IN1
avm_readdata[30] => avm_readdata[30].IN1
avm_readdata[31] => avm_readdata[31].IN1
avm_write <= <GND>
avm_writeack => o_writeack.DATAIN
avm_writedata[0] <= <GND>
avm_writedata[1] <= <GND>
avm_writedata[2] <= <GND>
avm_writedata[3] <= <GND>
avm_writedata[4] <= <GND>
avm_writedata[5] <= <GND>
avm_writedata[6] <= <GND>
avm_writedata[7] <= <GND>
avm_writedata[8] <= <GND>
avm_writedata[9] <= <GND>
avm_writedata[10] <= <GND>
avm_writedata[11] <= <GND>
avm_writedata[12] <= <GND>
avm_writedata[13] <= <GND>
avm_writedata[14] <= <GND>
avm_writedata[15] <= <GND>
avm_writedata[16] <= <GND>
avm_writedata[17] <= <GND>
avm_writedata[18] <= <GND>
avm_writedata[19] <= <GND>
avm_writedata[20] <= <GND>
avm_writedata[21] <= <GND>
avm_writedata[22] <= <GND>
avm_writedata[23] <= <GND>
avm_writedata[24] <= <GND>
avm_writedata[25] <= <GND>
avm_writedata[26] <= <GND>
avm_writedata[27] <= <GND>
avm_writedata[28] <= <GND>
avm_writedata[29] <= <GND>
avm_writedata[30] <= <GND>
avm_writedata[31] <= <GND>
avm_byteenable[0] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[1] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[2] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[3] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_waitrequest => avm_waitrequest.IN1
avm_readdatavalid => lsu_readdatavalid.IN1
avm_burstcount[0] <= <VCC>
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_input_fifo_depth[0] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[1] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[2] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[3] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[4] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_writeack <= avm_writeack.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => ~NO_FANOUT~
i_byteenable[1] => ~NO_FANOUT~
i_byteenable[2] => ~NO_FANOUT~
i_byteenable[3] => ~NO_FANOUT~
flush => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_bw <= <GND>
profile_bw_incr[0] <= <GND>
profile_bw_incr[1] <= <GND>
profile_bw_incr[2] <= <GND>
profile_bw_incr[3] <= <GND>
profile_bw_incr[4] <= <GND>
profile_bw_incr[5] <= <GND>
profile_bw_incr[6] <= <GND>
profile_bw_incr[7] <= <GND>
profile_bw_incr[8] <= <GND>
profile_bw_incr[9] <= <GND>
profile_bw_incr[10] <= <GND>
profile_bw_incr[11] <= <GND>
profile_bw_incr[12] <= <GND>
profile_bw_incr[13] <= <GND>
profile_bw_incr[14] <= <GND>
profile_bw_incr[15] <= <GND>
profile_bw_incr[16] <= <GND>
profile_bw_incr[17] <= <GND>
profile_bw_incr[18] <= <GND>
profile_bw_incr[19] <= <GND>
profile_bw_incr[20] <= <GND>
profile_bw_incr[21] <= <GND>
profile_bw_incr[22] <= <GND>
profile_bw_incr[23] <= <GND>
profile_bw_incr[24] <= <GND>
profile_bw_incr[25] <= <GND>
profile_bw_incr[26] <= <GND>
profile_bw_incr[27] <= <GND>
profile_bw_incr[28] <= <GND>
profile_bw_incr[29] <= <GND>
profile_bw_incr[30] <= <GND>
profile_bw_incr[31] <= <GND>
profile_total_ivalid <= <GND>
profile_total_req <= <GND>
profile_i_stall_count <= <GND>
profile_o_stall_count <= <GND>
profile_avm_readwrite_count <= <GND>
profile_avm_burstcount_total <= <GND>
profile_avm_burstcount_total_incr[0] <= <GND>
profile_avm_burstcount_total_incr[1] <= <GND>
profile_avm_burstcount_total_incr[2] <= <GND>
profile_avm_burstcount_total_incr[3] <= <GND>
profile_avm_burstcount_total_incr[4] <= <GND>
profile_avm_burstcount_total_incr[5] <= <GND>
profile_avm_burstcount_total_incr[6] <= <GND>
profile_avm_burstcount_total_incr[7] <= <GND>
profile_avm_burstcount_total_incr[8] <= <GND>
profile_avm_burstcount_total_incr[9] <= <GND>
profile_avm_burstcount_total_incr[10] <= <GND>
profile_avm_burstcount_total_incr[11] <= <GND>
profile_avm_burstcount_total_incr[12] <= <GND>
profile_avm_burstcount_total_incr[13] <= <GND>
profile_avm_burstcount_total_incr[14] <= <GND>
profile_avm_burstcount_total_incr[15] <= <GND>
profile_avm_burstcount_total_incr[16] <= <GND>
profile_avm_burstcount_total_incr[17] <= <GND>
profile_avm_burstcount_total_incr[18] <= <GND>
profile_avm_burstcount_total_incr[19] <= <GND>
profile_avm_burstcount_total_incr[20] <= <GND>
profile_avm_burstcount_total_incr[21] <= <GND>
profile_avm_burstcount_total_incr[22] <= <GND>
profile_avm_burstcount_total_incr[23] <= <GND>
profile_avm_burstcount_total_incr[24] <= <GND>
profile_avm_burstcount_total_incr[25] <= <GND>
profile_avm_burstcount_total_incr[26] <= <GND>
profile_avm_burstcount_total_incr[27] <= <GND>
profile_avm_burstcount_total_incr[28] <= <GND>
profile_avm_burstcount_total_incr[29] <= <GND>
profile_avm_burstcount_total_incr[30] <= <GND>
profile_avm_burstcount_total_incr[31] <= <GND>
profile_req_cache_hit_count <= <GND>
profile_extra_unaligned_reqs <= <GND>
profile_avm_stall <= <GND>
profile_idle <= <GND>
ecc_err_status[0] <= lsu_pipelined_read:pipelined_read.ecc_err_status
ecc_err_status[1] <= lsu_pipelined_read:pipelined_read.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_permute_address:u_permute_address
i_addr[0] => o_addr[0].DATAIN
i_addr[1] => o_addr[1].DATAIN
i_addr[2] => o_addr[2].DATAIN
i_addr[3] => o_addr[3].DATAIN
i_addr[4] => o_addr[4].DATAIN
i_addr[5] => o_addr[5].DATAIN
i_addr[6] => o_addr[6].DATAIN
i_addr[7] => o_addr[7].DATAIN
i_addr[8] => o_addr[8].DATAIN
i_addr[9] => o_addr[9].DATAIN
i_addr[10] => o_addr[10].DATAIN
i_addr[11] => o_addr[11].DATAIN
i_addr[12] => o_addr[12].DATAIN
i_addr[13] => o_addr[13].DATAIN
i_addr[14] => o_addr[14].DATAIN
i_addr[15] => o_addr[15].DATAIN
i_addr[16] => o_addr[16].DATAIN
i_addr[17] => o_addr[17].DATAIN
i_addr[18] => o_addr[18].DATAIN
i_addr[19] => o_addr[19].DATAIN
i_addr[20] => o_addr[20].DATAIN
i_addr[21] => o_addr[21].DATAIN
i_addr[22] => o_addr[22].DATAIN
i_addr[23] => o_addr[23].DATAIN
i_addr[24] => o_addr[24].DATAIN
i_addr[25] => o_addr[25].DATAIN
i_addr[26] => o_addr[26].DATAIN
i_addr[27] => o_addr[27].DATAIN
i_addr[28] => o_addr[28].DATAIN
i_addr[29] => o_addr[29].DATAIN
i_addr[30] => o_addr[30].DATAIN
i_addr[31] => o_addr[31].DATAIN
o_addr[0] <= i_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= i_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_addr[20] <= i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_addr[21] <= i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
o_addr[22] <= i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
o_addr[23] <= i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
o_addr[24] <= i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
o_addr[25] <= i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
o_addr[26] <= i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
o_addr[27] <= i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
o_addr[28] <= i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
o_addr[29] <= i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
o_addr[30] <= i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
o_addr[31] <= i_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read
clk => clk.IN4
resetn => resetn.IN1
i_predicate => nop.IN1
o_stall <= core_o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_valid => comb.IN1
i_valid => lsu_i_valid.IN0
i_address[0] => core_data_in[0].IN1
i_address[1] => core_data_in[1].IN1
i_address[2] => core_data_in[2].IN1
i_address[3] => core_data_in[3].IN1
i_address[4] => core_data_in[4].IN1
i_address[5] => core_data_in[5].IN1
i_address[6] => core_data_in[6].IN1
i_address[7] => core_data_in[7].IN1
i_address[8] => core_data_in[8].IN1
i_address[9] => core_data_in[9].IN1
i_address[10] => core_data_in[10].IN1
i_address[11] => core_data_in[11].IN1
i_address[12] => core_data_in[12].IN1
i_address[13] => core_data_in[13].IN1
i_address[14] => core_data_in[14].IN1
i_address[15] => core_data_in[15].IN1
i_address[16] => core_data_in[16].IN1
i_address[17] => core_data_in[17].IN1
i_address[18] => core_data_in[18].IN1
i_address[19] => core_data_in[19].IN1
i_address[20] => core_data_in[20].IN1
i_address[21] => core_data_in[21].IN1
i_address[22] => core_data_in[22].IN1
i_address[23] => core_data_in[23].IN1
i_address[24] => core_data_in[24].IN1
i_address[25] => core_data_in[25].IN1
i_address[26] => core_data_in[26].IN1
i_address[27] => core_data_in[27].IN1
i_address[28] => core_data_in[28].IN1
i_address[29] => core_data_in[29].IN1
i_address[30] => core_data_in[30].IN1
i_address[31] => core_data_in[31].IN1
i_stall => lsu_i_stall.IN1
i_stall => comb.IN1
o_valid <= core_o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_readdata[0] <= hld_fifo:data_fifo.o_data
o_readdata[1] <= hld_fifo:data_fifo.o_data
o_readdata[2] <= hld_fifo:data_fifo.o_data
o_readdata[3] <= hld_fifo:data_fifo.o_data
o_readdata[4] <= hld_fifo:data_fifo.o_data
o_readdata[5] <= hld_fifo:data_fifo.o_data
o_readdata[6] <= hld_fifo:data_fifo.o_data
o_readdata[7] <= hld_fifo:data_fifo.o_data
o_readdata[8] <= hld_fifo:data_fifo.o_data
o_readdata[9] <= hld_fifo:data_fifo.o_data
o_readdata[10] <= hld_fifo:data_fifo.o_data
o_readdata[11] <= hld_fifo:data_fifo.o_data
o_readdata[12] <= hld_fifo:data_fifo.o_data
o_readdata[13] <= hld_fifo:data_fifo.o_data
o_readdata[14] <= hld_fifo:data_fifo.o_data
o_readdata[15] <= hld_fifo:data_fifo.o_data
o_readdata[16] <= hld_fifo:data_fifo.o_data
o_readdata[17] <= hld_fifo:data_fifo.o_data
o_readdata[18] <= hld_fifo:data_fifo.o_data
o_readdata[19] <= hld_fifo:data_fifo.o_data
o_readdata[20] <= hld_fifo:data_fifo.o_data
o_readdata[21] <= hld_fifo:data_fifo.o_data
o_readdata[22] <= hld_fifo:data_fifo.o_data
o_readdata[23] <= hld_fifo:data_fifo.o_data
o_readdata[24] <= hld_fifo:data_fifo.o_data
o_readdata[25] <= hld_fifo:data_fifo.o_data
o_readdata[26] <= hld_fifo:data_fifo.o_data
o_readdata[27] <= hld_fifo:data_fifo.o_data
o_readdata[28] <= hld_fifo:data_fifo.o_data
o_readdata[29] <= hld_fifo:data_fifo.o_data
o_readdata[30] <= hld_fifo:data_fifo.o_data
o_readdata[31] <= hld_fifo:data_fifo.o_data
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_empty <= <GND>
o_almost_empty <= <GND>
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= hld_fifo:input_fifo.o_data
avm_address[3] <= hld_fifo:input_fifo.o_data
avm_address[4] <= hld_fifo:input_fifo.o_data
avm_address[5] <= hld_fifo:input_fifo.o_data
avm_address[6] <= hld_fifo:input_fifo.o_data
avm_address[7] <= hld_fifo:input_fifo.o_data
avm_address[8] <= hld_fifo:input_fifo.o_data
avm_address[9] <= hld_fifo:input_fifo.o_data
avm_address[10] <= hld_fifo:input_fifo.o_data
avm_address[11] <= hld_fifo:input_fifo.o_data
avm_address[12] <= hld_fifo:input_fifo.o_data
avm_address[13] <= hld_fifo:input_fifo.o_data
avm_address[14] <= hld_fifo:input_fifo.o_data
avm_address[15] <= hld_fifo:input_fifo.o_data
avm_address[16] <= hld_fifo:input_fifo.o_data
avm_address[17] <= hld_fifo:input_fifo.o_data
avm_address[18] <= hld_fifo:input_fifo.o_data
avm_address[19] <= hld_fifo:input_fifo.o_data
avm_address[20] <= hld_fifo:input_fifo.o_data
avm_address[21] <= hld_fifo:input_fifo.o_data
avm_address[22] <= hld_fifo:input_fifo.o_data
avm_address[23] <= hld_fifo:input_fifo.o_data
avm_address[24] <= hld_fifo:input_fifo.o_data
avm_address[25] <= hld_fifo:input_fifo.o_data
avm_address[26] <= hld_fifo:input_fifo.o_data
avm_address[27] <= hld_fifo:input_fifo.o_data
avm_address[28] <= hld_fifo:input_fifo.o_data
avm_address[29] <= hld_fifo:input_fifo.o_data
avm_address[30] <= hld_fifo:input_fifo.o_data
avm_address[31] <= hld_fifo:input_fifo.o_data
avm_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] => rdata[0].IN1
avm_readdata[1] => rdata[1].IN1
avm_readdata[2] => rdata[2].IN1
avm_readdata[3] => rdata[3].IN1
avm_readdata[4] => rdata[4].IN1
avm_readdata[5] => rdata[5].IN1
avm_readdata[6] => rdata[6].IN1
avm_readdata[7] => rdata[7].IN1
avm_readdata[8] => rdata[8].IN1
avm_readdata[9] => rdata[9].IN1
avm_readdata[10] => rdata[10].IN1
avm_readdata[11] => rdata[11].IN1
avm_readdata[12] => rdata[12].IN1
avm_readdata[13] => rdata[13].IN1
avm_readdata[14] => rdata[14].IN1
avm_readdata[15] => rdata[15].IN1
avm_readdata[16] => rdata[16].IN1
avm_readdata[17] => rdata[17].IN1
avm_readdata[18] => rdata[18].IN1
avm_readdata[19] => rdata[19].IN1
avm_readdata[20] => rdata[20].IN1
avm_readdata[21] => rdata[21].IN1
avm_readdata[22] => rdata[22].IN1
avm_readdata[23] => rdata[23].IN1
avm_readdata[24] => rdata[24].IN1
avm_readdata[25] => rdata[25].IN1
avm_readdata[26] => rdata[26].IN1
avm_readdata[27] => rdata[27].IN1
avm_readdata[28] => rdata[28].IN1
avm_readdata[29] => rdata[29].IN1
avm_readdata[30] => rdata[30].IN1
avm_readdata[31] => rdata[31].IN1
avm_waitrequest => stall_to_fifo.IN1
avm_waitrequest => read_accepted.IN1
avm_byteenable[0] <= <VCC>
avm_byteenable[1] <= <VCC>
avm_byteenable[2] <= <VCC>
avm_byteenable[3] <= <VCC>
avm_readdatavalid => avm_readdatavalid.IN1
o_input_fifo_depth[0] <= <GND>
o_input_fifo_depth[1] <= <GND>
o_input_fifo_depth[2] <= <GND>
o_input_fifo_depth[3] <= <GND>
o_input_fifo_depth[4] <= <GND>
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.stall_out
o_almost_full <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_full
o_valid <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
o_data[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_empty
o_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
ecc_err_status[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_E.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => advance_write_addr_E.IN1
stall_in => always5.IN0
stall_in => sel_new_data_E.OUTPUTSELECT
stall_in => advance_read_addr_E.IN1
stall_in => always4.IN1
stall_in => data_out_clock_en_E.IN1
stall_in => read_from_fifo_E.IN1
stall_in => always5.IN1
stall_in => try_read_from_fifo_E.IN2
almost_empty <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_occ_gte_one_E <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_stall_out_E <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component
wren => dpram_g432:auto_generated.wren
data[0] => dpram_g432:auto_generated.data[0]
wraddress[0] => dpram_g432:auto_generated.wraddress[0]
wraddress[1] => dpram_g432:auto_generated.wraddress[1]
wraddress[2] => dpram_g432:auto_generated.wraddress[2]
wraddress[3] => dpram_g432:auto_generated.wraddress[3]
wraddress[4] => dpram_g432:auto_generated.wraddress[4]
inclock => dpram_g432:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_g432:auto_generated.rdaddress[0]
rdaddress[1] => dpram_g432:auto_generated.rdaddress[1]
rdaddress[2] => dpram_g432:auto_generated.rdaddress[2]
rdaddress[3] => dpram_g432:auto_generated.rdaddress[3]
rdaddress[4] => dpram_g432:auto_generated.rdaddress[4]
outclock => dpram_g432:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_g432:auto_generated.q[0]


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated
data[0] => lutrama0.PORTADATAIN
inclock => lutrama0.CLK0
outclock => ~NO_FANOUT~
q[0] <= lutrama0.PORTBDATAOUT
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wren => lutrama0.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always3.IN0
incr_raw => always3.IN0
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
data_out[8] <= acl_fifo:fifo.data_out
data_out[9] <= acl_fifo:fifo.data_out
data_out[10] <= acl_fifo:fifo.data_out
data_out[11] <= acl_fifo:fifo.data_out
data_out[12] <= acl_fifo:fifo.data_out
data_out[13] <= acl_fifo:fifo.data_out
data_out[14] <= acl_fifo:fifo.data_out
data_out[15] <= acl_fifo:fifo.data_out
data_out[16] <= acl_fifo:fifo.data_out
data_out[17] <= acl_fifo:fifo.data_out
data_out[18] <= acl_fifo:fifo.data_out
data_out[19] <= acl_fifo:fifo.data_out
data_out[20] <= acl_fifo:fifo.data_out
data_out[21] <= acl_fifo:fifo.data_out
data_out[22] <= acl_fifo:fifo.data_out
data_out[23] <= acl_fifo:fifo.data_out
data_out[24] <= acl_fifo:fifo.data_out
data_out[25] <= acl_fifo:fifo.data_out
data_out[26] <= acl_fifo:fifo.data_out
data_out[27] <= acl_fifo:fifo.data_out
data_out[28] <= acl_fifo:fifo.data_out
data_out[29] <= acl_fifo:fifo.data_out
data_out[30] <= acl_fifo:fifo.data_out
data_out[31] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
data_out[2] <= hld_fifo:hld_fifo_inst.o_data
data_out[3] <= hld_fifo:hld_fifo_inst.o_data
data_out[4] <= hld_fifo:hld_fifo_inst.o_data
data_out[5] <= hld_fifo:hld_fifo_inst.o_data
data_out[6] <= hld_fifo:hld_fifo_inst.o_data
data_out[7] <= hld_fifo:hld_fifo_inst.o_data
data_out[8] <= hld_fifo:hld_fifo_inst.o_data
data_out[9] <= hld_fifo:hld_fifo_inst.o_data
data_out[10] <= hld_fifo:hld_fifo_inst.o_data
data_out[11] <= hld_fifo:hld_fifo_inst.o_data
data_out[12] <= hld_fifo:hld_fifo_inst.o_data
data_out[13] <= hld_fifo:hld_fifo_inst.o_data
data_out[14] <= hld_fifo:hld_fifo_inst.o_data
data_out[15] <= hld_fifo:hld_fifo_inst.o_data
data_out[16] <= hld_fifo:hld_fifo_inst.o_data
data_out[17] <= hld_fifo:hld_fifo_inst.o_data
data_out[18] <= hld_fifo:hld_fifo_inst.o_data
data_out[19] <= hld_fifo:hld_fifo_inst.o_data
data_out[20] <= hld_fifo:hld_fifo_inst.o_data
data_out[21] <= hld_fifo:hld_fifo_inst.o_data
data_out[22] <= hld_fifo:hld_fifo_inst.o_data
data_out[23] <= hld_fifo:hld_fifo_inst.o_data
data_out[24] <= hld_fifo:hld_fifo_inst.o_data
data_out[25] <= hld_fifo:hld_fifo_inst.o_data
data_out[26] <= hld_fifo:hld_fifo_inst.o_data
data_out[27] <= hld_fifo:hld_fifo_inst.o_data
data_out[28] <= hld_fifo:hld_fifo_inst.o_data
data_out[29] <= hld_fifo:hld_fifo_inst.o_data
data_out[30] <= hld_fifo:hld_fifo_inst.o_data
data_out[31] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[2] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[3] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[4] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[5] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[6] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[7] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[8] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[9] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[10] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[11] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[12] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[13] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[14] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[15] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[16] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[17] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[18] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[19] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[20] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[21] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[22] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[23] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[24] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[25] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[26] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[27] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[28] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[29] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[30] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[31] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_c272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_c272:auto_generated.address_a[0]
address_a[1] => altera_syncram_c272:auto_generated.address_a[1]
address_a[2] => altera_syncram_c272:auto_generated.address_a[2]
address_a[3] => altera_syncram_c272:auto_generated.address_a[3]
address_a[4] => altera_syncram_c272:auto_generated.address_a[4]
address_a[5] => altera_syncram_c272:auto_generated.address_a[5]
address_b[0] => altera_syncram_c272:auto_generated.address_b[0]
address_b[1] => altera_syncram_c272:auto_generated.address_b[1]
address_b[2] => altera_syncram_c272:auto_generated.address_b[2]
address_b[3] => altera_syncram_c272:auto_generated.address_b[3]
address_b[4] => altera_syncram_c272:auto_generated.address_b[4]
address_b[5] => altera_syncram_c272:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_c272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_c272:auto_generated.clock0
clock1 => altera_syncram_c272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_c272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_c272:auto_generated.data_a[0]
data_a[1] => altera_syncram_c272:auto_generated.data_a[1]
data_a[2] => altera_syncram_c272:auto_generated.data_a[2]
data_a[3] => altera_syncram_c272:auto_generated.data_a[3]
data_a[4] => altera_syncram_c272:auto_generated.data_a[4]
data_a[5] => altera_syncram_c272:auto_generated.data_a[5]
data_a[6] => altera_syncram_c272:auto_generated.data_a[6]
data_a[7] => altera_syncram_c272:auto_generated.data_a[7]
data_a[8] => altera_syncram_c272:auto_generated.data_a[8]
data_a[9] => altera_syncram_c272:auto_generated.data_a[9]
data_a[10] => altera_syncram_c272:auto_generated.data_a[10]
data_a[11] => altera_syncram_c272:auto_generated.data_a[11]
data_a[12] => altera_syncram_c272:auto_generated.data_a[12]
data_a[13] => altera_syncram_c272:auto_generated.data_a[13]
data_a[14] => altera_syncram_c272:auto_generated.data_a[14]
data_a[15] => altera_syncram_c272:auto_generated.data_a[15]
data_a[16] => altera_syncram_c272:auto_generated.data_a[16]
data_a[17] => altera_syncram_c272:auto_generated.data_a[17]
data_a[18] => altera_syncram_c272:auto_generated.data_a[18]
data_a[19] => altera_syncram_c272:auto_generated.data_a[19]
data_a[20] => altera_syncram_c272:auto_generated.data_a[20]
data_a[21] => altera_syncram_c272:auto_generated.data_a[21]
data_a[22] => altera_syncram_c272:auto_generated.data_a[22]
data_a[23] => altera_syncram_c272:auto_generated.data_a[23]
data_a[24] => altera_syncram_c272:auto_generated.data_a[24]
data_a[25] => altera_syncram_c272:auto_generated.data_a[25]
data_a[26] => altera_syncram_c272:auto_generated.data_a[26]
data_a[27] => altera_syncram_c272:auto_generated.data_a[27]
data_a[28] => altera_syncram_c272:auto_generated.data_a[28]
data_a[29] => altera_syncram_c272:auto_generated.data_a[29]
data_a[30] => altera_syncram_c272:auto_generated.data_a[30]
data_a[31] => altera_syncram_c272:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altera_syncram_c272:auto_generated.q_b[0]
q_b[1] <= altera_syncram_c272:auto_generated.q_b[1]
q_b[2] <= altera_syncram_c272:auto_generated.q_b[2]
q_b[3] <= altera_syncram_c272:auto_generated.q_b[3]
q_b[4] <= altera_syncram_c272:auto_generated.q_b[4]
q_b[5] <= altera_syncram_c272:auto_generated.q_b[5]
q_b[6] <= altera_syncram_c272:auto_generated.q_b[6]
q_b[7] <= altera_syncram_c272:auto_generated.q_b[7]
q_b[8] <= altera_syncram_c272:auto_generated.q_b[8]
q_b[9] <= altera_syncram_c272:auto_generated.q_b[9]
q_b[10] <= altera_syncram_c272:auto_generated.q_b[10]
q_b[11] <= altera_syncram_c272:auto_generated.q_b[11]
q_b[12] <= altera_syncram_c272:auto_generated.q_b[12]
q_b[13] <= altera_syncram_c272:auto_generated.q_b[13]
q_b[14] <= altera_syncram_c272:auto_generated.q_b[14]
q_b[15] <= altera_syncram_c272:auto_generated.q_b[15]
q_b[16] <= altera_syncram_c272:auto_generated.q_b[16]
q_b[17] <= altera_syncram_c272:auto_generated.q_b[17]
q_b[18] <= altera_syncram_c272:auto_generated.q_b[18]
q_b[19] <= altera_syncram_c272:auto_generated.q_b[19]
q_b[20] <= altera_syncram_c272:auto_generated.q_b[20]
q_b[21] <= altera_syncram_c272:auto_generated.q_b[21]
q_b[22] <= altera_syncram_c272:auto_generated.q_b[22]
q_b[23] <= altera_syncram_c272:auto_generated.q_b[23]
q_b[24] <= altera_syncram_c272:auto_generated.q_b[24]
q_b[25] <= altera_syncram_c272:auto_generated.q_b[25]
q_b[26] <= altera_syncram_c272:auto_generated.q_b[26]
q_b[27] <= altera_syncram_c272:auto_generated.q_b[27]
q_b[28] <= altera_syncram_c272:auto_generated.q_b[28]
q_b[29] <= altera_syncram_c272:auto_generated.q_b[29]
q_b[30] <= altera_syncram_c272:auto_generated.q_b[30]
q_b[31] <= altera_syncram_c272:auto_generated.q_b[31]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_c272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_c272:auto_generated
aclr1 => altsyncram_n7b4:altsyncram1.aclr1
address_a[0] => altsyncram_n7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_n7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_n7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_n7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_n7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_n7b4:altsyncram1.address_a[5]
address_b[0] => altsyncram_n7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_n7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_n7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_n7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_n7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_n7b4:altsyncram1.address_b[5]
addressstall_b => altsyncram_n7b4:altsyncram1.addressstall_b
clock0 => altsyncram_n7b4:altsyncram1.clock0
clock1 => altsyncram_n7b4:altsyncram1.clock1
clocken1 => altsyncram_n7b4:altsyncram1.clocken1
data_a[0] => altsyncram_n7b4:altsyncram1.data_a[0]
data_a[1] => altsyncram_n7b4:altsyncram1.data_a[1]
data_a[2] => altsyncram_n7b4:altsyncram1.data_a[2]
data_a[3] => altsyncram_n7b4:altsyncram1.data_a[3]
data_a[4] => altsyncram_n7b4:altsyncram1.data_a[4]
data_a[5] => altsyncram_n7b4:altsyncram1.data_a[5]
data_a[6] => altsyncram_n7b4:altsyncram1.data_a[6]
data_a[7] => altsyncram_n7b4:altsyncram1.data_a[7]
data_a[8] => altsyncram_n7b4:altsyncram1.data_a[8]
data_a[9] => altsyncram_n7b4:altsyncram1.data_a[9]
data_a[10] => altsyncram_n7b4:altsyncram1.data_a[10]
data_a[11] => altsyncram_n7b4:altsyncram1.data_a[11]
data_a[12] => altsyncram_n7b4:altsyncram1.data_a[12]
data_a[13] => altsyncram_n7b4:altsyncram1.data_a[13]
data_a[14] => altsyncram_n7b4:altsyncram1.data_a[14]
data_a[15] => altsyncram_n7b4:altsyncram1.data_a[15]
data_a[16] => altsyncram_n7b4:altsyncram1.data_a[16]
data_a[17] => altsyncram_n7b4:altsyncram1.data_a[17]
data_a[18] => altsyncram_n7b4:altsyncram1.data_a[18]
data_a[19] => altsyncram_n7b4:altsyncram1.data_a[19]
data_a[20] => altsyncram_n7b4:altsyncram1.data_a[20]
data_a[21] => altsyncram_n7b4:altsyncram1.data_a[21]
data_a[22] => altsyncram_n7b4:altsyncram1.data_a[22]
data_a[23] => altsyncram_n7b4:altsyncram1.data_a[23]
data_a[24] => altsyncram_n7b4:altsyncram1.data_a[24]
data_a[25] => altsyncram_n7b4:altsyncram1.data_a[25]
data_a[26] => altsyncram_n7b4:altsyncram1.data_a[26]
data_a[27] => altsyncram_n7b4:altsyncram1.data_a[27]
data_a[28] => altsyncram_n7b4:altsyncram1.data_a[28]
data_a[29] => altsyncram_n7b4:altsyncram1.data_a[29]
data_a[30] => altsyncram_n7b4:altsyncram1.data_a[30]
data_a[31] => altsyncram_n7b4:altsyncram1.data_a[31]
q_b[0] <= altsyncram_n7b4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_n7b4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_n7b4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_n7b4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_n7b4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_n7b4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_n7b4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_n7b4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_n7b4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_n7b4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_n7b4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_n7b4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_n7b4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_n7b4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_n7b4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_n7b4:altsyncram1.q_b[15]
q_b[16] <= altsyncram_n7b4:altsyncram1.q_b[16]
q_b[17] <= altsyncram_n7b4:altsyncram1.q_b[17]
q_b[18] <= altsyncram_n7b4:altsyncram1.q_b[18]
q_b[19] <= altsyncram_n7b4:altsyncram1.q_b[19]
q_b[20] <= altsyncram_n7b4:altsyncram1.q_b[20]
q_b[21] <= altsyncram_n7b4:altsyncram1.q_b[21]
q_b[22] <= altsyncram_n7b4:altsyncram1.q_b[22]
q_b[23] <= altsyncram_n7b4:altsyncram1.q_b[23]
q_b[24] <= altsyncram_n7b4:altsyncram1.q_b[24]
q_b[25] <= altsyncram_n7b4:altsyncram1.q_b[25]
q_b[26] <= altsyncram_n7b4:altsyncram1.q_b[26]
q_b[27] <= altsyncram_n7b4:altsyncram1.q_b[27]
q_b[28] <= altsyncram_n7b4:altsyncram1.q_b[28]
q_b[29] <= altsyncram_n7b4:altsyncram1.q_b[29]
q_b[30] <= altsyncram_n7b4:altsyncram1.q_b[30]
q_b[31] <= altsyncram_n7b4:altsyncram1.q_b[31]
wren_a => altsyncram_n7b4:altsyncram1.wren_a


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_c272:auto_generated|altsyncram_n7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
aclr1 => ram_block2a2.CLR1
aclr1 => ram_block2a3.CLR1
aclr1 => ram_block2a4.CLR1
aclr1 => ram_block2a5.CLR1
aclr1 => ram_block2a6.CLR1
aclr1 => ram_block2a7.CLR1
aclr1 => ram_block2a8.CLR1
aclr1 => ram_block2a9.CLR1
aclr1 => ram_block2a10.CLR1
aclr1 => ram_block2a11.CLR1
aclr1 => ram_block2a12.CLR1
aclr1 => ram_block2a13.CLR1
aclr1 => ram_block2a14.CLR1
aclr1 => ram_block2a15.CLR1
aclr1 => ram_block2a16.CLR1
aclr1 => ram_block2a17.CLR1
aclr1 => ram_block2a18.CLR1
aclr1 => ram_block2a19.CLR1
aclr1 => ram_block2a20.CLR1
aclr1 => ram_block2a21.CLR1
aclr1 => ram_block2a22.CLR1
aclr1 => ram_block2a23.CLR1
aclr1 => ram_block2a24.CLR1
aclr1 => ram_block2a25.CLR1
aclr1 => ram_block2a26.CLR1
aclr1 => ram_block2a27.CLR1
aclr1 => ram_block2a28.CLR1
aclr1 => ram_block2a29.CLR1
aclr1 => ram_block2a30.CLR1
aclr1 => ram_block2a31.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
addressstall_b => ram_block2a2.PORTBADDRSTALL
addressstall_b => ram_block2a3.PORTBADDRSTALL
addressstall_b => ram_block2a4.PORTBADDRSTALL
addressstall_b => ram_block2a5.PORTBADDRSTALL
addressstall_b => ram_block2a6.PORTBADDRSTALL
addressstall_b => ram_block2a7.PORTBADDRSTALL
addressstall_b => ram_block2a8.PORTBADDRSTALL
addressstall_b => ram_block2a9.PORTBADDRSTALL
addressstall_b => ram_block2a10.PORTBADDRSTALL
addressstall_b => ram_block2a11.PORTBADDRSTALL
addressstall_b => ram_block2a12.PORTBADDRSTALL
addressstall_b => ram_block2a13.PORTBADDRSTALL
addressstall_b => ram_block2a14.PORTBADDRSTALL
addressstall_b => ram_block2a15.PORTBADDRSTALL
addressstall_b => ram_block2a16.PORTBADDRSTALL
addressstall_b => ram_block2a17.PORTBADDRSTALL
addressstall_b => ram_block2a18.PORTBADDRSTALL
addressstall_b => ram_block2a19.PORTBADDRSTALL
addressstall_b => ram_block2a20.PORTBADDRSTALL
addressstall_b => ram_block2a21.PORTBADDRSTALL
addressstall_b => ram_block2a22.PORTBADDRSTALL
addressstall_b => ram_block2a23.PORTBADDRSTALL
addressstall_b => ram_block2a24.PORTBADDRSTALL
addressstall_b => ram_block2a25.PORTBADDRSTALL
addressstall_b => ram_block2a26.PORTBADDRSTALL
addressstall_b => ram_block2a27.PORTBADDRSTALL
addressstall_b => ram_block2a28.PORTBADDRSTALL
addressstall_b => ram_block2a29.PORTBADDRSTALL
addressstall_b => ram_block2a30.PORTBADDRSTALL
addressstall_b => ram_block2a31.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a16.ENA0
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a17.ENA0
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a18.ENA0
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a19.ENA0
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a20.ENA0
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a21.ENA0
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a22.ENA0
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a23.ENA0
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a24.ENA0
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a25.ENA0
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a26.ENA0
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a27.ENA0
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a28.ENA0
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a29.ENA0
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a30.ENA0
wren_a => ram_block2a31.PORTAWE
wren_a => ram_block2a31.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28
out_lm43_histogram_avm_burstcount[0] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_burstcount
out_o_readdata[0] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[1] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[2] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[3] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[4] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[5] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[6] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[7] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[8] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[9] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[10] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[11] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[12] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[13] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[14] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[15] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[16] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[17] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[18] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[19] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[20] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[21] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[22] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[23] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[24] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[25] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[26] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[27] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[28] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[29] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[30] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_readdata[31] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_data_out
out_o_valid[0] <= histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2.out_valid_out
out_lm43_histogram_avm_byteenable[0] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_byteenable
out_lm43_histogram_avm_byteenable[1] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_byteenable
out_lm43_histogram_avm_byteenable[2] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_byteenable
out_lm43_histogram_avm_byteenable[3] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_byteenable
out_lm43_histogram_avm_enable[0] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_enable
out_lm43_histogram_avm_read[0] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_read
out_lm43_histogram_avm_write[0] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_write
out_lm43_histogram_avm_writedata[0] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[1] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[2] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[3] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[4] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[5] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[6] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[7] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[8] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[9] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[10] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[11] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[12] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[13] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[14] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[15] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[16] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[17] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[18] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[19] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[20] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[21] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[22] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[23] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[24] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[25] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[26] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[27] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[28] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[29] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[30] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
out_lm43_histogram_avm_writedata[31] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_writedata
in_flush[0] => i_llvm_fpga_mem_lm43_histogram1_flush_bitsignaltemp.IN1
in_lm43_histogram_avm_readdata[0] => in_lm43_histogram_avm_readdata[0].IN1
in_lm43_histogram_avm_readdata[1] => in_lm43_histogram_avm_readdata[1].IN1
in_lm43_histogram_avm_readdata[2] => in_lm43_histogram_avm_readdata[2].IN1
in_lm43_histogram_avm_readdata[3] => in_lm43_histogram_avm_readdata[3].IN1
in_lm43_histogram_avm_readdata[4] => in_lm43_histogram_avm_readdata[4].IN1
in_lm43_histogram_avm_readdata[5] => in_lm43_histogram_avm_readdata[5].IN1
in_lm43_histogram_avm_readdata[6] => in_lm43_histogram_avm_readdata[6].IN1
in_lm43_histogram_avm_readdata[7] => in_lm43_histogram_avm_readdata[7].IN1
in_lm43_histogram_avm_readdata[8] => in_lm43_histogram_avm_readdata[8].IN1
in_lm43_histogram_avm_readdata[9] => in_lm43_histogram_avm_readdata[9].IN1
in_lm43_histogram_avm_readdata[10] => in_lm43_histogram_avm_readdata[10].IN1
in_lm43_histogram_avm_readdata[11] => in_lm43_histogram_avm_readdata[11].IN1
in_lm43_histogram_avm_readdata[12] => in_lm43_histogram_avm_readdata[12].IN1
in_lm43_histogram_avm_readdata[13] => in_lm43_histogram_avm_readdata[13].IN1
in_lm43_histogram_avm_readdata[14] => in_lm43_histogram_avm_readdata[14].IN1
in_lm43_histogram_avm_readdata[15] => in_lm43_histogram_avm_readdata[15].IN1
in_lm43_histogram_avm_readdata[16] => in_lm43_histogram_avm_readdata[16].IN1
in_lm43_histogram_avm_readdata[17] => in_lm43_histogram_avm_readdata[17].IN1
in_lm43_histogram_avm_readdata[18] => in_lm43_histogram_avm_readdata[18].IN1
in_lm43_histogram_avm_readdata[19] => in_lm43_histogram_avm_readdata[19].IN1
in_lm43_histogram_avm_readdata[20] => in_lm43_histogram_avm_readdata[20].IN1
in_lm43_histogram_avm_readdata[21] => in_lm43_histogram_avm_readdata[21].IN1
in_lm43_histogram_avm_readdata[22] => in_lm43_histogram_avm_readdata[22].IN1
in_lm43_histogram_avm_readdata[23] => in_lm43_histogram_avm_readdata[23].IN1
in_lm43_histogram_avm_readdata[24] => in_lm43_histogram_avm_readdata[24].IN1
in_lm43_histogram_avm_readdata[25] => in_lm43_histogram_avm_readdata[25].IN1
in_lm43_histogram_avm_readdata[26] => in_lm43_histogram_avm_readdata[26].IN1
in_lm43_histogram_avm_readdata[27] => in_lm43_histogram_avm_readdata[27].IN1
in_lm43_histogram_avm_readdata[28] => in_lm43_histogram_avm_readdata[28].IN1
in_lm43_histogram_avm_readdata[29] => in_lm43_histogram_avm_readdata[29].IN1
in_lm43_histogram_avm_readdata[30] => in_lm43_histogram_avm_readdata[30].IN1
in_lm43_histogram_avm_readdata[31] => in_lm43_histogram_avm_readdata[31].IN1
in_lm43_histogram_avm_readdatavalid[0] => i_llvm_fpga_mem_lm43_histogram1_avm_readdatavalid_bitsignaltemp.IN1
in_lm43_histogram_avm_waitrequest[0] => i_llvm_fpga_mem_lm43_histogram1_avm_waitrequest_bitsignaltemp.IN1
in_lm43_histogram_avm_writeack[0] => i_llvm_fpga_mem_lm43_histogram1_avm_writeack_bitsignaltemp.IN1
out_lm43_histogram_avm_address[0] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[1] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[2] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[3] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[4] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[5] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[6] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[7] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[8] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[9] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[10] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[11] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[12] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[13] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[14] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[15] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[16] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[17] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[18] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[19] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[20] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[21] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[22] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[23] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[24] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[25] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[26] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[27] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[28] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[29] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[30] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
out_lm43_histogram_avm_address[31] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.avm_address
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= lsu_top:thei_llvm_fpga_mem_lm43_histogram1.o_stall
in_i_address[0] => addr_trunc_q[0].IN1
in_i_address[1] => addr_trunc_q[1].IN1
in_i_address[2] => addr_trunc_q[2].IN1
in_i_address[3] => addr_trunc_q[3].IN1
in_i_address[4] => addr_trunc_q[4].IN1
in_i_address[5] => addr_trunc_q[5].IN1
in_i_address[6] => addr_trunc_q[6].IN1
in_i_address[7] => addr_trunc_q[7].IN1
in_i_address[8] => addr_trunc_q[8].IN1
in_i_address[9] => addr_trunc_q[9].IN1
in_i_address[10] => addr_trunc_q[10].IN1
in_i_address[11] => addr_trunc_q[11].IN1
in_i_address[12] => addr_trunc_q[12].IN1
in_i_address[13] => addr_trunc_q[13].IN1
in_i_address[14] => addr_trunc_q[14].IN1
in_i_address[15] => addr_trunc_q[15].IN1
in_i_address[16] => addr_trunc_q[16].IN1
in_i_address[17] => addr_trunc_q[17].IN1
in_i_address[18] => addr_trunc_q[18].IN1
in_i_address[19] => addr_trunc_q[19].IN1
in_i_address[20] => addr_trunc_q[20].IN1
in_i_address[21] => addr_trunc_q[21].IN1
in_i_address[22] => addr_trunc_q[22].IN1
in_i_address[23] => addr_trunc_q[23].IN1
in_i_address[24] => addr_trunc_q[24].IN1
in_i_address[25] => addr_trunc_q[25].IN1
in_i_address[26] => addr_trunc_q[26].IN1
in_i_address[27] => addr_trunc_q[27].IN1
in_i_address[28] => addr_trunc_q[28].IN1
in_i_address[29] => addr_trunc_q[29].IN1
in_i_address[30] => addr_trunc_q[30].IN1
in_i_address[31] => addr_trunc_q[31].IN1
in_i_address[32] => ~NO_FANOUT~
in_i_address[33] => ~NO_FANOUT~
in_i_address[34] => ~NO_FANOUT~
in_i_address[35] => ~NO_FANOUT~
in_i_address[36] => ~NO_FANOUT~
in_i_address[37] => ~NO_FANOUT~
in_i_address[38] => ~NO_FANOUT~
in_i_address[39] => ~NO_FANOUT~
in_i_address[40] => ~NO_FANOUT~
in_i_address[41] => ~NO_FANOUT~
in_i_address[42] => ~NO_FANOUT~
in_i_address[43] => ~NO_FANOUT~
in_i_address[44] => ~NO_FANOUT~
in_i_address[45] => ~NO_FANOUT~
in_i_address[46] => ~NO_FANOUT~
in_i_address[47] => ~NO_FANOUT~
in_i_address[48] => ~NO_FANOUT~
in_i_address[49] => ~NO_FANOUT~
in_i_address[50] => ~NO_FANOUT~
in_i_address[51] => ~NO_FANOUT~
in_i_address[52] => ~NO_FANOUT~
in_i_address[53] => ~NO_FANOUT~
in_i_address[54] => ~NO_FANOUT~
in_i_address[55] => ~NO_FANOUT~
in_i_address[56] => ~NO_FANOUT~
in_i_address[57] => ~NO_FANOUT~
in_i_address[58] => ~NO_FANOUT~
in_i_address[59] => ~NO_FANOUT~
in_i_address[60] => ~NO_FANOUT~
in_i_address[61] => ~NO_FANOUT~
in_i_address[62] => ~NO_FANOUT~
in_i_address[63] => ~NO_FANOUT~
in_i_dependence[0] => ~NO_FANOUT~
in_i_predicate[0] => i_llvm_fpga_mem_lm43_histogram1_i_predicate_bitsignaltemp.IN1
in_i_valid[0] => i_llvm_fpga_mem_lm43_histogram1_i_valid_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2
out_data_out[0] <= readdata_reg_lm43_histogram2_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= readdata_reg_lm43_histogram2_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= readdata_reg_lm43_histogram2_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= readdata_reg_lm43_histogram2_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= readdata_reg_lm43_histogram2_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= readdata_reg_lm43_histogram2_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= readdata_reg_lm43_histogram2_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= readdata_reg_lm43_histogram2_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= readdata_reg_lm43_histogram2_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= readdata_reg_lm43_histogram2_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= readdata_reg_lm43_histogram2_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= readdata_reg_lm43_histogram2_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= readdata_reg_lm43_histogram2_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= readdata_reg_lm43_histogram2_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= readdata_reg_lm43_histogram2_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= readdata_reg_lm43_histogram2_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= readdata_reg_lm43_histogram2_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= readdata_reg_lm43_histogram2_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= readdata_reg_lm43_histogram2_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= readdata_reg_lm43_histogram2_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= readdata_reg_lm43_histogram2_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= readdata_reg_lm43_histogram2_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= readdata_reg_lm43_histogram2_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= readdata_reg_lm43_histogram2_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= readdata_reg_lm43_histogram2_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= readdata_reg_lm43_histogram2_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= readdata_reg_lm43_histogram2_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= readdata_reg_lm43_histogram2_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= readdata_reg_lm43_histogram2_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= readdata_reg_lm43_histogram2_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= readdata_reg_lm43_histogram2_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= readdata_reg_lm43_histogram2_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= readdata_reg_lm43_histogram2_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => readdata_reg_lm43_histogram2_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_readdata_reg_lm43_histogram2_valid_reg_q[0].IN1
out_stall_out[0] <= readdata_reg_lm43_histogram2_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => readdata_reg_lm43_histogram2_data_reg_q[0].DATAIN
in_data_in[1] => readdata_reg_lm43_histogram2_data_reg_q[1].DATAIN
in_data_in[2] => readdata_reg_lm43_histogram2_data_reg_q[2].DATAIN
in_data_in[3] => readdata_reg_lm43_histogram2_data_reg_q[3].DATAIN
in_data_in[4] => readdata_reg_lm43_histogram2_data_reg_q[4].DATAIN
in_data_in[5] => readdata_reg_lm43_histogram2_data_reg_q[5].DATAIN
in_data_in[6] => readdata_reg_lm43_histogram2_data_reg_q[6].DATAIN
in_data_in[7] => readdata_reg_lm43_histogram2_data_reg_q[7].DATAIN
in_data_in[8] => readdata_reg_lm43_histogram2_data_reg_q[8].DATAIN
in_data_in[9] => readdata_reg_lm43_histogram2_data_reg_q[9].DATAIN
in_data_in[10] => readdata_reg_lm43_histogram2_data_reg_q[10].DATAIN
in_data_in[11] => readdata_reg_lm43_histogram2_data_reg_q[11].DATAIN
in_data_in[12] => readdata_reg_lm43_histogram2_data_reg_q[12].DATAIN
in_data_in[13] => readdata_reg_lm43_histogram2_data_reg_q[13].DATAIN
in_data_in[14] => readdata_reg_lm43_histogram2_data_reg_q[14].DATAIN
in_data_in[15] => readdata_reg_lm43_histogram2_data_reg_q[15].DATAIN
in_data_in[16] => readdata_reg_lm43_histogram2_data_reg_q[16].DATAIN
in_data_in[17] => readdata_reg_lm43_histogram2_data_reg_q[17].DATAIN
in_data_in[18] => readdata_reg_lm43_histogram2_data_reg_q[18].DATAIN
in_data_in[19] => readdata_reg_lm43_histogram2_data_reg_q[19].DATAIN
in_data_in[20] => readdata_reg_lm43_histogram2_data_reg_q[20].DATAIN
in_data_in[21] => readdata_reg_lm43_histogram2_data_reg_q[21].DATAIN
in_data_in[22] => readdata_reg_lm43_histogram2_data_reg_q[22].DATAIN
in_data_in[23] => readdata_reg_lm43_histogram2_data_reg_q[23].DATAIN
in_data_in[24] => readdata_reg_lm43_histogram2_data_reg_q[24].DATAIN
in_data_in[25] => readdata_reg_lm43_histogram2_data_reg_q[25].DATAIN
in_data_in[26] => readdata_reg_lm43_histogram2_data_reg_q[26].DATAIN
in_data_in[27] => readdata_reg_lm43_histogram2_data_reg_q[27].DATAIN
in_data_in[28] => readdata_reg_lm43_histogram2_data_reg_q[28].DATAIN
in_data_in[29] => readdata_reg_lm43_histogram2_data_reg_q[29].DATAIN
in_data_in[30] => readdata_reg_lm43_histogram2_data_reg_q[30].DATAIN
in_data_in[31] => readdata_reg_lm43_histogram2_data_reg_q[31].DATAIN
in_valid_in[0] => readdata_reg_lm43_histogram2_valid_reg_q[0].DATAIN
clock => readdata_reg_lm43_histogram2_data_reg_q[0].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[1].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[2].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[3].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[4].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[5].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[6].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[7].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[8].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[9].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[10].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[11].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[12].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[13].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[14].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[15].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[16].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[17].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[18].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[19].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[20].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[21].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[22].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[23].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[24].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[25].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[26].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[27].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[28].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[29].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[30].CLK
clock => readdata_reg_lm43_histogram2_data_reg_q[31].CLK
clock => readdata_reg_lm43_histogram2_valid_reg_q[0].CLK
resetn => readdata_reg_lm43_histogram2_data_reg_q[0].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[1].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[2].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[3].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[4].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[5].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[6].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[7].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[8].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[9].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[10].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[11].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[12].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[13].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[14].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[15].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[16].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[17].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[18].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[19].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[20].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[21].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[22].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[23].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[24].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[25].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[26].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[27].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[28].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[29].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[30].ACLR
resetn => readdata_reg_lm43_histogram2_data_reg_q[31].ACLR
resetn => readdata_reg_lm43_histogram2_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1
clock => clock.IN2
clock2x => ~NO_FANOUT~
resetn => resetn.IN1
stream_base_addr[0] => ~NO_FANOUT~
stream_base_addr[1] => ~NO_FANOUT~
stream_base_addr[2] => ~NO_FANOUT~
stream_base_addr[3] => ~NO_FANOUT~
stream_base_addr[4] => ~NO_FANOUT~
stream_base_addr[5] => ~NO_FANOUT~
stream_base_addr[6] => ~NO_FANOUT~
stream_base_addr[7] => ~NO_FANOUT~
stream_base_addr[8] => ~NO_FANOUT~
stream_base_addr[9] => ~NO_FANOUT~
stream_base_addr[10] => ~NO_FANOUT~
stream_base_addr[11] => ~NO_FANOUT~
stream_base_addr[12] => ~NO_FANOUT~
stream_base_addr[13] => ~NO_FANOUT~
stream_base_addr[14] => ~NO_FANOUT~
stream_base_addr[15] => ~NO_FANOUT~
stream_base_addr[16] => ~NO_FANOUT~
stream_base_addr[17] => ~NO_FANOUT~
stream_base_addr[18] => ~NO_FANOUT~
stream_base_addr[19] => ~NO_FANOUT~
stream_base_addr[20] => ~NO_FANOUT~
stream_base_addr[21] => ~NO_FANOUT~
stream_base_addr[22] => ~NO_FANOUT~
stream_base_addr[23] => ~NO_FANOUT~
stream_base_addr[24] => ~NO_FANOUT~
stream_base_addr[25] => ~NO_FANOUT~
stream_base_addr[26] => ~NO_FANOUT~
stream_base_addr[27] => ~NO_FANOUT~
stream_base_addr[28] => ~NO_FANOUT~
stream_base_addr[29] => ~NO_FANOUT~
stream_base_addr[30] => ~NO_FANOUT~
stream_base_addr[31] => ~NO_FANOUT~
stream_size[0] => ~NO_FANOUT~
stream_size[1] => ~NO_FANOUT~
stream_size[2] => ~NO_FANOUT~
stream_size[3] => ~NO_FANOUT~
stream_size[4] => ~NO_FANOUT~
stream_size[5] => ~NO_FANOUT~
stream_size[6] => ~NO_FANOUT~
stream_size[7] => ~NO_FANOUT~
stream_size[8] => ~NO_FANOUT~
stream_size[9] => ~NO_FANOUT~
stream_size[10] => ~NO_FANOUT~
stream_size[11] => ~NO_FANOUT~
stream_size[12] => ~NO_FANOUT~
stream_size[13] => ~NO_FANOUT~
stream_size[14] => ~NO_FANOUT~
stream_size[15] => ~NO_FANOUT~
stream_size[16] => ~NO_FANOUT~
stream_size[17] => ~NO_FANOUT~
stream_size[18] => ~NO_FANOUT~
stream_size[19] => ~NO_FANOUT~
stream_size[20] => ~NO_FANOUT~
stream_size[21] => ~NO_FANOUT~
stream_size[22] => ~NO_FANOUT~
stream_size[23] => ~NO_FANOUT~
stream_size[24] => ~NO_FANOUT~
stream_size[25] => ~NO_FANOUT~
stream_size[26] => ~NO_FANOUT~
stream_size[27] => ~NO_FANOUT~
stream_size[28] => ~NO_FANOUT~
stream_size[29] => ~NO_FANOUT~
stream_size[30] => ~NO_FANOUT~
stream_size[31] => ~NO_FANOUT~
stream_reset => ~NO_FANOUT~
i_atomic_op[0] => ~NO_FANOUT~
i_atomic_op[1] => ~NO_FANOUT~
i_atomic_op[2] => ~NO_FANOUT~
o_stall <= lsu_pipelined_read:pipelined_read.o_stall
i_valid => lsu_i_valid.IN1
i_address[0] => address.IN0
i_address[1] => address.IN0
i_address[2] => address.IN0
i_address[3] => address.IN0
i_address[4] => address.IN0
i_address[5] => address.IN0
i_address[6] => address.IN0
i_address[7] => address.IN0
i_address[8] => address.IN0
i_address[9] => address.IN0
i_address[10] => address.IN0
i_address[11] => address.IN0
i_address[12] => address.IN0
i_address[13] => address.IN0
i_address[14] => address.IN0
i_address[15] => address.IN0
i_address[16] => address.IN0
i_address[17] => address.IN0
i_address[18] => address.IN0
i_address[19] => address.IN0
i_address[20] => address.IN0
i_address[21] => address.IN0
i_address[22] => address.IN0
i_address[23] => address.IN0
i_address[24] => address.IN0
i_address[25] => address.IN0
i_address[26] => address.IN0
i_address[27] => address.IN0
i_address[28] => address.IN0
i_address[29] => address.IN0
i_address[30] => address.IN0
i_address[31] => address.IN0
i_writedata[0] => ~NO_FANOUT~
i_writedata[1] => ~NO_FANOUT~
i_writedata[2] => ~NO_FANOUT~
i_writedata[3] => ~NO_FANOUT~
i_writedata[4] => ~NO_FANOUT~
i_writedata[5] => ~NO_FANOUT~
i_writedata[6] => ~NO_FANOUT~
i_writedata[7] => ~NO_FANOUT~
i_writedata[8] => ~NO_FANOUT~
i_writedata[9] => ~NO_FANOUT~
i_writedata[10] => ~NO_FANOUT~
i_writedata[11] => ~NO_FANOUT~
i_writedata[12] => ~NO_FANOUT~
i_writedata[13] => ~NO_FANOUT~
i_writedata[14] => ~NO_FANOUT~
i_writedata[15] => ~NO_FANOUT~
i_writedata[16] => ~NO_FANOUT~
i_writedata[17] => ~NO_FANOUT~
i_writedata[18] => ~NO_FANOUT~
i_writedata[19] => ~NO_FANOUT~
i_writedata[20] => ~NO_FANOUT~
i_writedata[21] => ~NO_FANOUT~
i_writedata[22] => ~NO_FANOUT~
i_writedata[23] => ~NO_FANOUT~
i_writedata[24] => ~NO_FANOUT~
i_writedata[25] => ~NO_FANOUT~
i_writedata[26] => ~NO_FANOUT~
i_writedata[27] => ~NO_FANOUT~
i_writedata[28] => ~NO_FANOUT~
i_writedata[29] => ~NO_FANOUT~
i_writedata[30] => ~NO_FANOUT~
i_writedata[31] => ~NO_FANOUT~
i_cmpdata[0] => ~NO_FANOUT~
i_cmpdata[1] => ~NO_FANOUT~
i_cmpdata[2] => ~NO_FANOUT~
i_cmpdata[3] => ~NO_FANOUT~
i_cmpdata[4] => ~NO_FANOUT~
i_cmpdata[5] => ~NO_FANOUT~
i_cmpdata[6] => ~NO_FANOUT~
i_cmpdata[7] => ~NO_FANOUT~
i_cmpdata[8] => ~NO_FANOUT~
i_cmpdata[9] => ~NO_FANOUT~
i_cmpdata[10] => ~NO_FANOUT~
i_cmpdata[11] => ~NO_FANOUT~
i_cmpdata[12] => ~NO_FANOUT~
i_cmpdata[13] => ~NO_FANOUT~
i_cmpdata[14] => ~NO_FANOUT~
i_cmpdata[15] => ~NO_FANOUT~
i_cmpdata[16] => ~NO_FANOUT~
i_cmpdata[17] => ~NO_FANOUT~
i_cmpdata[18] => ~NO_FANOUT~
i_cmpdata[19] => ~NO_FANOUT~
i_cmpdata[20] => ~NO_FANOUT~
i_cmpdata[21] => ~NO_FANOUT~
i_cmpdata[22] => ~NO_FANOUT~
i_cmpdata[23] => ~NO_FANOUT~
i_cmpdata[24] => ~NO_FANOUT~
i_cmpdata[25] => ~NO_FANOUT~
i_cmpdata[26] => ~NO_FANOUT~
i_cmpdata[27] => ~NO_FANOUT~
i_cmpdata[28] => ~NO_FANOUT~
i_cmpdata[29] => ~NO_FANOUT~
i_cmpdata[30] => ~NO_FANOUT~
i_cmpdata[31] => ~NO_FANOUT~
i_predicate => i_predicate.IN1
i_bitwiseor[0] => address.IN1
i_bitwiseor[1] => address.IN1
i_bitwiseor[2] => address.IN1
i_bitwiseor[3] => address.IN1
i_bitwiseor[4] => address.IN1
i_bitwiseor[5] => address.IN1
i_bitwiseor[6] => address.IN1
i_bitwiseor[7] => address.IN1
i_bitwiseor[8] => address.IN1
i_bitwiseor[9] => address.IN1
i_bitwiseor[10] => address.IN1
i_bitwiseor[11] => address.IN1
i_bitwiseor[12] => address.IN1
i_bitwiseor[13] => address.IN1
i_bitwiseor[14] => address.IN1
i_bitwiseor[15] => address.IN1
i_bitwiseor[16] => address.IN1
i_bitwiseor[17] => address.IN1
i_bitwiseor[18] => address.IN1
i_bitwiseor[19] => address.IN1
i_bitwiseor[20] => address.IN1
i_bitwiseor[21] => address.IN1
i_bitwiseor[22] => address.IN1
i_bitwiseor[23] => address.IN1
i_bitwiseor[24] => address.IN1
i_bitwiseor[25] => address.IN1
i_bitwiseor[26] => address.IN1
i_bitwiseor[27] => address.IN1
i_bitwiseor[28] => address.IN1
i_bitwiseor[29] => address.IN1
i_bitwiseor[30] => address.IN1
i_bitwiseor[31] => address.IN1
i_stall => lsu_i_stall.IN1
o_valid <= lsu_pipelined_read:pipelined_read.o_valid
o_empty <= lsu_pipelined_read:pipelined_read.o_empty
o_almost_empty <= lsu_pipelined_read:pipelined_read.o_almost_empty
o_readdata[0] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[1] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[2] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[3] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[4] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[5] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[6] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[7] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[8] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[9] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[10] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[11] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[12] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[13] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[14] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[15] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[16] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[17] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[18] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[19] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[20] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[21] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[22] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[23] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[24] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[25] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[26] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[27] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[28] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[29] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[30] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[31] <= lsu_pipelined_read:pipelined_read.o_readdata
avm_address[0] <= lsu_permute_address:u_permute_address.o_addr
avm_address[1] <= lsu_permute_address:u_permute_address.o_addr
avm_address[2] <= lsu_permute_address:u_permute_address.o_addr
avm_address[3] <= lsu_permute_address:u_permute_address.o_addr
avm_address[4] <= lsu_permute_address:u_permute_address.o_addr
avm_address[5] <= lsu_permute_address:u_permute_address.o_addr
avm_address[6] <= lsu_permute_address:u_permute_address.o_addr
avm_address[7] <= lsu_permute_address:u_permute_address.o_addr
avm_address[8] <= lsu_permute_address:u_permute_address.o_addr
avm_address[9] <= lsu_permute_address:u_permute_address.o_addr
avm_address[10] <= lsu_permute_address:u_permute_address.o_addr
avm_address[11] <= lsu_permute_address:u_permute_address.o_addr
avm_address[12] <= lsu_permute_address:u_permute_address.o_addr
avm_address[13] <= lsu_permute_address:u_permute_address.o_addr
avm_address[14] <= lsu_permute_address:u_permute_address.o_addr
avm_address[15] <= lsu_permute_address:u_permute_address.o_addr
avm_address[16] <= lsu_permute_address:u_permute_address.o_addr
avm_address[17] <= lsu_permute_address:u_permute_address.o_addr
avm_address[18] <= lsu_permute_address:u_permute_address.o_addr
avm_address[19] <= lsu_permute_address:u_permute_address.o_addr
avm_address[20] <= lsu_permute_address:u_permute_address.o_addr
avm_address[21] <= lsu_permute_address:u_permute_address.o_addr
avm_address[22] <= lsu_permute_address:u_permute_address.o_addr
avm_address[23] <= lsu_permute_address:u_permute_address.o_addr
avm_address[24] <= lsu_permute_address:u_permute_address.o_addr
avm_address[25] <= lsu_permute_address:u_permute_address.o_addr
avm_address[26] <= lsu_permute_address:u_permute_address.o_addr
avm_address[27] <= lsu_permute_address:u_permute_address.o_addr
avm_address[28] <= lsu_permute_address:u_permute_address.o_addr
avm_address[29] <= lsu_permute_address:u_permute_address.o_addr
avm_address[30] <= lsu_permute_address:u_permute_address.o_addr
avm_address[31] <= lsu_permute_address:u_permute_address.o_addr
avm_enable <= <VCC>
avm_read <= lsu_pipelined_read:pipelined_read.avm_read
avm_readdata[0] => avm_readdata[0].IN1
avm_readdata[1] => avm_readdata[1].IN1
avm_readdata[2] => avm_readdata[2].IN1
avm_readdata[3] => avm_readdata[3].IN1
avm_readdata[4] => avm_readdata[4].IN1
avm_readdata[5] => avm_readdata[5].IN1
avm_readdata[6] => avm_readdata[6].IN1
avm_readdata[7] => avm_readdata[7].IN1
avm_readdata[8] => avm_readdata[8].IN1
avm_readdata[9] => avm_readdata[9].IN1
avm_readdata[10] => avm_readdata[10].IN1
avm_readdata[11] => avm_readdata[11].IN1
avm_readdata[12] => avm_readdata[12].IN1
avm_readdata[13] => avm_readdata[13].IN1
avm_readdata[14] => avm_readdata[14].IN1
avm_readdata[15] => avm_readdata[15].IN1
avm_readdata[16] => avm_readdata[16].IN1
avm_readdata[17] => avm_readdata[17].IN1
avm_readdata[18] => avm_readdata[18].IN1
avm_readdata[19] => avm_readdata[19].IN1
avm_readdata[20] => avm_readdata[20].IN1
avm_readdata[21] => avm_readdata[21].IN1
avm_readdata[22] => avm_readdata[22].IN1
avm_readdata[23] => avm_readdata[23].IN1
avm_readdata[24] => avm_readdata[24].IN1
avm_readdata[25] => avm_readdata[25].IN1
avm_readdata[26] => avm_readdata[26].IN1
avm_readdata[27] => avm_readdata[27].IN1
avm_readdata[28] => avm_readdata[28].IN1
avm_readdata[29] => avm_readdata[29].IN1
avm_readdata[30] => avm_readdata[30].IN1
avm_readdata[31] => avm_readdata[31].IN1
avm_write <= <GND>
avm_writeack => o_writeack.DATAIN
avm_writedata[0] <= <GND>
avm_writedata[1] <= <GND>
avm_writedata[2] <= <GND>
avm_writedata[3] <= <GND>
avm_writedata[4] <= <GND>
avm_writedata[5] <= <GND>
avm_writedata[6] <= <GND>
avm_writedata[7] <= <GND>
avm_writedata[8] <= <GND>
avm_writedata[9] <= <GND>
avm_writedata[10] <= <GND>
avm_writedata[11] <= <GND>
avm_writedata[12] <= <GND>
avm_writedata[13] <= <GND>
avm_writedata[14] <= <GND>
avm_writedata[15] <= <GND>
avm_writedata[16] <= <GND>
avm_writedata[17] <= <GND>
avm_writedata[18] <= <GND>
avm_writedata[19] <= <GND>
avm_writedata[20] <= <GND>
avm_writedata[21] <= <GND>
avm_writedata[22] <= <GND>
avm_writedata[23] <= <GND>
avm_writedata[24] <= <GND>
avm_writedata[25] <= <GND>
avm_writedata[26] <= <GND>
avm_writedata[27] <= <GND>
avm_writedata[28] <= <GND>
avm_writedata[29] <= <GND>
avm_writedata[30] <= <GND>
avm_writedata[31] <= <GND>
avm_byteenable[0] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[1] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[2] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[3] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_waitrequest => avm_waitrequest.IN1
avm_readdatavalid => lsu_readdatavalid.IN1
avm_burstcount[0] <= <VCC>
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_input_fifo_depth[0] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[1] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[2] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[3] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[4] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_writeack <= avm_writeack.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => ~NO_FANOUT~
i_byteenable[1] => ~NO_FANOUT~
i_byteenable[2] => ~NO_FANOUT~
i_byteenable[3] => ~NO_FANOUT~
flush => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_bw <= <GND>
profile_bw_incr[0] <= <GND>
profile_bw_incr[1] <= <GND>
profile_bw_incr[2] <= <GND>
profile_bw_incr[3] <= <GND>
profile_bw_incr[4] <= <GND>
profile_bw_incr[5] <= <GND>
profile_bw_incr[6] <= <GND>
profile_bw_incr[7] <= <GND>
profile_bw_incr[8] <= <GND>
profile_bw_incr[9] <= <GND>
profile_bw_incr[10] <= <GND>
profile_bw_incr[11] <= <GND>
profile_bw_incr[12] <= <GND>
profile_bw_incr[13] <= <GND>
profile_bw_incr[14] <= <GND>
profile_bw_incr[15] <= <GND>
profile_bw_incr[16] <= <GND>
profile_bw_incr[17] <= <GND>
profile_bw_incr[18] <= <GND>
profile_bw_incr[19] <= <GND>
profile_bw_incr[20] <= <GND>
profile_bw_incr[21] <= <GND>
profile_bw_incr[22] <= <GND>
profile_bw_incr[23] <= <GND>
profile_bw_incr[24] <= <GND>
profile_bw_incr[25] <= <GND>
profile_bw_incr[26] <= <GND>
profile_bw_incr[27] <= <GND>
profile_bw_incr[28] <= <GND>
profile_bw_incr[29] <= <GND>
profile_bw_incr[30] <= <GND>
profile_bw_incr[31] <= <GND>
profile_total_ivalid <= <GND>
profile_total_req <= <GND>
profile_i_stall_count <= <GND>
profile_o_stall_count <= <GND>
profile_avm_readwrite_count <= <GND>
profile_avm_burstcount_total <= <GND>
profile_avm_burstcount_total_incr[0] <= <GND>
profile_avm_burstcount_total_incr[1] <= <GND>
profile_avm_burstcount_total_incr[2] <= <GND>
profile_avm_burstcount_total_incr[3] <= <GND>
profile_avm_burstcount_total_incr[4] <= <GND>
profile_avm_burstcount_total_incr[5] <= <GND>
profile_avm_burstcount_total_incr[6] <= <GND>
profile_avm_burstcount_total_incr[7] <= <GND>
profile_avm_burstcount_total_incr[8] <= <GND>
profile_avm_burstcount_total_incr[9] <= <GND>
profile_avm_burstcount_total_incr[10] <= <GND>
profile_avm_burstcount_total_incr[11] <= <GND>
profile_avm_burstcount_total_incr[12] <= <GND>
profile_avm_burstcount_total_incr[13] <= <GND>
profile_avm_burstcount_total_incr[14] <= <GND>
profile_avm_burstcount_total_incr[15] <= <GND>
profile_avm_burstcount_total_incr[16] <= <GND>
profile_avm_burstcount_total_incr[17] <= <GND>
profile_avm_burstcount_total_incr[18] <= <GND>
profile_avm_burstcount_total_incr[19] <= <GND>
profile_avm_burstcount_total_incr[20] <= <GND>
profile_avm_burstcount_total_incr[21] <= <GND>
profile_avm_burstcount_total_incr[22] <= <GND>
profile_avm_burstcount_total_incr[23] <= <GND>
profile_avm_burstcount_total_incr[24] <= <GND>
profile_avm_burstcount_total_incr[25] <= <GND>
profile_avm_burstcount_total_incr[26] <= <GND>
profile_avm_burstcount_total_incr[27] <= <GND>
profile_avm_burstcount_total_incr[28] <= <GND>
profile_avm_burstcount_total_incr[29] <= <GND>
profile_avm_burstcount_total_incr[30] <= <GND>
profile_avm_burstcount_total_incr[31] <= <GND>
profile_req_cache_hit_count <= <GND>
profile_extra_unaligned_reqs <= <GND>
profile_avm_stall <= <GND>
profile_idle <= <GND>
ecc_err_status[0] <= lsu_pipelined_read:pipelined_read.ecc_err_status
ecc_err_status[1] <= lsu_pipelined_read:pipelined_read.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_permute_address:u_permute_address
i_addr[0] => o_addr[0].DATAIN
i_addr[1] => o_addr[1].DATAIN
i_addr[2] => o_addr[2].DATAIN
i_addr[3] => o_addr[3].DATAIN
i_addr[4] => o_addr[4].DATAIN
i_addr[5] => o_addr[5].DATAIN
i_addr[6] => o_addr[6].DATAIN
i_addr[7] => o_addr[7].DATAIN
i_addr[8] => o_addr[8].DATAIN
i_addr[9] => o_addr[9].DATAIN
i_addr[10] => o_addr[10].DATAIN
i_addr[11] => o_addr[11].DATAIN
i_addr[12] => o_addr[12].DATAIN
i_addr[13] => o_addr[13].DATAIN
i_addr[14] => o_addr[14].DATAIN
i_addr[15] => o_addr[15].DATAIN
i_addr[16] => o_addr[16].DATAIN
i_addr[17] => o_addr[17].DATAIN
i_addr[18] => o_addr[18].DATAIN
i_addr[19] => o_addr[19].DATAIN
i_addr[20] => o_addr[20].DATAIN
i_addr[21] => o_addr[21].DATAIN
i_addr[22] => o_addr[22].DATAIN
i_addr[23] => o_addr[23].DATAIN
i_addr[24] => o_addr[24].DATAIN
i_addr[25] => o_addr[25].DATAIN
i_addr[26] => o_addr[26].DATAIN
i_addr[27] => o_addr[27].DATAIN
i_addr[28] => o_addr[28].DATAIN
i_addr[29] => o_addr[29].DATAIN
i_addr[30] => o_addr[30].DATAIN
i_addr[31] => o_addr[31].DATAIN
o_addr[0] <= i_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= i_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_addr[20] <= i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_addr[21] <= i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
o_addr[22] <= i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
o_addr[23] <= i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
o_addr[24] <= i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
o_addr[25] <= i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
o_addr[26] <= i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
o_addr[27] <= i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
o_addr[28] <= i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
o_addr[29] <= i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
o_addr[30] <= i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
o_addr[31] <= i_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read
clk => clk.IN4
resetn => resetn.IN1
i_predicate => nop.IN1
o_stall <= core_o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_valid => comb.IN1
i_valid => lsu_i_valid.IN0
i_address[0] => core_data_in[0].IN1
i_address[1] => core_data_in[1].IN1
i_address[2] => core_data_in[2].IN1
i_address[3] => core_data_in[3].IN1
i_address[4] => core_data_in[4].IN1
i_address[5] => core_data_in[5].IN1
i_address[6] => core_data_in[6].IN1
i_address[7] => core_data_in[7].IN1
i_address[8] => core_data_in[8].IN1
i_address[9] => core_data_in[9].IN1
i_address[10] => core_data_in[10].IN1
i_address[11] => core_data_in[11].IN1
i_address[12] => core_data_in[12].IN1
i_address[13] => core_data_in[13].IN1
i_address[14] => core_data_in[14].IN1
i_address[15] => core_data_in[15].IN1
i_address[16] => core_data_in[16].IN1
i_address[17] => core_data_in[17].IN1
i_address[18] => core_data_in[18].IN1
i_address[19] => core_data_in[19].IN1
i_address[20] => core_data_in[20].IN1
i_address[21] => core_data_in[21].IN1
i_address[22] => core_data_in[22].IN1
i_address[23] => core_data_in[23].IN1
i_address[24] => core_data_in[24].IN1
i_address[25] => core_data_in[25].IN1
i_address[26] => core_data_in[26].IN1
i_address[27] => core_data_in[27].IN1
i_address[28] => core_data_in[28].IN1
i_address[29] => core_data_in[29].IN1
i_address[30] => core_data_in[30].IN1
i_address[31] => core_data_in[31].IN1
i_stall => lsu_i_stall.IN1
i_stall => comb.IN1
o_valid <= core_o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_readdata[0] <= hld_fifo:data_fifo.o_data
o_readdata[1] <= hld_fifo:data_fifo.o_data
o_readdata[2] <= hld_fifo:data_fifo.o_data
o_readdata[3] <= hld_fifo:data_fifo.o_data
o_readdata[4] <= hld_fifo:data_fifo.o_data
o_readdata[5] <= hld_fifo:data_fifo.o_data
o_readdata[6] <= hld_fifo:data_fifo.o_data
o_readdata[7] <= hld_fifo:data_fifo.o_data
o_readdata[8] <= hld_fifo:data_fifo.o_data
o_readdata[9] <= hld_fifo:data_fifo.o_data
o_readdata[10] <= hld_fifo:data_fifo.o_data
o_readdata[11] <= hld_fifo:data_fifo.o_data
o_readdata[12] <= hld_fifo:data_fifo.o_data
o_readdata[13] <= hld_fifo:data_fifo.o_data
o_readdata[14] <= hld_fifo:data_fifo.o_data
o_readdata[15] <= hld_fifo:data_fifo.o_data
o_readdata[16] <= hld_fifo:data_fifo.o_data
o_readdata[17] <= hld_fifo:data_fifo.o_data
o_readdata[18] <= hld_fifo:data_fifo.o_data
o_readdata[19] <= hld_fifo:data_fifo.o_data
o_readdata[20] <= hld_fifo:data_fifo.o_data
o_readdata[21] <= hld_fifo:data_fifo.o_data
o_readdata[22] <= hld_fifo:data_fifo.o_data
o_readdata[23] <= hld_fifo:data_fifo.o_data
o_readdata[24] <= hld_fifo:data_fifo.o_data
o_readdata[25] <= hld_fifo:data_fifo.o_data
o_readdata[26] <= hld_fifo:data_fifo.o_data
o_readdata[27] <= hld_fifo:data_fifo.o_data
o_readdata[28] <= hld_fifo:data_fifo.o_data
o_readdata[29] <= hld_fifo:data_fifo.o_data
o_readdata[30] <= hld_fifo:data_fifo.o_data
o_readdata[31] <= hld_fifo:data_fifo.o_data
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_empty <= <GND>
o_almost_empty <= <GND>
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= hld_fifo:input_fifo.o_data
avm_address[3] <= hld_fifo:input_fifo.o_data
avm_address[4] <= hld_fifo:input_fifo.o_data
avm_address[5] <= hld_fifo:input_fifo.o_data
avm_address[6] <= hld_fifo:input_fifo.o_data
avm_address[7] <= hld_fifo:input_fifo.o_data
avm_address[8] <= hld_fifo:input_fifo.o_data
avm_address[9] <= hld_fifo:input_fifo.o_data
avm_address[10] <= hld_fifo:input_fifo.o_data
avm_address[11] <= hld_fifo:input_fifo.o_data
avm_address[12] <= hld_fifo:input_fifo.o_data
avm_address[13] <= hld_fifo:input_fifo.o_data
avm_address[14] <= hld_fifo:input_fifo.o_data
avm_address[15] <= hld_fifo:input_fifo.o_data
avm_address[16] <= hld_fifo:input_fifo.o_data
avm_address[17] <= hld_fifo:input_fifo.o_data
avm_address[18] <= hld_fifo:input_fifo.o_data
avm_address[19] <= hld_fifo:input_fifo.o_data
avm_address[20] <= hld_fifo:input_fifo.o_data
avm_address[21] <= hld_fifo:input_fifo.o_data
avm_address[22] <= hld_fifo:input_fifo.o_data
avm_address[23] <= hld_fifo:input_fifo.o_data
avm_address[24] <= hld_fifo:input_fifo.o_data
avm_address[25] <= hld_fifo:input_fifo.o_data
avm_address[26] <= hld_fifo:input_fifo.o_data
avm_address[27] <= hld_fifo:input_fifo.o_data
avm_address[28] <= hld_fifo:input_fifo.o_data
avm_address[29] <= hld_fifo:input_fifo.o_data
avm_address[30] <= hld_fifo:input_fifo.o_data
avm_address[31] <= hld_fifo:input_fifo.o_data
avm_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] => rdata[0].IN1
avm_readdata[1] => rdata[1].IN1
avm_readdata[2] => rdata[2].IN1
avm_readdata[3] => rdata[3].IN1
avm_readdata[4] => rdata[4].IN1
avm_readdata[5] => rdata[5].IN1
avm_readdata[6] => rdata[6].IN1
avm_readdata[7] => rdata[7].IN1
avm_readdata[8] => rdata[8].IN1
avm_readdata[9] => rdata[9].IN1
avm_readdata[10] => rdata[10].IN1
avm_readdata[11] => rdata[11].IN1
avm_readdata[12] => rdata[12].IN1
avm_readdata[13] => rdata[13].IN1
avm_readdata[14] => rdata[14].IN1
avm_readdata[15] => rdata[15].IN1
avm_readdata[16] => rdata[16].IN1
avm_readdata[17] => rdata[17].IN1
avm_readdata[18] => rdata[18].IN1
avm_readdata[19] => rdata[19].IN1
avm_readdata[20] => rdata[20].IN1
avm_readdata[21] => rdata[21].IN1
avm_readdata[22] => rdata[22].IN1
avm_readdata[23] => rdata[23].IN1
avm_readdata[24] => rdata[24].IN1
avm_readdata[25] => rdata[25].IN1
avm_readdata[26] => rdata[26].IN1
avm_readdata[27] => rdata[27].IN1
avm_readdata[28] => rdata[28].IN1
avm_readdata[29] => rdata[29].IN1
avm_readdata[30] => rdata[30].IN1
avm_readdata[31] => rdata[31].IN1
avm_waitrequest => stall_to_fifo.IN1
avm_waitrequest => read_accepted.IN1
avm_byteenable[0] <= <VCC>
avm_byteenable[1] <= <VCC>
avm_byteenable[2] <= <VCC>
avm_byteenable[3] <= <VCC>
avm_readdatavalid => avm_readdatavalid.IN1
o_input_fifo_depth[0] <= <GND>
o_input_fifo_depth[1] <= <GND>
o_input_fifo_depth[2] <= <GND>
o_input_fifo_depth[3] <= <GND>
o_input_fifo_depth[4] <= <GND>
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.stall_out
o_almost_full <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_full
o_valid <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
o_data[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_empty
o_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
ecc_err_status[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_E.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => advance_write_addr_E.IN1
stall_in => always5.IN0
stall_in => sel_new_data_E.OUTPUTSELECT
stall_in => advance_read_addr_E.IN1
stall_in => always4.IN1
stall_in => data_out_clock_en_E.IN1
stall_in => read_from_fifo_E.IN1
stall_in => always5.IN1
stall_in => try_read_from_fifo_E.IN2
almost_empty <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_occ_gte_one_E <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_stall_out_E <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component
wren => dpram_g432:auto_generated.wren
data[0] => dpram_g432:auto_generated.data[0]
wraddress[0] => dpram_g432:auto_generated.wraddress[0]
wraddress[1] => dpram_g432:auto_generated.wraddress[1]
wraddress[2] => dpram_g432:auto_generated.wraddress[2]
wraddress[3] => dpram_g432:auto_generated.wraddress[3]
wraddress[4] => dpram_g432:auto_generated.wraddress[4]
inclock => dpram_g432:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_g432:auto_generated.rdaddress[0]
rdaddress[1] => dpram_g432:auto_generated.rdaddress[1]
rdaddress[2] => dpram_g432:auto_generated.rdaddress[2]
rdaddress[3] => dpram_g432:auto_generated.rdaddress[3]
rdaddress[4] => dpram_g432:auto_generated.rdaddress[4]
outclock => dpram_g432:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_g432:auto_generated.q[0]


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated
data[0] => lutrama0.PORTADATAIN
inclock => lutrama0.CLK0
outclock => ~NO_FANOUT~
q[0] <= lutrama0.PORTBDATAOUT
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wren => lutrama0.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always3.IN0
incr_raw => always3.IN0
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28|lsu_top:thei_llvm_fpga_mem_lm43_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_in[64] => data_in[64].IN1
data_out[0] <= acl_fifo:fifo.data_out
data_out[1] <= acl_fifo:fifo.data_out
data_out[2] <= acl_fifo:fifo.data_out
data_out[3] <= acl_fifo:fifo.data_out
data_out[4] <= acl_fifo:fifo.data_out
data_out[5] <= acl_fifo:fifo.data_out
data_out[6] <= acl_fifo:fifo.data_out
data_out[7] <= acl_fifo:fifo.data_out
data_out[8] <= acl_fifo:fifo.data_out
data_out[9] <= acl_fifo:fifo.data_out
data_out[10] <= acl_fifo:fifo.data_out
data_out[11] <= acl_fifo:fifo.data_out
data_out[12] <= acl_fifo:fifo.data_out
data_out[13] <= acl_fifo:fifo.data_out
data_out[14] <= acl_fifo:fifo.data_out
data_out[15] <= acl_fifo:fifo.data_out
data_out[16] <= acl_fifo:fifo.data_out
data_out[17] <= acl_fifo:fifo.data_out
data_out[18] <= acl_fifo:fifo.data_out
data_out[19] <= acl_fifo:fifo.data_out
data_out[20] <= acl_fifo:fifo.data_out
data_out[21] <= acl_fifo:fifo.data_out
data_out[22] <= acl_fifo:fifo.data_out
data_out[23] <= acl_fifo:fifo.data_out
data_out[24] <= acl_fifo:fifo.data_out
data_out[25] <= acl_fifo:fifo.data_out
data_out[26] <= acl_fifo:fifo.data_out
data_out[27] <= acl_fifo:fifo.data_out
data_out[28] <= acl_fifo:fifo.data_out
data_out[29] <= acl_fifo:fifo.data_out
data_out[30] <= acl_fifo:fifo.data_out
data_out[31] <= acl_fifo:fifo.data_out
data_out[32] <= acl_fifo:fifo.data_out
data_out[33] <= acl_fifo:fifo.data_out
data_out[34] <= acl_fifo:fifo.data_out
data_out[35] <= acl_fifo:fifo.data_out
data_out[36] <= acl_fifo:fifo.data_out
data_out[37] <= acl_fifo:fifo.data_out
data_out[38] <= acl_fifo:fifo.data_out
data_out[39] <= acl_fifo:fifo.data_out
data_out[40] <= acl_fifo:fifo.data_out
data_out[41] <= acl_fifo:fifo.data_out
data_out[42] <= acl_fifo:fifo.data_out
data_out[43] <= acl_fifo:fifo.data_out
data_out[44] <= acl_fifo:fifo.data_out
data_out[45] <= acl_fifo:fifo.data_out
data_out[46] <= acl_fifo:fifo.data_out
data_out[47] <= acl_fifo:fifo.data_out
data_out[48] <= acl_fifo:fifo.data_out
data_out[49] <= acl_fifo:fifo.data_out
data_out[50] <= acl_fifo:fifo.data_out
data_out[51] <= acl_fifo:fifo.data_out
data_out[52] <= acl_fifo:fifo.data_out
data_out[53] <= acl_fifo:fifo.data_out
data_out[54] <= acl_fifo:fifo.data_out
data_out[55] <= acl_fifo:fifo.data_out
data_out[56] <= acl_fifo:fifo.data_out
data_out[57] <= acl_fifo:fifo.data_out
data_out[58] <= acl_fifo:fifo.data_out
data_out[59] <= acl_fifo:fifo.data_out
data_out[60] <= acl_fifo:fifo.data_out
data_out[61] <= acl_fifo:fifo.data_out
data_out[62] <= acl_fifo:fifo.data_out
data_out[63] <= acl_fifo:fifo.data_out
data_out[64] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_in[64] => data_in[64].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
data_out[1] <= hld_fifo:hld_fifo_inst.o_data
data_out[2] <= hld_fifo:hld_fifo_inst.o_data
data_out[3] <= hld_fifo:hld_fifo_inst.o_data
data_out[4] <= hld_fifo:hld_fifo_inst.o_data
data_out[5] <= hld_fifo:hld_fifo_inst.o_data
data_out[6] <= hld_fifo:hld_fifo_inst.o_data
data_out[7] <= hld_fifo:hld_fifo_inst.o_data
data_out[8] <= hld_fifo:hld_fifo_inst.o_data
data_out[9] <= hld_fifo:hld_fifo_inst.o_data
data_out[10] <= hld_fifo:hld_fifo_inst.o_data
data_out[11] <= hld_fifo:hld_fifo_inst.o_data
data_out[12] <= hld_fifo:hld_fifo_inst.o_data
data_out[13] <= hld_fifo:hld_fifo_inst.o_data
data_out[14] <= hld_fifo:hld_fifo_inst.o_data
data_out[15] <= hld_fifo:hld_fifo_inst.o_data
data_out[16] <= hld_fifo:hld_fifo_inst.o_data
data_out[17] <= hld_fifo:hld_fifo_inst.o_data
data_out[18] <= hld_fifo:hld_fifo_inst.o_data
data_out[19] <= hld_fifo:hld_fifo_inst.o_data
data_out[20] <= hld_fifo:hld_fifo_inst.o_data
data_out[21] <= hld_fifo:hld_fifo_inst.o_data
data_out[22] <= hld_fifo:hld_fifo_inst.o_data
data_out[23] <= hld_fifo:hld_fifo_inst.o_data
data_out[24] <= hld_fifo:hld_fifo_inst.o_data
data_out[25] <= hld_fifo:hld_fifo_inst.o_data
data_out[26] <= hld_fifo:hld_fifo_inst.o_data
data_out[27] <= hld_fifo:hld_fifo_inst.o_data
data_out[28] <= hld_fifo:hld_fifo_inst.o_data
data_out[29] <= hld_fifo:hld_fifo_inst.o_data
data_out[30] <= hld_fifo:hld_fifo_inst.o_data
data_out[31] <= hld_fifo:hld_fifo_inst.o_data
data_out[32] <= hld_fifo:hld_fifo_inst.o_data
data_out[33] <= hld_fifo:hld_fifo_inst.o_data
data_out[34] <= hld_fifo:hld_fifo_inst.o_data
data_out[35] <= hld_fifo:hld_fifo_inst.o_data
data_out[36] <= hld_fifo:hld_fifo_inst.o_data
data_out[37] <= hld_fifo:hld_fifo_inst.o_data
data_out[38] <= hld_fifo:hld_fifo_inst.o_data
data_out[39] <= hld_fifo:hld_fifo_inst.o_data
data_out[40] <= hld_fifo:hld_fifo_inst.o_data
data_out[41] <= hld_fifo:hld_fifo_inst.o_data
data_out[42] <= hld_fifo:hld_fifo_inst.o_data
data_out[43] <= hld_fifo:hld_fifo_inst.o_data
data_out[44] <= hld_fifo:hld_fifo_inst.o_data
data_out[45] <= hld_fifo:hld_fifo_inst.o_data
data_out[46] <= hld_fifo:hld_fifo_inst.o_data
data_out[47] <= hld_fifo:hld_fifo_inst.o_data
data_out[48] <= hld_fifo:hld_fifo_inst.o_data
data_out[49] <= hld_fifo:hld_fifo_inst.o_data
data_out[50] <= hld_fifo:hld_fifo_inst.o_data
data_out[51] <= hld_fifo:hld_fifo_inst.o_data
data_out[52] <= hld_fifo:hld_fifo_inst.o_data
data_out[53] <= hld_fifo:hld_fifo_inst.o_data
data_out[54] <= hld_fifo:hld_fifo_inst.o_data
data_out[55] <= hld_fifo:hld_fifo_inst.o_data
data_out[56] <= hld_fifo:hld_fifo_inst.o_data
data_out[57] <= hld_fifo:hld_fifo_inst.o_data
data_out[58] <= hld_fifo:hld_fifo_inst.o_data
data_out[59] <= hld_fifo:hld_fifo_inst.o_data
data_out[60] <= hld_fifo:hld_fifo_inst.o_data
data_out[61] <= hld_fifo:hld_fifo_inst.o_data
data_out[62] <= hld_fifo:hld_fifo_inst.o_data
data_out[63] <= hld_fifo:hld_fifo_inst.o_data
data_out[64] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
i_data[32] => data_in[32].IN1
i_data[33] => data_in[33].IN1
i_data[34] => data_in[34].IN1
i_data[35] => data_in[35].IN1
i_data[36] => data_in[36].IN1
i_data[37] => data_in[37].IN1
i_data[38] => data_in[38].IN1
i_data[39] => data_in[39].IN1
i_data[40] => data_in[40].IN1
i_data[41] => data_in[41].IN1
i_data[42] => data_in[42].IN1
i_data[43] => data_in[43].IN1
i_data[44] => data_in[44].IN1
i_data[45] => data_in[45].IN1
i_data[46] => data_in[46].IN1
i_data[47] => data_in[47].IN1
i_data[48] => data_in[48].IN1
i_data[49] => data_in[49].IN1
i_data[50] => data_in[50].IN1
i_data[51] => data_in[51].IN1
i_data[52] => data_in[52].IN1
i_data[53] => data_in[53].IN1
i_data[54] => data_in[54].IN1
i_data[55] => data_in[55].IN1
i_data[56] => data_in[56].IN1
i_data[57] => data_in[57].IN1
i_data[58] => data_in[58].IN1
i_data[59] => data_in[59].IN1
i_data[60] => data_in[60].IN1
i_data[61] => data_in[61].IN1
i_data[62] => data_in[62].IN1
i_data[63] => data_in[63].IN1
i_data[64] => data_in[64].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[32] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[33] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[34] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[35] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[36] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[37] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[38] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[39] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[40] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[41] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[42] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[43] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[44] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[45] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[46] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[47] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[48] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[49] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[50] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[51] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[52] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[53] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[54] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[55] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[56] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[57] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[58] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[59] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[60] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[61] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[62] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[63] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[64] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_in[64] => data_in[64].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[1] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[2] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[3] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[4] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[5] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[6] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[7] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[8] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[9] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[10] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[11] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[12] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[13] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[14] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[15] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[16] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[17] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[18] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[19] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[20] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[21] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[22] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[23] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[24] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[25] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[26] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[27] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[28] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[29] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[30] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[31] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[32] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[33] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[34] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[35] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[36] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[37] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[38] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[39] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[40] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[41] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[42] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[43] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[44] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[45] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[46] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[47] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[48] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[49] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[50] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[51] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[52] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[53] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[54] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[55] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[56] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[57] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[58] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[59] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[60] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[61] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[62] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[63] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
data_out[64] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_o272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_o272:auto_generated.address_a[0]
address_a[1] => altera_syncram_o272:auto_generated.address_a[1]
address_a[2] => altera_syncram_o272:auto_generated.address_a[2]
address_a[3] => altera_syncram_o272:auto_generated.address_a[3]
address_a[4] => altera_syncram_o272:auto_generated.address_a[4]
address_a[5] => altera_syncram_o272:auto_generated.address_a[5]
address_b[0] => altera_syncram_o272:auto_generated.address_b[0]
address_b[1] => altera_syncram_o272:auto_generated.address_b[1]
address_b[2] => altera_syncram_o272:auto_generated.address_b[2]
address_b[3] => altera_syncram_o272:auto_generated.address_b[3]
address_b[4] => altera_syncram_o272:auto_generated.address_b[4]
address_b[5] => altera_syncram_o272:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_o272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_o272:auto_generated.clock0
clock1 => altera_syncram_o272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_o272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_o272:auto_generated.data_a[0]
data_a[1] => altera_syncram_o272:auto_generated.data_a[1]
data_a[2] => altera_syncram_o272:auto_generated.data_a[2]
data_a[3] => altera_syncram_o272:auto_generated.data_a[3]
data_a[4] => altera_syncram_o272:auto_generated.data_a[4]
data_a[5] => altera_syncram_o272:auto_generated.data_a[5]
data_a[6] => altera_syncram_o272:auto_generated.data_a[6]
data_a[7] => altera_syncram_o272:auto_generated.data_a[7]
data_a[8] => altera_syncram_o272:auto_generated.data_a[8]
data_a[9] => altera_syncram_o272:auto_generated.data_a[9]
data_a[10] => altera_syncram_o272:auto_generated.data_a[10]
data_a[11] => altera_syncram_o272:auto_generated.data_a[11]
data_a[12] => altera_syncram_o272:auto_generated.data_a[12]
data_a[13] => altera_syncram_o272:auto_generated.data_a[13]
data_a[14] => altera_syncram_o272:auto_generated.data_a[14]
data_a[15] => altera_syncram_o272:auto_generated.data_a[15]
data_a[16] => altera_syncram_o272:auto_generated.data_a[16]
data_a[17] => altera_syncram_o272:auto_generated.data_a[17]
data_a[18] => altera_syncram_o272:auto_generated.data_a[18]
data_a[19] => altera_syncram_o272:auto_generated.data_a[19]
data_a[20] => altera_syncram_o272:auto_generated.data_a[20]
data_a[21] => altera_syncram_o272:auto_generated.data_a[21]
data_a[22] => altera_syncram_o272:auto_generated.data_a[22]
data_a[23] => altera_syncram_o272:auto_generated.data_a[23]
data_a[24] => altera_syncram_o272:auto_generated.data_a[24]
data_a[25] => altera_syncram_o272:auto_generated.data_a[25]
data_a[26] => altera_syncram_o272:auto_generated.data_a[26]
data_a[27] => altera_syncram_o272:auto_generated.data_a[27]
data_a[28] => altera_syncram_o272:auto_generated.data_a[28]
data_a[29] => altera_syncram_o272:auto_generated.data_a[29]
data_a[30] => altera_syncram_o272:auto_generated.data_a[30]
data_a[31] => altera_syncram_o272:auto_generated.data_a[31]
data_a[32] => altera_syncram_o272:auto_generated.data_a[32]
data_a[33] => altera_syncram_o272:auto_generated.data_a[33]
data_a[34] => altera_syncram_o272:auto_generated.data_a[34]
data_a[35] => altera_syncram_o272:auto_generated.data_a[35]
data_a[36] => altera_syncram_o272:auto_generated.data_a[36]
data_a[37] => altera_syncram_o272:auto_generated.data_a[37]
data_a[38] => altera_syncram_o272:auto_generated.data_a[38]
data_a[39] => altera_syncram_o272:auto_generated.data_a[39]
data_a[40] => altera_syncram_o272:auto_generated.data_a[40]
data_a[41] => altera_syncram_o272:auto_generated.data_a[41]
data_a[42] => altera_syncram_o272:auto_generated.data_a[42]
data_a[43] => altera_syncram_o272:auto_generated.data_a[43]
data_a[44] => altera_syncram_o272:auto_generated.data_a[44]
data_a[45] => altera_syncram_o272:auto_generated.data_a[45]
data_a[46] => altera_syncram_o272:auto_generated.data_a[46]
data_a[47] => altera_syncram_o272:auto_generated.data_a[47]
data_a[48] => altera_syncram_o272:auto_generated.data_a[48]
data_a[49] => altera_syncram_o272:auto_generated.data_a[49]
data_a[50] => altera_syncram_o272:auto_generated.data_a[50]
data_a[51] => altera_syncram_o272:auto_generated.data_a[51]
data_a[52] => altera_syncram_o272:auto_generated.data_a[52]
data_a[53] => altera_syncram_o272:auto_generated.data_a[53]
data_a[54] => altera_syncram_o272:auto_generated.data_a[54]
data_a[55] => altera_syncram_o272:auto_generated.data_a[55]
data_a[56] => altera_syncram_o272:auto_generated.data_a[56]
data_a[57] => altera_syncram_o272:auto_generated.data_a[57]
data_a[58] => altera_syncram_o272:auto_generated.data_a[58]
data_a[59] => altera_syncram_o272:auto_generated.data_a[59]
data_a[60] => altera_syncram_o272:auto_generated.data_a[60]
data_a[61] => altera_syncram_o272:auto_generated.data_a[61]
data_a[62] => altera_syncram_o272:auto_generated.data_a[62]
data_a[63] => altera_syncram_o272:auto_generated.data_a[63]
data_a[64] => altera_syncram_o272:auto_generated.data_a[64]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
data_b[54] => ~NO_FANOUT~
data_b[55] => ~NO_FANOUT~
data_b[56] => ~NO_FANOUT~
data_b[57] => ~NO_FANOUT~
data_b[58] => ~NO_FANOUT~
data_b[59] => ~NO_FANOUT~
data_b[60] => ~NO_FANOUT~
data_b[61] => ~NO_FANOUT~
data_b[62] => ~NO_FANOUT~
data_b[63] => ~NO_FANOUT~
data_b[64] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_a[50] <= <GND>
q_a[51] <= <GND>
q_a[52] <= <GND>
q_a[53] <= <GND>
q_a[54] <= <GND>
q_a[55] <= <GND>
q_a[56] <= <GND>
q_a[57] <= <GND>
q_a[58] <= <GND>
q_a[59] <= <GND>
q_a[60] <= <GND>
q_a[61] <= <GND>
q_a[62] <= <GND>
q_a[63] <= <GND>
q_a[64] <= <GND>
q_b[0] <= altera_syncram_o272:auto_generated.q_b[0]
q_b[1] <= altera_syncram_o272:auto_generated.q_b[1]
q_b[2] <= altera_syncram_o272:auto_generated.q_b[2]
q_b[3] <= altera_syncram_o272:auto_generated.q_b[3]
q_b[4] <= altera_syncram_o272:auto_generated.q_b[4]
q_b[5] <= altera_syncram_o272:auto_generated.q_b[5]
q_b[6] <= altera_syncram_o272:auto_generated.q_b[6]
q_b[7] <= altera_syncram_o272:auto_generated.q_b[7]
q_b[8] <= altera_syncram_o272:auto_generated.q_b[8]
q_b[9] <= altera_syncram_o272:auto_generated.q_b[9]
q_b[10] <= altera_syncram_o272:auto_generated.q_b[10]
q_b[11] <= altera_syncram_o272:auto_generated.q_b[11]
q_b[12] <= altera_syncram_o272:auto_generated.q_b[12]
q_b[13] <= altera_syncram_o272:auto_generated.q_b[13]
q_b[14] <= altera_syncram_o272:auto_generated.q_b[14]
q_b[15] <= altera_syncram_o272:auto_generated.q_b[15]
q_b[16] <= altera_syncram_o272:auto_generated.q_b[16]
q_b[17] <= altera_syncram_o272:auto_generated.q_b[17]
q_b[18] <= altera_syncram_o272:auto_generated.q_b[18]
q_b[19] <= altera_syncram_o272:auto_generated.q_b[19]
q_b[20] <= altera_syncram_o272:auto_generated.q_b[20]
q_b[21] <= altera_syncram_o272:auto_generated.q_b[21]
q_b[22] <= altera_syncram_o272:auto_generated.q_b[22]
q_b[23] <= altera_syncram_o272:auto_generated.q_b[23]
q_b[24] <= altera_syncram_o272:auto_generated.q_b[24]
q_b[25] <= altera_syncram_o272:auto_generated.q_b[25]
q_b[26] <= altera_syncram_o272:auto_generated.q_b[26]
q_b[27] <= altera_syncram_o272:auto_generated.q_b[27]
q_b[28] <= altera_syncram_o272:auto_generated.q_b[28]
q_b[29] <= altera_syncram_o272:auto_generated.q_b[29]
q_b[30] <= altera_syncram_o272:auto_generated.q_b[30]
q_b[31] <= altera_syncram_o272:auto_generated.q_b[31]
q_b[32] <= altera_syncram_o272:auto_generated.q_b[32]
q_b[33] <= altera_syncram_o272:auto_generated.q_b[33]
q_b[34] <= altera_syncram_o272:auto_generated.q_b[34]
q_b[35] <= altera_syncram_o272:auto_generated.q_b[35]
q_b[36] <= altera_syncram_o272:auto_generated.q_b[36]
q_b[37] <= altera_syncram_o272:auto_generated.q_b[37]
q_b[38] <= altera_syncram_o272:auto_generated.q_b[38]
q_b[39] <= altera_syncram_o272:auto_generated.q_b[39]
q_b[40] <= altera_syncram_o272:auto_generated.q_b[40]
q_b[41] <= altera_syncram_o272:auto_generated.q_b[41]
q_b[42] <= altera_syncram_o272:auto_generated.q_b[42]
q_b[43] <= altera_syncram_o272:auto_generated.q_b[43]
q_b[44] <= altera_syncram_o272:auto_generated.q_b[44]
q_b[45] <= altera_syncram_o272:auto_generated.q_b[45]
q_b[46] <= altera_syncram_o272:auto_generated.q_b[46]
q_b[47] <= altera_syncram_o272:auto_generated.q_b[47]
q_b[48] <= altera_syncram_o272:auto_generated.q_b[48]
q_b[49] <= altera_syncram_o272:auto_generated.q_b[49]
q_b[50] <= altera_syncram_o272:auto_generated.q_b[50]
q_b[51] <= altera_syncram_o272:auto_generated.q_b[51]
q_b[52] <= altera_syncram_o272:auto_generated.q_b[52]
q_b[53] <= altera_syncram_o272:auto_generated.q_b[53]
q_b[54] <= altera_syncram_o272:auto_generated.q_b[54]
q_b[55] <= altera_syncram_o272:auto_generated.q_b[55]
q_b[56] <= altera_syncram_o272:auto_generated.q_b[56]
q_b[57] <= altera_syncram_o272:auto_generated.q_b[57]
q_b[58] <= altera_syncram_o272:auto_generated.q_b[58]
q_b[59] <= altera_syncram_o272:auto_generated.q_b[59]
q_b[60] <= altera_syncram_o272:auto_generated.q_b[60]
q_b[61] <= altera_syncram_o272:auto_generated.q_b[61]
q_b[62] <= altera_syncram_o272:auto_generated.q_b[62]
q_b[63] <= altera_syncram_o272:auto_generated.q_b[63]
q_b[64] <= altera_syncram_o272:auto_generated.q_b[64]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_o272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_o272:auto_generated
aclr1 => altsyncram_38b4:altsyncram1.aclr1
address_a[0] => altsyncram_38b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_38b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_38b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_38b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_38b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_38b4:altsyncram1.address_a[5]
address_b[0] => altsyncram_38b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_38b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_38b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_38b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_38b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_38b4:altsyncram1.address_b[5]
addressstall_b => altsyncram_38b4:altsyncram1.addressstall_b
clock0 => altsyncram_38b4:altsyncram1.clock0
clock1 => altsyncram_38b4:altsyncram1.clock1
clocken1 => altsyncram_38b4:altsyncram1.clocken1
data_a[0] => altsyncram_38b4:altsyncram1.data_a[0]
data_a[1] => altsyncram_38b4:altsyncram1.data_a[1]
data_a[2] => altsyncram_38b4:altsyncram1.data_a[2]
data_a[3] => altsyncram_38b4:altsyncram1.data_a[3]
data_a[4] => altsyncram_38b4:altsyncram1.data_a[4]
data_a[5] => altsyncram_38b4:altsyncram1.data_a[5]
data_a[6] => altsyncram_38b4:altsyncram1.data_a[6]
data_a[7] => altsyncram_38b4:altsyncram1.data_a[7]
data_a[8] => altsyncram_38b4:altsyncram1.data_a[8]
data_a[9] => altsyncram_38b4:altsyncram1.data_a[9]
data_a[10] => altsyncram_38b4:altsyncram1.data_a[10]
data_a[11] => altsyncram_38b4:altsyncram1.data_a[11]
data_a[12] => altsyncram_38b4:altsyncram1.data_a[12]
data_a[13] => altsyncram_38b4:altsyncram1.data_a[13]
data_a[14] => altsyncram_38b4:altsyncram1.data_a[14]
data_a[15] => altsyncram_38b4:altsyncram1.data_a[15]
data_a[16] => altsyncram_38b4:altsyncram1.data_a[16]
data_a[17] => altsyncram_38b4:altsyncram1.data_a[17]
data_a[18] => altsyncram_38b4:altsyncram1.data_a[18]
data_a[19] => altsyncram_38b4:altsyncram1.data_a[19]
data_a[20] => altsyncram_38b4:altsyncram1.data_a[20]
data_a[21] => altsyncram_38b4:altsyncram1.data_a[21]
data_a[22] => altsyncram_38b4:altsyncram1.data_a[22]
data_a[23] => altsyncram_38b4:altsyncram1.data_a[23]
data_a[24] => altsyncram_38b4:altsyncram1.data_a[24]
data_a[25] => altsyncram_38b4:altsyncram1.data_a[25]
data_a[26] => altsyncram_38b4:altsyncram1.data_a[26]
data_a[27] => altsyncram_38b4:altsyncram1.data_a[27]
data_a[28] => altsyncram_38b4:altsyncram1.data_a[28]
data_a[29] => altsyncram_38b4:altsyncram1.data_a[29]
data_a[30] => altsyncram_38b4:altsyncram1.data_a[30]
data_a[31] => altsyncram_38b4:altsyncram1.data_a[31]
data_a[32] => altsyncram_38b4:altsyncram1.data_a[32]
data_a[33] => altsyncram_38b4:altsyncram1.data_a[33]
data_a[34] => altsyncram_38b4:altsyncram1.data_a[34]
data_a[35] => altsyncram_38b4:altsyncram1.data_a[35]
data_a[36] => altsyncram_38b4:altsyncram1.data_a[36]
data_a[37] => altsyncram_38b4:altsyncram1.data_a[37]
data_a[38] => altsyncram_38b4:altsyncram1.data_a[38]
data_a[39] => altsyncram_38b4:altsyncram1.data_a[39]
data_a[40] => altsyncram_38b4:altsyncram1.data_a[40]
data_a[41] => altsyncram_38b4:altsyncram1.data_a[41]
data_a[42] => altsyncram_38b4:altsyncram1.data_a[42]
data_a[43] => altsyncram_38b4:altsyncram1.data_a[43]
data_a[44] => altsyncram_38b4:altsyncram1.data_a[44]
data_a[45] => altsyncram_38b4:altsyncram1.data_a[45]
data_a[46] => altsyncram_38b4:altsyncram1.data_a[46]
data_a[47] => altsyncram_38b4:altsyncram1.data_a[47]
data_a[48] => altsyncram_38b4:altsyncram1.data_a[48]
data_a[49] => altsyncram_38b4:altsyncram1.data_a[49]
data_a[50] => altsyncram_38b4:altsyncram1.data_a[50]
data_a[51] => altsyncram_38b4:altsyncram1.data_a[51]
data_a[52] => altsyncram_38b4:altsyncram1.data_a[52]
data_a[53] => altsyncram_38b4:altsyncram1.data_a[53]
data_a[54] => altsyncram_38b4:altsyncram1.data_a[54]
data_a[55] => altsyncram_38b4:altsyncram1.data_a[55]
data_a[56] => altsyncram_38b4:altsyncram1.data_a[56]
data_a[57] => altsyncram_38b4:altsyncram1.data_a[57]
data_a[58] => altsyncram_38b4:altsyncram1.data_a[58]
data_a[59] => altsyncram_38b4:altsyncram1.data_a[59]
data_a[60] => altsyncram_38b4:altsyncram1.data_a[60]
data_a[61] => altsyncram_38b4:altsyncram1.data_a[61]
data_a[62] => altsyncram_38b4:altsyncram1.data_a[62]
data_a[63] => altsyncram_38b4:altsyncram1.data_a[63]
data_a[64] => altsyncram_38b4:altsyncram1.data_a[64]
q_b[0] <= altsyncram_38b4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_38b4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_38b4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_38b4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_38b4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_38b4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_38b4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_38b4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_38b4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_38b4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_38b4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_38b4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_38b4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_38b4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_38b4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_38b4:altsyncram1.q_b[15]
q_b[16] <= altsyncram_38b4:altsyncram1.q_b[16]
q_b[17] <= altsyncram_38b4:altsyncram1.q_b[17]
q_b[18] <= altsyncram_38b4:altsyncram1.q_b[18]
q_b[19] <= altsyncram_38b4:altsyncram1.q_b[19]
q_b[20] <= altsyncram_38b4:altsyncram1.q_b[20]
q_b[21] <= altsyncram_38b4:altsyncram1.q_b[21]
q_b[22] <= altsyncram_38b4:altsyncram1.q_b[22]
q_b[23] <= altsyncram_38b4:altsyncram1.q_b[23]
q_b[24] <= altsyncram_38b4:altsyncram1.q_b[24]
q_b[25] <= altsyncram_38b4:altsyncram1.q_b[25]
q_b[26] <= altsyncram_38b4:altsyncram1.q_b[26]
q_b[27] <= altsyncram_38b4:altsyncram1.q_b[27]
q_b[28] <= altsyncram_38b4:altsyncram1.q_b[28]
q_b[29] <= altsyncram_38b4:altsyncram1.q_b[29]
q_b[30] <= altsyncram_38b4:altsyncram1.q_b[30]
q_b[31] <= altsyncram_38b4:altsyncram1.q_b[31]
q_b[32] <= altsyncram_38b4:altsyncram1.q_b[32]
q_b[33] <= altsyncram_38b4:altsyncram1.q_b[33]
q_b[34] <= altsyncram_38b4:altsyncram1.q_b[34]
q_b[35] <= altsyncram_38b4:altsyncram1.q_b[35]
q_b[36] <= altsyncram_38b4:altsyncram1.q_b[36]
q_b[37] <= altsyncram_38b4:altsyncram1.q_b[37]
q_b[38] <= altsyncram_38b4:altsyncram1.q_b[38]
q_b[39] <= altsyncram_38b4:altsyncram1.q_b[39]
q_b[40] <= altsyncram_38b4:altsyncram1.q_b[40]
q_b[41] <= altsyncram_38b4:altsyncram1.q_b[41]
q_b[42] <= altsyncram_38b4:altsyncram1.q_b[42]
q_b[43] <= altsyncram_38b4:altsyncram1.q_b[43]
q_b[44] <= altsyncram_38b4:altsyncram1.q_b[44]
q_b[45] <= altsyncram_38b4:altsyncram1.q_b[45]
q_b[46] <= altsyncram_38b4:altsyncram1.q_b[46]
q_b[47] <= altsyncram_38b4:altsyncram1.q_b[47]
q_b[48] <= altsyncram_38b4:altsyncram1.q_b[48]
q_b[49] <= altsyncram_38b4:altsyncram1.q_b[49]
q_b[50] <= altsyncram_38b4:altsyncram1.q_b[50]
q_b[51] <= altsyncram_38b4:altsyncram1.q_b[51]
q_b[52] <= altsyncram_38b4:altsyncram1.q_b[52]
q_b[53] <= altsyncram_38b4:altsyncram1.q_b[53]
q_b[54] <= altsyncram_38b4:altsyncram1.q_b[54]
q_b[55] <= altsyncram_38b4:altsyncram1.q_b[55]
q_b[56] <= altsyncram_38b4:altsyncram1.q_b[56]
q_b[57] <= altsyncram_38b4:altsyncram1.q_b[57]
q_b[58] <= altsyncram_38b4:altsyncram1.q_b[58]
q_b[59] <= altsyncram_38b4:altsyncram1.q_b[59]
q_b[60] <= altsyncram_38b4:altsyncram1.q_b[60]
q_b[61] <= altsyncram_38b4:altsyncram1.q_b[61]
q_b[62] <= altsyncram_38b4:altsyncram1.q_b[62]
q_b[63] <= altsyncram_38b4:altsyncram1.q_b[63]
q_b[64] <= altsyncram_38b4:altsyncram1.q_b[64]
wren_a => altsyncram_38b4:altsyncram1.wren_a


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_o272:auto_generated|altsyncram_38b4:altsyncram1
aclr1 => ram_block2a0.CLR1
aclr1 => ram_block2a1.CLR1
aclr1 => ram_block2a2.CLR1
aclr1 => ram_block2a3.CLR1
aclr1 => ram_block2a4.CLR1
aclr1 => ram_block2a5.CLR1
aclr1 => ram_block2a6.CLR1
aclr1 => ram_block2a7.CLR1
aclr1 => ram_block2a8.CLR1
aclr1 => ram_block2a9.CLR1
aclr1 => ram_block2a10.CLR1
aclr1 => ram_block2a11.CLR1
aclr1 => ram_block2a12.CLR1
aclr1 => ram_block2a13.CLR1
aclr1 => ram_block2a14.CLR1
aclr1 => ram_block2a15.CLR1
aclr1 => ram_block2a16.CLR1
aclr1 => ram_block2a17.CLR1
aclr1 => ram_block2a18.CLR1
aclr1 => ram_block2a19.CLR1
aclr1 => ram_block2a20.CLR1
aclr1 => ram_block2a21.CLR1
aclr1 => ram_block2a22.CLR1
aclr1 => ram_block2a23.CLR1
aclr1 => ram_block2a24.CLR1
aclr1 => ram_block2a25.CLR1
aclr1 => ram_block2a26.CLR1
aclr1 => ram_block2a27.CLR1
aclr1 => ram_block2a28.CLR1
aclr1 => ram_block2a29.CLR1
aclr1 => ram_block2a30.CLR1
aclr1 => ram_block2a31.CLR1
aclr1 => ram_block2a32.CLR1
aclr1 => ram_block2a33.CLR1
aclr1 => ram_block2a34.CLR1
aclr1 => ram_block2a35.CLR1
aclr1 => ram_block2a36.CLR1
aclr1 => ram_block2a37.CLR1
aclr1 => ram_block2a38.CLR1
aclr1 => ram_block2a39.CLR1
aclr1 => ram_block2a40.CLR1
aclr1 => ram_block2a41.CLR1
aclr1 => ram_block2a42.CLR1
aclr1 => ram_block2a43.CLR1
aclr1 => ram_block2a44.CLR1
aclr1 => ram_block2a45.CLR1
aclr1 => ram_block2a46.CLR1
aclr1 => ram_block2a47.CLR1
aclr1 => ram_block2a48.CLR1
aclr1 => ram_block2a49.CLR1
aclr1 => ram_block2a50.CLR1
aclr1 => ram_block2a51.CLR1
aclr1 => ram_block2a52.CLR1
aclr1 => ram_block2a53.CLR1
aclr1 => ram_block2a54.CLR1
aclr1 => ram_block2a55.CLR1
aclr1 => ram_block2a56.CLR1
aclr1 => ram_block2a57.CLR1
aclr1 => ram_block2a58.CLR1
aclr1 => ram_block2a59.CLR1
aclr1 => ram_block2a60.CLR1
aclr1 => ram_block2a61.CLR1
aclr1 => ram_block2a62.CLR1
aclr1 => ram_block2a63.CLR1
aclr1 => ram_block2a64.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[0] => ram_block2a32.PORTAADDR
address_a[0] => ram_block2a33.PORTAADDR
address_a[0] => ram_block2a34.PORTAADDR
address_a[0] => ram_block2a35.PORTAADDR
address_a[0] => ram_block2a36.PORTAADDR
address_a[0] => ram_block2a37.PORTAADDR
address_a[0] => ram_block2a38.PORTAADDR
address_a[0] => ram_block2a39.PORTAADDR
address_a[0] => ram_block2a40.PORTAADDR
address_a[0] => ram_block2a41.PORTAADDR
address_a[0] => ram_block2a42.PORTAADDR
address_a[0] => ram_block2a43.PORTAADDR
address_a[0] => ram_block2a44.PORTAADDR
address_a[0] => ram_block2a45.PORTAADDR
address_a[0] => ram_block2a46.PORTAADDR
address_a[0] => ram_block2a47.PORTAADDR
address_a[0] => ram_block2a48.PORTAADDR
address_a[0] => ram_block2a49.PORTAADDR
address_a[0] => ram_block2a50.PORTAADDR
address_a[0] => ram_block2a51.PORTAADDR
address_a[0] => ram_block2a52.PORTAADDR
address_a[0] => ram_block2a53.PORTAADDR
address_a[0] => ram_block2a54.PORTAADDR
address_a[0] => ram_block2a55.PORTAADDR
address_a[0] => ram_block2a56.PORTAADDR
address_a[0] => ram_block2a57.PORTAADDR
address_a[0] => ram_block2a58.PORTAADDR
address_a[0] => ram_block2a59.PORTAADDR
address_a[0] => ram_block2a60.PORTAADDR
address_a[0] => ram_block2a61.PORTAADDR
address_a[0] => ram_block2a62.PORTAADDR
address_a[0] => ram_block2a63.PORTAADDR
address_a[0] => ram_block2a64.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[1] => ram_block2a32.PORTAADDR1
address_a[1] => ram_block2a33.PORTAADDR1
address_a[1] => ram_block2a34.PORTAADDR1
address_a[1] => ram_block2a35.PORTAADDR1
address_a[1] => ram_block2a36.PORTAADDR1
address_a[1] => ram_block2a37.PORTAADDR1
address_a[1] => ram_block2a38.PORTAADDR1
address_a[1] => ram_block2a39.PORTAADDR1
address_a[1] => ram_block2a40.PORTAADDR1
address_a[1] => ram_block2a41.PORTAADDR1
address_a[1] => ram_block2a42.PORTAADDR1
address_a[1] => ram_block2a43.PORTAADDR1
address_a[1] => ram_block2a44.PORTAADDR1
address_a[1] => ram_block2a45.PORTAADDR1
address_a[1] => ram_block2a46.PORTAADDR1
address_a[1] => ram_block2a47.PORTAADDR1
address_a[1] => ram_block2a48.PORTAADDR1
address_a[1] => ram_block2a49.PORTAADDR1
address_a[1] => ram_block2a50.PORTAADDR1
address_a[1] => ram_block2a51.PORTAADDR1
address_a[1] => ram_block2a52.PORTAADDR1
address_a[1] => ram_block2a53.PORTAADDR1
address_a[1] => ram_block2a54.PORTAADDR1
address_a[1] => ram_block2a55.PORTAADDR1
address_a[1] => ram_block2a56.PORTAADDR1
address_a[1] => ram_block2a57.PORTAADDR1
address_a[1] => ram_block2a58.PORTAADDR1
address_a[1] => ram_block2a59.PORTAADDR1
address_a[1] => ram_block2a60.PORTAADDR1
address_a[1] => ram_block2a61.PORTAADDR1
address_a[1] => ram_block2a62.PORTAADDR1
address_a[1] => ram_block2a63.PORTAADDR1
address_a[1] => ram_block2a64.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[2] => ram_block2a32.PORTAADDR2
address_a[2] => ram_block2a33.PORTAADDR2
address_a[2] => ram_block2a34.PORTAADDR2
address_a[2] => ram_block2a35.PORTAADDR2
address_a[2] => ram_block2a36.PORTAADDR2
address_a[2] => ram_block2a37.PORTAADDR2
address_a[2] => ram_block2a38.PORTAADDR2
address_a[2] => ram_block2a39.PORTAADDR2
address_a[2] => ram_block2a40.PORTAADDR2
address_a[2] => ram_block2a41.PORTAADDR2
address_a[2] => ram_block2a42.PORTAADDR2
address_a[2] => ram_block2a43.PORTAADDR2
address_a[2] => ram_block2a44.PORTAADDR2
address_a[2] => ram_block2a45.PORTAADDR2
address_a[2] => ram_block2a46.PORTAADDR2
address_a[2] => ram_block2a47.PORTAADDR2
address_a[2] => ram_block2a48.PORTAADDR2
address_a[2] => ram_block2a49.PORTAADDR2
address_a[2] => ram_block2a50.PORTAADDR2
address_a[2] => ram_block2a51.PORTAADDR2
address_a[2] => ram_block2a52.PORTAADDR2
address_a[2] => ram_block2a53.PORTAADDR2
address_a[2] => ram_block2a54.PORTAADDR2
address_a[2] => ram_block2a55.PORTAADDR2
address_a[2] => ram_block2a56.PORTAADDR2
address_a[2] => ram_block2a57.PORTAADDR2
address_a[2] => ram_block2a58.PORTAADDR2
address_a[2] => ram_block2a59.PORTAADDR2
address_a[2] => ram_block2a60.PORTAADDR2
address_a[2] => ram_block2a61.PORTAADDR2
address_a[2] => ram_block2a62.PORTAADDR2
address_a[2] => ram_block2a63.PORTAADDR2
address_a[2] => ram_block2a64.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[3] => ram_block2a32.PORTAADDR3
address_a[3] => ram_block2a33.PORTAADDR3
address_a[3] => ram_block2a34.PORTAADDR3
address_a[3] => ram_block2a35.PORTAADDR3
address_a[3] => ram_block2a36.PORTAADDR3
address_a[3] => ram_block2a37.PORTAADDR3
address_a[3] => ram_block2a38.PORTAADDR3
address_a[3] => ram_block2a39.PORTAADDR3
address_a[3] => ram_block2a40.PORTAADDR3
address_a[3] => ram_block2a41.PORTAADDR3
address_a[3] => ram_block2a42.PORTAADDR3
address_a[3] => ram_block2a43.PORTAADDR3
address_a[3] => ram_block2a44.PORTAADDR3
address_a[3] => ram_block2a45.PORTAADDR3
address_a[3] => ram_block2a46.PORTAADDR3
address_a[3] => ram_block2a47.PORTAADDR3
address_a[3] => ram_block2a48.PORTAADDR3
address_a[3] => ram_block2a49.PORTAADDR3
address_a[3] => ram_block2a50.PORTAADDR3
address_a[3] => ram_block2a51.PORTAADDR3
address_a[3] => ram_block2a52.PORTAADDR3
address_a[3] => ram_block2a53.PORTAADDR3
address_a[3] => ram_block2a54.PORTAADDR3
address_a[3] => ram_block2a55.PORTAADDR3
address_a[3] => ram_block2a56.PORTAADDR3
address_a[3] => ram_block2a57.PORTAADDR3
address_a[3] => ram_block2a58.PORTAADDR3
address_a[3] => ram_block2a59.PORTAADDR3
address_a[3] => ram_block2a60.PORTAADDR3
address_a[3] => ram_block2a61.PORTAADDR3
address_a[3] => ram_block2a62.PORTAADDR3
address_a[3] => ram_block2a63.PORTAADDR3
address_a[3] => ram_block2a64.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[4] => ram_block2a32.PORTAADDR4
address_a[4] => ram_block2a33.PORTAADDR4
address_a[4] => ram_block2a34.PORTAADDR4
address_a[4] => ram_block2a35.PORTAADDR4
address_a[4] => ram_block2a36.PORTAADDR4
address_a[4] => ram_block2a37.PORTAADDR4
address_a[4] => ram_block2a38.PORTAADDR4
address_a[4] => ram_block2a39.PORTAADDR4
address_a[4] => ram_block2a40.PORTAADDR4
address_a[4] => ram_block2a41.PORTAADDR4
address_a[4] => ram_block2a42.PORTAADDR4
address_a[4] => ram_block2a43.PORTAADDR4
address_a[4] => ram_block2a44.PORTAADDR4
address_a[4] => ram_block2a45.PORTAADDR4
address_a[4] => ram_block2a46.PORTAADDR4
address_a[4] => ram_block2a47.PORTAADDR4
address_a[4] => ram_block2a48.PORTAADDR4
address_a[4] => ram_block2a49.PORTAADDR4
address_a[4] => ram_block2a50.PORTAADDR4
address_a[4] => ram_block2a51.PORTAADDR4
address_a[4] => ram_block2a52.PORTAADDR4
address_a[4] => ram_block2a53.PORTAADDR4
address_a[4] => ram_block2a54.PORTAADDR4
address_a[4] => ram_block2a55.PORTAADDR4
address_a[4] => ram_block2a56.PORTAADDR4
address_a[4] => ram_block2a57.PORTAADDR4
address_a[4] => ram_block2a58.PORTAADDR4
address_a[4] => ram_block2a59.PORTAADDR4
address_a[4] => ram_block2a60.PORTAADDR4
address_a[4] => ram_block2a61.PORTAADDR4
address_a[4] => ram_block2a62.PORTAADDR4
address_a[4] => ram_block2a63.PORTAADDR4
address_a[4] => ram_block2a64.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[5] => ram_block2a32.PORTAADDR5
address_a[5] => ram_block2a33.PORTAADDR5
address_a[5] => ram_block2a34.PORTAADDR5
address_a[5] => ram_block2a35.PORTAADDR5
address_a[5] => ram_block2a36.PORTAADDR5
address_a[5] => ram_block2a37.PORTAADDR5
address_a[5] => ram_block2a38.PORTAADDR5
address_a[5] => ram_block2a39.PORTAADDR5
address_a[5] => ram_block2a40.PORTAADDR5
address_a[5] => ram_block2a41.PORTAADDR5
address_a[5] => ram_block2a42.PORTAADDR5
address_a[5] => ram_block2a43.PORTAADDR5
address_a[5] => ram_block2a44.PORTAADDR5
address_a[5] => ram_block2a45.PORTAADDR5
address_a[5] => ram_block2a46.PORTAADDR5
address_a[5] => ram_block2a47.PORTAADDR5
address_a[5] => ram_block2a48.PORTAADDR5
address_a[5] => ram_block2a49.PORTAADDR5
address_a[5] => ram_block2a50.PORTAADDR5
address_a[5] => ram_block2a51.PORTAADDR5
address_a[5] => ram_block2a52.PORTAADDR5
address_a[5] => ram_block2a53.PORTAADDR5
address_a[5] => ram_block2a54.PORTAADDR5
address_a[5] => ram_block2a55.PORTAADDR5
address_a[5] => ram_block2a56.PORTAADDR5
address_a[5] => ram_block2a57.PORTAADDR5
address_a[5] => ram_block2a58.PORTAADDR5
address_a[5] => ram_block2a59.PORTAADDR5
address_a[5] => ram_block2a60.PORTAADDR5
address_a[5] => ram_block2a61.PORTAADDR5
address_a[5] => ram_block2a62.PORTAADDR5
address_a[5] => ram_block2a63.PORTAADDR5
address_a[5] => ram_block2a64.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[0] => ram_block2a32.PORTBADDR
address_b[0] => ram_block2a33.PORTBADDR
address_b[0] => ram_block2a34.PORTBADDR
address_b[0] => ram_block2a35.PORTBADDR
address_b[0] => ram_block2a36.PORTBADDR
address_b[0] => ram_block2a37.PORTBADDR
address_b[0] => ram_block2a38.PORTBADDR
address_b[0] => ram_block2a39.PORTBADDR
address_b[0] => ram_block2a40.PORTBADDR
address_b[0] => ram_block2a41.PORTBADDR
address_b[0] => ram_block2a42.PORTBADDR
address_b[0] => ram_block2a43.PORTBADDR
address_b[0] => ram_block2a44.PORTBADDR
address_b[0] => ram_block2a45.PORTBADDR
address_b[0] => ram_block2a46.PORTBADDR
address_b[0] => ram_block2a47.PORTBADDR
address_b[0] => ram_block2a48.PORTBADDR
address_b[0] => ram_block2a49.PORTBADDR
address_b[0] => ram_block2a50.PORTBADDR
address_b[0] => ram_block2a51.PORTBADDR
address_b[0] => ram_block2a52.PORTBADDR
address_b[0] => ram_block2a53.PORTBADDR
address_b[0] => ram_block2a54.PORTBADDR
address_b[0] => ram_block2a55.PORTBADDR
address_b[0] => ram_block2a56.PORTBADDR
address_b[0] => ram_block2a57.PORTBADDR
address_b[0] => ram_block2a58.PORTBADDR
address_b[0] => ram_block2a59.PORTBADDR
address_b[0] => ram_block2a60.PORTBADDR
address_b[0] => ram_block2a61.PORTBADDR
address_b[0] => ram_block2a62.PORTBADDR
address_b[0] => ram_block2a63.PORTBADDR
address_b[0] => ram_block2a64.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[1] => ram_block2a32.PORTBADDR1
address_b[1] => ram_block2a33.PORTBADDR1
address_b[1] => ram_block2a34.PORTBADDR1
address_b[1] => ram_block2a35.PORTBADDR1
address_b[1] => ram_block2a36.PORTBADDR1
address_b[1] => ram_block2a37.PORTBADDR1
address_b[1] => ram_block2a38.PORTBADDR1
address_b[1] => ram_block2a39.PORTBADDR1
address_b[1] => ram_block2a40.PORTBADDR1
address_b[1] => ram_block2a41.PORTBADDR1
address_b[1] => ram_block2a42.PORTBADDR1
address_b[1] => ram_block2a43.PORTBADDR1
address_b[1] => ram_block2a44.PORTBADDR1
address_b[1] => ram_block2a45.PORTBADDR1
address_b[1] => ram_block2a46.PORTBADDR1
address_b[1] => ram_block2a47.PORTBADDR1
address_b[1] => ram_block2a48.PORTBADDR1
address_b[1] => ram_block2a49.PORTBADDR1
address_b[1] => ram_block2a50.PORTBADDR1
address_b[1] => ram_block2a51.PORTBADDR1
address_b[1] => ram_block2a52.PORTBADDR1
address_b[1] => ram_block2a53.PORTBADDR1
address_b[1] => ram_block2a54.PORTBADDR1
address_b[1] => ram_block2a55.PORTBADDR1
address_b[1] => ram_block2a56.PORTBADDR1
address_b[1] => ram_block2a57.PORTBADDR1
address_b[1] => ram_block2a58.PORTBADDR1
address_b[1] => ram_block2a59.PORTBADDR1
address_b[1] => ram_block2a60.PORTBADDR1
address_b[1] => ram_block2a61.PORTBADDR1
address_b[1] => ram_block2a62.PORTBADDR1
address_b[1] => ram_block2a63.PORTBADDR1
address_b[1] => ram_block2a64.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[2] => ram_block2a32.PORTBADDR2
address_b[2] => ram_block2a33.PORTBADDR2
address_b[2] => ram_block2a34.PORTBADDR2
address_b[2] => ram_block2a35.PORTBADDR2
address_b[2] => ram_block2a36.PORTBADDR2
address_b[2] => ram_block2a37.PORTBADDR2
address_b[2] => ram_block2a38.PORTBADDR2
address_b[2] => ram_block2a39.PORTBADDR2
address_b[2] => ram_block2a40.PORTBADDR2
address_b[2] => ram_block2a41.PORTBADDR2
address_b[2] => ram_block2a42.PORTBADDR2
address_b[2] => ram_block2a43.PORTBADDR2
address_b[2] => ram_block2a44.PORTBADDR2
address_b[2] => ram_block2a45.PORTBADDR2
address_b[2] => ram_block2a46.PORTBADDR2
address_b[2] => ram_block2a47.PORTBADDR2
address_b[2] => ram_block2a48.PORTBADDR2
address_b[2] => ram_block2a49.PORTBADDR2
address_b[2] => ram_block2a50.PORTBADDR2
address_b[2] => ram_block2a51.PORTBADDR2
address_b[2] => ram_block2a52.PORTBADDR2
address_b[2] => ram_block2a53.PORTBADDR2
address_b[2] => ram_block2a54.PORTBADDR2
address_b[2] => ram_block2a55.PORTBADDR2
address_b[2] => ram_block2a56.PORTBADDR2
address_b[2] => ram_block2a57.PORTBADDR2
address_b[2] => ram_block2a58.PORTBADDR2
address_b[2] => ram_block2a59.PORTBADDR2
address_b[2] => ram_block2a60.PORTBADDR2
address_b[2] => ram_block2a61.PORTBADDR2
address_b[2] => ram_block2a62.PORTBADDR2
address_b[2] => ram_block2a63.PORTBADDR2
address_b[2] => ram_block2a64.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[3] => ram_block2a32.PORTBADDR3
address_b[3] => ram_block2a33.PORTBADDR3
address_b[3] => ram_block2a34.PORTBADDR3
address_b[3] => ram_block2a35.PORTBADDR3
address_b[3] => ram_block2a36.PORTBADDR3
address_b[3] => ram_block2a37.PORTBADDR3
address_b[3] => ram_block2a38.PORTBADDR3
address_b[3] => ram_block2a39.PORTBADDR3
address_b[3] => ram_block2a40.PORTBADDR3
address_b[3] => ram_block2a41.PORTBADDR3
address_b[3] => ram_block2a42.PORTBADDR3
address_b[3] => ram_block2a43.PORTBADDR3
address_b[3] => ram_block2a44.PORTBADDR3
address_b[3] => ram_block2a45.PORTBADDR3
address_b[3] => ram_block2a46.PORTBADDR3
address_b[3] => ram_block2a47.PORTBADDR3
address_b[3] => ram_block2a48.PORTBADDR3
address_b[3] => ram_block2a49.PORTBADDR3
address_b[3] => ram_block2a50.PORTBADDR3
address_b[3] => ram_block2a51.PORTBADDR3
address_b[3] => ram_block2a52.PORTBADDR3
address_b[3] => ram_block2a53.PORTBADDR3
address_b[3] => ram_block2a54.PORTBADDR3
address_b[3] => ram_block2a55.PORTBADDR3
address_b[3] => ram_block2a56.PORTBADDR3
address_b[3] => ram_block2a57.PORTBADDR3
address_b[3] => ram_block2a58.PORTBADDR3
address_b[3] => ram_block2a59.PORTBADDR3
address_b[3] => ram_block2a60.PORTBADDR3
address_b[3] => ram_block2a61.PORTBADDR3
address_b[3] => ram_block2a62.PORTBADDR3
address_b[3] => ram_block2a63.PORTBADDR3
address_b[3] => ram_block2a64.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[4] => ram_block2a32.PORTBADDR4
address_b[4] => ram_block2a33.PORTBADDR4
address_b[4] => ram_block2a34.PORTBADDR4
address_b[4] => ram_block2a35.PORTBADDR4
address_b[4] => ram_block2a36.PORTBADDR4
address_b[4] => ram_block2a37.PORTBADDR4
address_b[4] => ram_block2a38.PORTBADDR4
address_b[4] => ram_block2a39.PORTBADDR4
address_b[4] => ram_block2a40.PORTBADDR4
address_b[4] => ram_block2a41.PORTBADDR4
address_b[4] => ram_block2a42.PORTBADDR4
address_b[4] => ram_block2a43.PORTBADDR4
address_b[4] => ram_block2a44.PORTBADDR4
address_b[4] => ram_block2a45.PORTBADDR4
address_b[4] => ram_block2a46.PORTBADDR4
address_b[4] => ram_block2a47.PORTBADDR4
address_b[4] => ram_block2a48.PORTBADDR4
address_b[4] => ram_block2a49.PORTBADDR4
address_b[4] => ram_block2a50.PORTBADDR4
address_b[4] => ram_block2a51.PORTBADDR4
address_b[4] => ram_block2a52.PORTBADDR4
address_b[4] => ram_block2a53.PORTBADDR4
address_b[4] => ram_block2a54.PORTBADDR4
address_b[4] => ram_block2a55.PORTBADDR4
address_b[4] => ram_block2a56.PORTBADDR4
address_b[4] => ram_block2a57.PORTBADDR4
address_b[4] => ram_block2a58.PORTBADDR4
address_b[4] => ram_block2a59.PORTBADDR4
address_b[4] => ram_block2a60.PORTBADDR4
address_b[4] => ram_block2a61.PORTBADDR4
address_b[4] => ram_block2a62.PORTBADDR4
address_b[4] => ram_block2a63.PORTBADDR4
address_b[4] => ram_block2a64.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[5] => ram_block2a32.PORTBADDR5
address_b[5] => ram_block2a33.PORTBADDR5
address_b[5] => ram_block2a34.PORTBADDR5
address_b[5] => ram_block2a35.PORTBADDR5
address_b[5] => ram_block2a36.PORTBADDR5
address_b[5] => ram_block2a37.PORTBADDR5
address_b[5] => ram_block2a38.PORTBADDR5
address_b[5] => ram_block2a39.PORTBADDR5
address_b[5] => ram_block2a40.PORTBADDR5
address_b[5] => ram_block2a41.PORTBADDR5
address_b[5] => ram_block2a42.PORTBADDR5
address_b[5] => ram_block2a43.PORTBADDR5
address_b[5] => ram_block2a44.PORTBADDR5
address_b[5] => ram_block2a45.PORTBADDR5
address_b[5] => ram_block2a46.PORTBADDR5
address_b[5] => ram_block2a47.PORTBADDR5
address_b[5] => ram_block2a48.PORTBADDR5
address_b[5] => ram_block2a49.PORTBADDR5
address_b[5] => ram_block2a50.PORTBADDR5
address_b[5] => ram_block2a51.PORTBADDR5
address_b[5] => ram_block2a52.PORTBADDR5
address_b[5] => ram_block2a53.PORTBADDR5
address_b[5] => ram_block2a54.PORTBADDR5
address_b[5] => ram_block2a55.PORTBADDR5
address_b[5] => ram_block2a56.PORTBADDR5
address_b[5] => ram_block2a57.PORTBADDR5
address_b[5] => ram_block2a58.PORTBADDR5
address_b[5] => ram_block2a59.PORTBADDR5
address_b[5] => ram_block2a60.PORTBADDR5
address_b[5] => ram_block2a61.PORTBADDR5
address_b[5] => ram_block2a62.PORTBADDR5
address_b[5] => ram_block2a63.PORTBADDR5
address_b[5] => ram_block2a64.PORTBADDR5
addressstall_b => ram_block2a0.PORTBADDRSTALL
addressstall_b => ram_block2a1.PORTBADDRSTALL
addressstall_b => ram_block2a2.PORTBADDRSTALL
addressstall_b => ram_block2a3.PORTBADDRSTALL
addressstall_b => ram_block2a4.PORTBADDRSTALL
addressstall_b => ram_block2a5.PORTBADDRSTALL
addressstall_b => ram_block2a6.PORTBADDRSTALL
addressstall_b => ram_block2a7.PORTBADDRSTALL
addressstall_b => ram_block2a8.PORTBADDRSTALL
addressstall_b => ram_block2a9.PORTBADDRSTALL
addressstall_b => ram_block2a10.PORTBADDRSTALL
addressstall_b => ram_block2a11.PORTBADDRSTALL
addressstall_b => ram_block2a12.PORTBADDRSTALL
addressstall_b => ram_block2a13.PORTBADDRSTALL
addressstall_b => ram_block2a14.PORTBADDRSTALL
addressstall_b => ram_block2a15.PORTBADDRSTALL
addressstall_b => ram_block2a16.PORTBADDRSTALL
addressstall_b => ram_block2a17.PORTBADDRSTALL
addressstall_b => ram_block2a18.PORTBADDRSTALL
addressstall_b => ram_block2a19.PORTBADDRSTALL
addressstall_b => ram_block2a20.PORTBADDRSTALL
addressstall_b => ram_block2a21.PORTBADDRSTALL
addressstall_b => ram_block2a22.PORTBADDRSTALL
addressstall_b => ram_block2a23.PORTBADDRSTALL
addressstall_b => ram_block2a24.PORTBADDRSTALL
addressstall_b => ram_block2a25.PORTBADDRSTALL
addressstall_b => ram_block2a26.PORTBADDRSTALL
addressstall_b => ram_block2a27.PORTBADDRSTALL
addressstall_b => ram_block2a28.PORTBADDRSTALL
addressstall_b => ram_block2a29.PORTBADDRSTALL
addressstall_b => ram_block2a30.PORTBADDRSTALL
addressstall_b => ram_block2a31.PORTBADDRSTALL
addressstall_b => ram_block2a32.PORTBADDRSTALL
addressstall_b => ram_block2a33.PORTBADDRSTALL
addressstall_b => ram_block2a34.PORTBADDRSTALL
addressstall_b => ram_block2a35.PORTBADDRSTALL
addressstall_b => ram_block2a36.PORTBADDRSTALL
addressstall_b => ram_block2a37.PORTBADDRSTALL
addressstall_b => ram_block2a38.PORTBADDRSTALL
addressstall_b => ram_block2a39.PORTBADDRSTALL
addressstall_b => ram_block2a40.PORTBADDRSTALL
addressstall_b => ram_block2a41.PORTBADDRSTALL
addressstall_b => ram_block2a42.PORTBADDRSTALL
addressstall_b => ram_block2a43.PORTBADDRSTALL
addressstall_b => ram_block2a44.PORTBADDRSTALL
addressstall_b => ram_block2a45.PORTBADDRSTALL
addressstall_b => ram_block2a46.PORTBADDRSTALL
addressstall_b => ram_block2a47.PORTBADDRSTALL
addressstall_b => ram_block2a48.PORTBADDRSTALL
addressstall_b => ram_block2a49.PORTBADDRSTALL
addressstall_b => ram_block2a50.PORTBADDRSTALL
addressstall_b => ram_block2a51.PORTBADDRSTALL
addressstall_b => ram_block2a52.PORTBADDRSTALL
addressstall_b => ram_block2a53.PORTBADDRSTALL
addressstall_b => ram_block2a54.PORTBADDRSTALL
addressstall_b => ram_block2a55.PORTBADDRSTALL
addressstall_b => ram_block2a56.PORTBADDRSTALL
addressstall_b => ram_block2a57.PORTBADDRSTALL
addressstall_b => ram_block2a58.PORTBADDRSTALL
addressstall_b => ram_block2a59.PORTBADDRSTALL
addressstall_b => ram_block2a60.PORTBADDRSTALL
addressstall_b => ram_block2a61.PORTBADDRSTALL
addressstall_b => ram_block2a62.PORTBADDRSTALL
addressstall_b => ram_block2a63.PORTBADDRSTALL
addressstall_b => ram_block2a64.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock0 => ram_block2a32.CLK0
clock0 => ram_block2a33.CLK0
clock0 => ram_block2a34.CLK0
clock0 => ram_block2a35.CLK0
clock0 => ram_block2a36.CLK0
clock0 => ram_block2a37.CLK0
clock0 => ram_block2a38.CLK0
clock0 => ram_block2a39.CLK0
clock0 => ram_block2a40.CLK0
clock0 => ram_block2a41.CLK0
clock0 => ram_block2a42.CLK0
clock0 => ram_block2a43.CLK0
clock0 => ram_block2a44.CLK0
clock0 => ram_block2a45.CLK0
clock0 => ram_block2a46.CLK0
clock0 => ram_block2a47.CLK0
clock0 => ram_block2a48.CLK0
clock0 => ram_block2a49.CLK0
clock0 => ram_block2a50.CLK0
clock0 => ram_block2a51.CLK0
clock0 => ram_block2a52.CLK0
clock0 => ram_block2a53.CLK0
clock0 => ram_block2a54.CLK0
clock0 => ram_block2a55.CLK0
clock0 => ram_block2a56.CLK0
clock0 => ram_block2a57.CLK0
clock0 => ram_block2a58.CLK0
clock0 => ram_block2a59.CLK0
clock0 => ram_block2a60.CLK0
clock0 => ram_block2a61.CLK0
clock0 => ram_block2a62.CLK0
clock0 => ram_block2a63.CLK0
clock0 => ram_block2a64.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clock1 => ram_block2a32.CLK1
clock1 => ram_block2a33.CLK1
clock1 => ram_block2a34.CLK1
clock1 => ram_block2a35.CLK1
clock1 => ram_block2a36.CLK1
clock1 => ram_block2a37.CLK1
clock1 => ram_block2a38.CLK1
clock1 => ram_block2a39.CLK1
clock1 => ram_block2a40.CLK1
clock1 => ram_block2a41.CLK1
clock1 => ram_block2a42.CLK1
clock1 => ram_block2a43.CLK1
clock1 => ram_block2a44.CLK1
clock1 => ram_block2a45.CLK1
clock1 => ram_block2a46.CLK1
clock1 => ram_block2a47.CLK1
clock1 => ram_block2a48.CLK1
clock1 => ram_block2a49.CLK1
clock1 => ram_block2a50.CLK1
clock1 => ram_block2a51.CLK1
clock1 => ram_block2a52.CLK1
clock1 => ram_block2a53.CLK1
clock1 => ram_block2a54.CLK1
clock1 => ram_block2a55.CLK1
clock1 => ram_block2a56.CLK1
clock1 => ram_block2a57.CLK1
clock1 => ram_block2a58.CLK1
clock1 => ram_block2a59.CLK1
clock1 => ram_block2a60.CLK1
clock1 => ram_block2a61.CLK1
clock1 => ram_block2a62.CLK1
clock1 => ram_block2a63.CLK1
clock1 => ram_block2a64.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
clocken1 => ram_block2a32.ENA1
clocken1 => ram_block2a33.ENA1
clocken1 => ram_block2a34.ENA1
clocken1 => ram_block2a35.ENA1
clocken1 => ram_block2a36.ENA1
clocken1 => ram_block2a37.ENA1
clocken1 => ram_block2a38.ENA1
clocken1 => ram_block2a39.ENA1
clocken1 => ram_block2a40.ENA1
clocken1 => ram_block2a41.ENA1
clocken1 => ram_block2a42.ENA1
clocken1 => ram_block2a43.ENA1
clocken1 => ram_block2a44.ENA1
clocken1 => ram_block2a45.ENA1
clocken1 => ram_block2a46.ENA1
clocken1 => ram_block2a47.ENA1
clocken1 => ram_block2a48.ENA1
clocken1 => ram_block2a49.ENA1
clocken1 => ram_block2a50.ENA1
clocken1 => ram_block2a51.ENA1
clocken1 => ram_block2a52.ENA1
clocken1 => ram_block2a53.ENA1
clocken1 => ram_block2a54.ENA1
clocken1 => ram_block2a55.ENA1
clocken1 => ram_block2a56.ENA1
clocken1 => ram_block2a57.ENA1
clocken1 => ram_block2a58.ENA1
clocken1 => ram_block2a59.ENA1
clocken1 => ram_block2a60.ENA1
clocken1 => ram_block2a61.ENA1
clocken1 => ram_block2a62.ENA1
clocken1 => ram_block2a63.ENA1
clocken1 => ram_block2a64.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
data_a[32] => ram_block2a32.PORTADATAIN
data_a[33] => ram_block2a33.PORTADATAIN
data_a[34] => ram_block2a34.PORTADATAIN
data_a[35] => ram_block2a35.PORTADATAIN
data_a[36] => ram_block2a36.PORTADATAIN
data_a[37] => ram_block2a37.PORTADATAIN
data_a[38] => ram_block2a38.PORTADATAIN
data_a[39] => ram_block2a39.PORTADATAIN
data_a[40] => ram_block2a40.PORTADATAIN
data_a[41] => ram_block2a41.PORTADATAIN
data_a[42] => ram_block2a42.PORTADATAIN
data_a[43] => ram_block2a43.PORTADATAIN
data_a[44] => ram_block2a44.PORTADATAIN
data_a[45] => ram_block2a45.PORTADATAIN
data_a[46] => ram_block2a46.PORTADATAIN
data_a[47] => ram_block2a47.PORTADATAIN
data_a[48] => ram_block2a48.PORTADATAIN
data_a[49] => ram_block2a49.PORTADATAIN
data_a[50] => ram_block2a50.PORTADATAIN
data_a[51] => ram_block2a51.PORTADATAIN
data_a[52] => ram_block2a52.PORTADATAIN
data_a[53] => ram_block2a53.PORTADATAIN
data_a[54] => ram_block2a54.PORTADATAIN
data_a[55] => ram_block2a55.PORTADATAIN
data_a[56] => ram_block2a56.PORTADATAIN
data_a[57] => ram_block2a57.PORTADATAIN
data_a[58] => ram_block2a58.PORTADATAIN
data_a[59] => ram_block2a59.PORTADATAIN
data_a[60] => ram_block2a60.PORTADATAIN
data_a[61] => ram_block2a61.PORTADATAIN
data_a[62] => ram_block2a62.PORTADATAIN
data_a[63] => ram_block2a63.PORTADATAIN
data_a[64] => ram_block2a64.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
q_b[32] <= ram_block2a32.PORTBDATAOUT
q_b[33] <= ram_block2a33.PORTBDATAOUT
q_b[34] <= ram_block2a34.PORTBDATAOUT
q_b[35] <= ram_block2a35.PORTBDATAOUT
q_b[36] <= ram_block2a36.PORTBDATAOUT
q_b[37] <= ram_block2a37.PORTBDATAOUT
q_b[38] <= ram_block2a38.PORTBDATAOUT
q_b[39] <= ram_block2a39.PORTBDATAOUT
q_b[40] <= ram_block2a40.PORTBDATAOUT
q_b[41] <= ram_block2a41.PORTBDATAOUT
q_b[42] <= ram_block2a42.PORTBDATAOUT
q_b[43] <= ram_block2a43.PORTBDATAOUT
q_b[44] <= ram_block2a44.PORTBDATAOUT
q_b[45] <= ram_block2a45.PORTBDATAOUT
q_b[46] <= ram_block2a46.PORTBDATAOUT
q_b[47] <= ram_block2a47.PORTBDATAOUT
q_b[48] <= ram_block2a48.PORTBDATAOUT
q_b[49] <= ram_block2a49.PORTBDATAOUT
q_b[50] <= ram_block2a50.PORTBDATAOUT
q_b[51] <= ram_block2a51.PORTBDATAOUT
q_b[52] <= ram_block2a52.PORTBDATAOUT
q_b[53] <= ram_block2a53.PORTBDATAOUT
q_b[54] <= ram_block2a54.PORTBDATAOUT
q_b[55] <= ram_block2a55.PORTBDATAOUT
q_b[56] <= ram_block2a56.PORTBDATAOUT
q_b[57] <= ram_block2a57.PORTBDATAOUT
q_b[58] <= ram_block2a58.PORTBDATAOUT
q_b[59] <= ram_block2a59.PORTBDATAOUT
q_b[60] <= ram_block2a60.PORTBDATAOUT
q_b[61] <= ram_block2a61.PORTBDATAOUT
q_b[62] <= ram_block2a62.PORTBDATAOUT
q_b[63] <= ram_block2a63.PORTBDATAOUT
q_b[64] <= ram_block2a64.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a16.ENA0
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a17.ENA0
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a18.ENA0
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a19.ENA0
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a20.ENA0
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a21.ENA0
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a22.ENA0
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a23.ENA0
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a24.ENA0
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a25.ENA0
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a26.ENA0
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a27.ENA0
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a28.ENA0
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a29.ENA0
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a30.ENA0
wren_a => ram_block2a31.PORTAWE
wren_a => ram_block2a31.ENA0
wren_a => ram_block2a32.PORTAWE
wren_a => ram_block2a32.ENA0
wren_a => ram_block2a33.PORTAWE
wren_a => ram_block2a33.ENA0
wren_a => ram_block2a34.PORTAWE
wren_a => ram_block2a34.ENA0
wren_a => ram_block2a35.PORTAWE
wren_a => ram_block2a35.ENA0
wren_a => ram_block2a36.PORTAWE
wren_a => ram_block2a36.ENA0
wren_a => ram_block2a37.PORTAWE
wren_a => ram_block2a37.ENA0
wren_a => ram_block2a38.PORTAWE
wren_a => ram_block2a38.ENA0
wren_a => ram_block2a39.PORTAWE
wren_a => ram_block2a39.ENA0
wren_a => ram_block2a40.PORTAWE
wren_a => ram_block2a40.ENA0
wren_a => ram_block2a41.PORTAWE
wren_a => ram_block2a41.ENA0
wren_a => ram_block2a42.PORTAWE
wren_a => ram_block2a42.ENA0
wren_a => ram_block2a43.PORTAWE
wren_a => ram_block2a43.ENA0
wren_a => ram_block2a44.PORTAWE
wren_a => ram_block2a44.ENA0
wren_a => ram_block2a45.PORTAWE
wren_a => ram_block2a45.ENA0
wren_a => ram_block2a46.PORTAWE
wren_a => ram_block2a46.ENA0
wren_a => ram_block2a47.PORTAWE
wren_a => ram_block2a47.ENA0
wren_a => ram_block2a48.PORTAWE
wren_a => ram_block2a48.ENA0
wren_a => ram_block2a49.PORTAWE
wren_a => ram_block2a49.ENA0
wren_a => ram_block2a50.PORTAWE
wren_a => ram_block2a50.ENA0
wren_a => ram_block2a51.PORTAWE
wren_a => ram_block2a51.ENA0
wren_a => ram_block2a52.PORTAWE
wren_a => ram_block2a52.ENA0
wren_a => ram_block2a53.PORTAWE
wren_a => ram_block2a53.ENA0
wren_a => ram_block2a54.PORTAWE
wren_a => ram_block2a54.ENA0
wren_a => ram_block2a55.PORTAWE
wren_a => ram_block2a55.ENA0
wren_a => ram_block2a56.PORTAWE
wren_a => ram_block2a56.ENA0
wren_a => ram_block2a57.PORTAWE
wren_a => ram_block2a57.ENA0
wren_a => ram_block2a58.PORTAWE
wren_a => ram_block2a58.ENA0
wren_a => ram_block2a59.PORTAWE
wren_a => ram_block2a59.ENA0
wren_a => ram_block2a60.PORTAWE
wren_a => ram_block2a60.ENA0
wren_a => ram_block2a61.PORTAWE
wren_a => ram_block2a61.ENA0
wren_a => ram_block2a62.PORTAWE
wren_a => ram_block2a62.ENA0
wren_a => ram_block2a63.PORTAWE
wren_a => ram_block2a63.ENA0
wren_a => ram_block2a64.PORTAWE
wren_a => ram_block2a64.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30
out_memdep_histogram_avm_address[0] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[1] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[2] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[3] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[4] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[5] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[6] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[7] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[8] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[9] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[10] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[11] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[12] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[13] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[14] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[15] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[16] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[17] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[18] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[19] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[20] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[21] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[22] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[23] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[24] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[25] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[26] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[27] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[28] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[29] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[30] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_memdep_histogram_avm_address[31] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_address
out_o_valid[0] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.o_valid
out_o_writeack[0] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.o_writeack
out_memdep_histogram_avm_burstcount[0] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_burstcount
out_memdep_histogram_avm_byteenable[0] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_byteenable
out_memdep_histogram_avm_byteenable[1] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_byteenable
out_memdep_histogram_avm_byteenable[2] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_byteenable
out_memdep_histogram_avm_byteenable[3] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_byteenable
out_memdep_histogram_avm_enable[0] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_enable
out_memdep_histogram_avm_read[0] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_read
out_memdep_histogram_avm_write[0] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_write
out_memdep_histogram_avm_writedata[0] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[1] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[2] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[3] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[4] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[5] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[6] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[7] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[8] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[9] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[10] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[11] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[12] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[13] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[14] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[15] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[16] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[17] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[18] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[19] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[20] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[21] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[22] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[23] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[24] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[25] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[26] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[27] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[28] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[29] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[30] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
out_memdep_histogram_avm_writedata[31] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.avm_writedata
in_flush[0] => i_llvm_fpga_mem_memdep_histogram1_flush_bitsignaltemp.IN1
in_memdep_histogram_avm_readdata[0] => in_memdep_histogram_avm_readdata[0].IN1
in_memdep_histogram_avm_readdata[1] => in_memdep_histogram_avm_readdata[1].IN1
in_memdep_histogram_avm_readdata[2] => in_memdep_histogram_avm_readdata[2].IN1
in_memdep_histogram_avm_readdata[3] => in_memdep_histogram_avm_readdata[3].IN1
in_memdep_histogram_avm_readdata[4] => in_memdep_histogram_avm_readdata[4].IN1
in_memdep_histogram_avm_readdata[5] => in_memdep_histogram_avm_readdata[5].IN1
in_memdep_histogram_avm_readdata[6] => in_memdep_histogram_avm_readdata[6].IN1
in_memdep_histogram_avm_readdata[7] => in_memdep_histogram_avm_readdata[7].IN1
in_memdep_histogram_avm_readdata[8] => in_memdep_histogram_avm_readdata[8].IN1
in_memdep_histogram_avm_readdata[9] => in_memdep_histogram_avm_readdata[9].IN1
in_memdep_histogram_avm_readdata[10] => in_memdep_histogram_avm_readdata[10].IN1
in_memdep_histogram_avm_readdata[11] => in_memdep_histogram_avm_readdata[11].IN1
in_memdep_histogram_avm_readdata[12] => in_memdep_histogram_avm_readdata[12].IN1
in_memdep_histogram_avm_readdata[13] => in_memdep_histogram_avm_readdata[13].IN1
in_memdep_histogram_avm_readdata[14] => in_memdep_histogram_avm_readdata[14].IN1
in_memdep_histogram_avm_readdata[15] => in_memdep_histogram_avm_readdata[15].IN1
in_memdep_histogram_avm_readdata[16] => in_memdep_histogram_avm_readdata[16].IN1
in_memdep_histogram_avm_readdata[17] => in_memdep_histogram_avm_readdata[17].IN1
in_memdep_histogram_avm_readdata[18] => in_memdep_histogram_avm_readdata[18].IN1
in_memdep_histogram_avm_readdata[19] => in_memdep_histogram_avm_readdata[19].IN1
in_memdep_histogram_avm_readdata[20] => in_memdep_histogram_avm_readdata[20].IN1
in_memdep_histogram_avm_readdata[21] => in_memdep_histogram_avm_readdata[21].IN1
in_memdep_histogram_avm_readdata[22] => in_memdep_histogram_avm_readdata[22].IN1
in_memdep_histogram_avm_readdata[23] => in_memdep_histogram_avm_readdata[23].IN1
in_memdep_histogram_avm_readdata[24] => in_memdep_histogram_avm_readdata[24].IN1
in_memdep_histogram_avm_readdata[25] => in_memdep_histogram_avm_readdata[25].IN1
in_memdep_histogram_avm_readdata[26] => in_memdep_histogram_avm_readdata[26].IN1
in_memdep_histogram_avm_readdata[27] => in_memdep_histogram_avm_readdata[27].IN1
in_memdep_histogram_avm_readdata[28] => in_memdep_histogram_avm_readdata[28].IN1
in_memdep_histogram_avm_readdata[29] => in_memdep_histogram_avm_readdata[29].IN1
in_memdep_histogram_avm_readdata[30] => in_memdep_histogram_avm_readdata[30].IN1
in_memdep_histogram_avm_readdata[31] => in_memdep_histogram_avm_readdata[31].IN1
in_memdep_histogram_avm_readdatavalid[0] => i_llvm_fpga_mem_memdep_histogram1_avm_readdatavalid_bitsignaltemp.IN1
in_memdep_histogram_avm_waitrequest[0] => i_llvm_fpga_mem_memdep_histogram1_avm_waitrequest_bitsignaltemp.IN1
in_memdep_histogram_avm_writeack[0] => i_llvm_fpga_mem_memdep_histogram1_avm_writeack_bitsignaltemp.IN1
out_lsu_memdep_o_active[0] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.o_active
in_i_stall[0] => i_llvm_fpga_mem_memdep_histogram1_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= lsu_top:thei_llvm_fpga_mem_memdep_histogram1.o_stall
in_i_address[0] => addr_trunc_q[0].IN1
in_i_address[1] => addr_trunc_q[1].IN1
in_i_address[2] => addr_trunc_q[2].IN1
in_i_address[3] => addr_trunc_q[3].IN1
in_i_address[4] => addr_trunc_q[4].IN1
in_i_address[5] => addr_trunc_q[5].IN1
in_i_address[6] => addr_trunc_q[6].IN1
in_i_address[7] => addr_trunc_q[7].IN1
in_i_address[8] => addr_trunc_q[8].IN1
in_i_address[9] => addr_trunc_q[9].IN1
in_i_address[10] => addr_trunc_q[10].IN1
in_i_address[11] => addr_trunc_q[11].IN1
in_i_address[12] => addr_trunc_q[12].IN1
in_i_address[13] => addr_trunc_q[13].IN1
in_i_address[14] => addr_trunc_q[14].IN1
in_i_address[15] => addr_trunc_q[15].IN1
in_i_address[16] => addr_trunc_q[16].IN1
in_i_address[17] => addr_trunc_q[17].IN1
in_i_address[18] => addr_trunc_q[18].IN1
in_i_address[19] => addr_trunc_q[19].IN1
in_i_address[20] => addr_trunc_q[20].IN1
in_i_address[21] => addr_trunc_q[21].IN1
in_i_address[22] => addr_trunc_q[22].IN1
in_i_address[23] => addr_trunc_q[23].IN1
in_i_address[24] => addr_trunc_q[24].IN1
in_i_address[25] => addr_trunc_q[25].IN1
in_i_address[26] => addr_trunc_q[26].IN1
in_i_address[27] => addr_trunc_q[27].IN1
in_i_address[28] => addr_trunc_q[28].IN1
in_i_address[29] => addr_trunc_q[29].IN1
in_i_address[30] => addr_trunc_q[30].IN1
in_i_address[31] => addr_trunc_q[31].IN1
in_i_address[32] => ~NO_FANOUT~
in_i_address[33] => ~NO_FANOUT~
in_i_address[34] => ~NO_FANOUT~
in_i_address[35] => ~NO_FANOUT~
in_i_address[36] => ~NO_FANOUT~
in_i_address[37] => ~NO_FANOUT~
in_i_address[38] => ~NO_FANOUT~
in_i_address[39] => ~NO_FANOUT~
in_i_address[40] => ~NO_FANOUT~
in_i_address[41] => ~NO_FANOUT~
in_i_address[42] => ~NO_FANOUT~
in_i_address[43] => ~NO_FANOUT~
in_i_address[44] => ~NO_FANOUT~
in_i_address[45] => ~NO_FANOUT~
in_i_address[46] => ~NO_FANOUT~
in_i_address[47] => ~NO_FANOUT~
in_i_address[48] => ~NO_FANOUT~
in_i_address[49] => ~NO_FANOUT~
in_i_address[50] => ~NO_FANOUT~
in_i_address[51] => ~NO_FANOUT~
in_i_address[52] => ~NO_FANOUT~
in_i_address[53] => ~NO_FANOUT~
in_i_address[54] => ~NO_FANOUT~
in_i_address[55] => ~NO_FANOUT~
in_i_address[56] => ~NO_FANOUT~
in_i_address[57] => ~NO_FANOUT~
in_i_address[58] => ~NO_FANOUT~
in_i_address[59] => ~NO_FANOUT~
in_i_address[60] => ~NO_FANOUT~
in_i_address[61] => ~NO_FANOUT~
in_i_address[62] => ~NO_FANOUT~
in_i_address[63] => ~NO_FANOUT~
in_i_predicate[0] => i_llvm_fpga_mem_memdep_histogram1_i_predicate_bitsignaltemp.IN1
in_i_valid[0] => i_llvm_fpga_mem_memdep_histogram1_i_valid_bitsignaltemp.IN1
in_i_writedata[0] => in_i_writedata[0].IN1
in_i_writedata[1] => in_i_writedata[1].IN1
in_i_writedata[2] => in_i_writedata[2].IN1
in_i_writedata[3] => in_i_writedata[3].IN1
in_i_writedata[4] => in_i_writedata[4].IN1
in_i_writedata[5] => in_i_writedata[5].IN1
in_i_writedata[6] => in_i_writedata[6].IN1
in_i_writedata[7] => in_i_writedata[7].IN1
in_i_writedata[8] => in_i_writedata[8].IN1
in_i_writedata[9] => in_i_writedata[9].IN1
in_i_writedata[10] => in_i_writedata[10].IN1
in_i_writedata[11] => in_i_writedata[11].IN1
in_i_writedata[12] => in_i_writedata[12].IN1
in_i_writedata[13] => in_i_writedata[13].IN1
in_i_writedata[14] => in_i_writedata[14].IN1
in_i_writedata[15] => in_i_writedata[15].IN1
in_i_writedata[16] => in_i_writedata[16].IN1
in_i_writedata[17] => in_i_writedata[17].IN1
in_i_writedata[18] => in_i_writedata[18].IN1
in_i_writedata[19] => in_i_writedata[19].IN1
in_i_writedata[20] => in_i_writedata[20].IN1
in_i_writedata[21] => in_i_writedata[21].IN1
in_i_writedata[22] => in_i_writedata[22].IN1
in_i_writedata[23] => in_i_writedata[23].IN1
in_i_writedata[24] => in_i_writedata[24].IN1
in_i_writedata[25] => in_i_writedata[25].IN1
in_i_writedata[26] => in_i_writedata[26].IN1
in_i_writedata[27] => in_i_writedata[27].IN1
in_i_writedata[28] => in_i_writedata[28].IN1
in_i_writedata[29] => in_i_writedata[29].IN1
in_i_writedata[30] => in_i_writedata[30].IN1
in_i_writedata[31] => in_i_writedata[31].IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1
clock => clock.IN2
clock2x => ~NO_FANOUT~
resetn => resetn.IN1
stream_base_addr[0] => ~NO_FANOUT~
stream_base_addr[1] => ~NO_FANOUT~
stream_base_addr[2] => ~NO_FANOUT~
stream_base_addr[3] => ~NO_FANOUT~
stream_base_addr[4] => ~NO_FANOUT~
stream_base_addr[5] => ~NO_FANOUT~
stream_base_addr[6] => ~NO_FANOUT~
stream_base_addr[7] => ~NO_FANOUT~
stream_base_addr[8] => ~NO_FANOUT~
stream_base_addr[9] => ~NO_FANOUT~
stream_base_addr[10] => ~NO_FANOUT~
stream_base_addr[11] => ~NO_FANOUT~
stream_base_addr[12] => ~NO_FANOUT~
stream_base_addr[13] => ~NO_FANOUT~
stream_base_addr[14] => ~NO_FANOUT~
stream_base_addr[15] => ~NO_FANOUT~
stream_base_addr[16] => ~NO_FANOUT~
stream_base_addr[17] => ~NO_FANOUT~
stream_base_addr[18] => ~NO_FANOUT~
stream_base_addr[19] => ~NO_FANOUT~
stream_base_addr[20] => ~NO_FANOUT~
stream_base_addr[21] => ~NO_FANOUT~
stream_base_addr[22] => ~NO_FANOUT~
stream_base_addr[23] => ~NO_FANOUT~
stream_base_addr[24] => ~NO_FANOUT~
stream_base_addr[25] => ~NO_FANOUT~
stream_base_addr[26] => ~NO_FANOUT~
stream_base_addr[27] => ~NO_FANOUT~
stream_base_addr[28] => ~NO_FANOUT~
stream_base_addr[29] => ~NO_FANOUT~
stream_base_addr[30] => ~NO_FANOUT~
stream_base_addr[31] => ~NO_FANOUT~
stream_size[0] => ~NO_FANOUT~
stream_size[1] => ~NO_FANOUT~
stream_size[2] => ~NO_FANOUT~
stream_size[3] => ~NO_FANOUT~
stream_size[4] => ~NO_FANOUT~
stream_size[5] => ~NO_FANOUT~
stream_size[6] => ~NO_FANOUT~
stream_size[7] => ~NO_FANOUT~
stream_size[8] => ~NO_FANOUT~
stream_size[9] => ~NO_FANOUT~
stream_size[10] => ~NO_FANOUT~
stream_size[11] => ~NO_FANOUT~
stream_size[12] => ~NO_FANOUT~
stream_size[13] => ~NO_FANOUT~
stream_size[14] => ~NO_FANOUT~
stream_size[15] => ~NO_FANOUT~
stream_size[16] => ~NO_FANOUT~
stream_size[17] => ~NO_FANOUT~
stream_size[18] => ~NO_FANOUT~
stream_size[19] => ~NO_FANOUT~
stream_size[20] => ~NO_FANOUT~
stream_size[21] => ~NO_FANOUT~
stream_size[22] => ~NO_FANOUT~
stream_size[23] => ~NO_FANOUT~
stream_size[24] => ~NO_FANOUT~
stream_size[25] => ~NO_FANOUT~
stream_size[26] => ~NO_FANOUT~
stream_size[27] => ~NO_FANOUT~
stream_size[28] => ~NO_FANOUT~
stream_size[29] => ~NO_FANOUT~
stream_size[30] => ~NO_FANOUT~
stream_size[31] => ~NO_FANOUT~
stream_reset => ~NO_FANOUT~
i_atomic_op[0] => ~NO_FANOUT~
i_atomic_op[1] => ~NO_FANOUT~
i_atomic_op[2] => ~NO_FANOUT~
o_stall <= lsu_pipelined_write:pipelined_write.o_stall
i_valid => lsu_i_valid.IN1
i_address[0] => address.IN0
i_address[1] => address.IN0
i_address[2] => address.IN0
i_address[3] => address.IN0
i_address[4] => address.IN0
i_address[5] => address.IN0
i_address[6] => address.IN0
i_address[7] => address.IN0
i_address[8] => address.IN0
i_address[9] => address.IN0
i_address[10] => address.IN0
i_address[11] => address.IN0
i_address[12] => address.IN0
i_address[13] => address.IN0
i_address[14] => address.IN0
i_address[15] => address.IN0
i_address[16] => address.IN0
i_address[17] => address.IN0
i_address[18] => address.IN0
i_address[19] => address.IN0
i_address[20] => address.IN0
i_address[21] => address.IN0
i_address[22] => address.IN0
i_address[23] => address.IN0
i_address[24] => address.IN0
i_address[25] => address.IN0
i_address[26] => address.IN0
i_address[27] => address.IN0
i_address[28] => address.IN0
i_address[29] => address.IN0
i_address[30] => address.IN0
i_address[31] => address.IN0
i_writedata[0] => i_writedata[0].IN1
i_writedata[1] => i_writedata[1].IN1
i_writedata[2] => i_writedata[2].IN1
i_writedata[3] => i_writedata[3].IN1
i_writedata[4] => i_writedata[4].IN1
i_writedata[5] => i_writedata[5].IN1
i_writedata[6] => i_writedata[6].IN1
i_writedata[7] => i_writedata[7].IN1
i_writedata[8] => i_writedata[8].IN1
i_writedata[9] => i_writedata[9].IN1
i_writedata[10] => i_writedata[10].IN1
i_writedata[11] => i_writedata[11].IN1
i_writedata[12] => i_writedata[12].IN1
i_writedata[13] => i_writedata[13].IN1
i_writedata[14] => i_writedata[14].IN1
i_writedata[15] => i_writedata[15].IN1
i_writedata[16] => i_writedata[16].IN1
i_writedata[17] => i_writedata[17].IN1
i_writedata[18] => i_writedata[18].IN1
i_writedata[19] => i_writedata[19].IN1
i_writedata[20] => i_writedata[20].IN1
i_writedata[21] => i_writedata[21].IN1
i_writedata[22] => i_writedata[22].IN1
i_writedata[23] => i_writedata[23].IN1
i_writedata[24] => i_writedata[24].IN1
i_writedata[25] => i_writedata[25].IN1
i_writedata[26] => i_writedata[26].IN1
i_writedata[27] => i_writedata[27].IN1
i_writedata[28] => i_writedata[28].IN1
i_writedata[29] => i_writedata[29].IN1
i_writedata[30] => i_writedata[30].IN1
i_writedata[31] => i_writedata[31].IN1
i_cmpdata[0] => ~NO_FANOUT~
i_cmpdata[1] => ~NO_FANOUT~
i_cmpdata[2] => ~NO_FANOUT~
i_cmpdata[3] => ~NO_FANOUT~
i_cmpdata[4] => ~NO_FANOUT~
i_cmpdata[5] => ~NO_FANOUT~
i_cmpdata[6] => ~NO_FANOUT~
i_cmpdata[7] => ~NO_FANOUT~
i_cmpdata[8] => ~NO_FANOUT~
i_cmpdata[9] => ~NO_FANOUT~
i_cmpdata[10] => ~NO_FANOUT~
i_cmpdata[11] => ~NO_FANOUT~
i_cmpdata[12] => ~NO_FANOUT~
i_cmpdata[13] => ~NO_FANOUT~
i_cmpdata[14] => ~NO_FANOUT~
i_cmpdata[15] => ~NO_FANOUT~
i_cmpdata[16] => ~NO_FANOUT~
i_cmpdata[17] => ~NO_FANOUT~
i_cmpdata[18] => ~NO_FANOUT~
i_cmpdata[19] => ~NO_FANOUT~
i_cmpdata[20] => ~NO_FANOUT~
i_cmpdata[21] => ~NO_FANOUT~
i_cmpdata[22] => ~NO_FANOUT~
i_cmpdata[23] => ~NO_FANOUT~
i_cmpdata[24] => ~NO_FANOUT~
i_cmpdata[25] => ~NO_FANOUT~
i_cmpdata[26] => ~NO_FANOUT~
i_cmpdata[27] => ~NO_FANOUT~
i_cmpdata[28] => ~NO_FANOUT~
i_cmpdata[29] => ~NO_FANOUT~
i_cmpdata[30] => ~NO_FANOUT~
i_cmpdata[31] => ~NO_FANOUT~
i_predicate => i_predicate.IN1
i_bitwiseor[0] => address.IN1
i_bitwiseor[1] => address.IN1
i_bitwiseor[2] => address.IN1
i_bitwiseor[3] => address.IN1
i_bitwiseor[4] => address.IN1
i_bitwiseor[5] => address.IN1
i_bitwiseor[6] => address.IN1
i_bitwiseor[7] => address.IN1
i_bitwiseor[8] => address.IN1
i_bitwiseor[9] => address.IN1
i_bitwiseor[10] => address.IN1
i_bitwiseor[11] => address.IN1
i_bitwiseor[12] => address.IN1
i_bitwiseor[13] => address.IN1
i_bitwiseor[14] => address.IN1
i_bitwiseor[15] => address.IN1
i_bitwiseor[16] => address.IN1
i_bitwiseor[17] => address.IN1
i_bitwiseor[18] => address.IN1
i_bitwiseor[19] => address.IN1
i_bitwiseor[20] => address.IN1
i_bitwiseor[21] => address.IN1
i_bitwiseor[22] => address.IN1
i_bitwiseor[23] => address.IN1
i_bitwiseor[24] => address.IN1
i_bitwiseor[25] => address.IN1
i_bitwiseor[26] => address.IN1
i_bitwiseor[27] => address.IN1
i_bitwiseor[28] => address.IN1
i_bitwiseor[29] => address.IN1
i_bitwiseor[30] => address.IN1
i_bitwiseor[31] => address.IN1
i_stall => lsu_i_stall.IN1
o_valid <= lsu_pipelined_write:pipelined_write.o_valid
o_empty <= lsu_pipelined_write:pipelined_write.o_empty
o_almost_empty <= lsu_pipelined_write:pipelined_write.o_almost_empty
o_readdata[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
o_readdata[1] <= o_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[2] <= o_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[3] <= o_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[4] <= o_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[5] <= o_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[6] <= o_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[7] <= o_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[8] <= o_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[9] <= o_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[10] <= o_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[11] <= o_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[12] <= o_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[13] <= o_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[14] <= o_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[15] <= o_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[16] <= o_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[17] <= o_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[18] <= o_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[19] <= o_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[20] <= o_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[21] <= o_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[22] <= o_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[23] <= o_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[24] <= o_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[25] <= o_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[26] <= o_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[27] <= o_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[28] <= o_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[29] <= o_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[30] <= o_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
o_readdata[31] <= o_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
avm_address[0] <= lsu_permute_address:u_permute_address.o_addr
avm_address[1] <= lsu_permute_address:u_permute_address.o_addr
avm_address[2] <= lsu_permute_address:u_permute_address.o_addr
avm_address[3] <= lsu_permute_address:u_permute_address.o_addr
avm_address[4] <= lsu_permute_address:u_permute_address.o_addr
avm_address[5] <= lsu_permute_address:u_permute_address.o_addr
avm_address[6] <= lsu_permute_address:u_permute_address.o_addr
avm_address[7] <= lsu_permute_address:u_permute_address.o_addr
avm_address[8] <= lsu_permute_address:u_permute_address.o_addr
avm_address[9] <= lsu_permute_address:u_permute_address.o_addr
avm_address[10] <= lsu_permute_address:u_permute_address.o_addr
avm_address[11] <= lsu_permute_address:u_permute_address.o_addr
avm_address[12] <= lsu_permute_address:u_permute_address.o_addr
avm_address[13] <= lsu_permute_address:u_permute_address.o_addr
avm_address[14] <= lsu_permute_address:u_permute_address.o_addr
avm_address[15] <= lsu_permute_address:u_permute_address.o_addr
avm_address[16] <= lsu_permute_address:u_permute_address.o_addr
avm_address[17] <= lsu_permute_address:u_permute_address.o_addr
avm_address[18] <= lsu_permute_address:u_permute_address.o_addr
avm_address[19] <= lsu_permute_address:u_permute_address.o_addr
avm_address[20] <= lsu_permute_address:u_permute_address.o_addr
avm_address[21] <= lsu_permute_address:u_permute_address.o_addr
avm_address[22] <= lsu_permute_address:u_permute_address.o_addr
avm_address[23] <= lsu_permute_address:u_permute_address.o_addr
avm_address[24] <= lsu_permute_address:u_permute_address.o_addr
avm_address[25] <= lsu_permute_address:u_permute_address.o_addr
avm_address[26] <= lsu_permute_address:u_permute_address.o_addr
avm_address[27] <= lsu_permute_address:u_permute_address.o_addr
avm_address[28] <= lsu_permute_address:u_permute_address.o_addr
avm_address[29] <= lsu_permute_address:u_permute_address.o_addr
avm_address[30] <= lsu_permute_address:u_permute_address.o_addr
avm_address[31] <= lsu_permute_address:u_permute_address.o_addr
avm_enable <= <VCC>
avm_read <= <GND>
avm_readdata[0] => ~NO_FANOUT~
avm_readdata[1] => ~NO_FANOUT~
avm_readdata[2] => ~NO_FANOUT~
avm_readdata[3] => ~NO_FANOUT~
avm_readdata[4] => ~NO_FANOUT~
avm_readdata[5] => ~NO_FANOUT~
avm_readdata[6] => ~NO_FANOUT~
avm_readdata[7] => ~NO_FANOUT~
avm_readdata[8] => ~NO_FANOUT~
avm_readdata[9] => ~NO_FANOUT~
avm_readdata[10] => ~NO_FANOUT~
avm_readdata[11] => ~NO_FANOUT~
avm_readdata[12] => ~NO_FANOUT~
avm_readdata[13] => ~NO_FANOUT~
avm_readdata[14] => ~NO_FANOUT~
avm_readdata[15] => ~NO_FANOUT~
avm_readdata[16] => ~NO_FANOUT~
avm_readdata[17] => ~NO_FANOUT~
avm_readdata[18] => ~NO_FANOUT~
avm_readdata[19] => ~NO_FANOUT~
avm_readdata[20] => ~NO_FANOUT~
avm_readdata[21] => ~NO_FANOUT~
avm_readdata[22] => ~NO_FANOUT~
avm_readdata[23] => ~NO_FANOUT~
avm_readdata[24] => ~NO_FANOUT~
avm_readdata[25] => ~NO_FANOUT~
avm_readdata[26] => ~NO_FANOUT~
avm_readdata[27] => ~NO_FANOUT~
avm_readdata[28] => ~NO_FANOUT~
avm_readdata[29] => ~NO_FANOUT~
avm_readdata[30] => ~NO_FANOUT~
avm_readdata[31] => ~NO_FANOUT~
avm_write <= lsu_pipelined_write:pipelined_write.avm_write
avm_writeack => lsu_writeack.IN1
avm_writedata[0] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[1] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[2] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[3] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[4] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[5] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[6] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[7] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[8] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[9] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[10] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[11] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[12] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[13] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[14] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[15] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[16] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[17] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[18] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[19] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[20] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[21] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[22] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[23] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[24] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[25] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[26] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[27] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[28] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[29] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[30] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_writedata[31] <= lsu_pipelined_write:pipelined_write.avm_writedata
avm_byteenable[0] <= lsu_pipelined_write:pipelined_write.avm_byteenable
avm_byteenable[1] <= lsu_pipelined_write:pipelined_write.avm_byteenable
avm_byteenable[2] <= lsu_pipelined_write:pipelined_write.avm_byteenable
avm_byteenable[3] <= lsu_pipelined_write:pipelined_write.avm_byteenable
avm_waitrequest => avm_waitrequest.IN1
avm_readdatavalid => ~NO_FANOUT~
avm_burstcount[0] <= <VCC>
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_input_fifo_depth[0] <= lsu_pipelined_write:pipelined_write.o_input_fifo_depth
o_input_fifo_depth[1] <= lsu_pipelined_write:pipelined_write.o_input_fifo_depth
o_input_fifo_depth[2] <= lsu_pipelined_write:pipelined_write.o_input_fifo_depth
o_input_fifo_depth[3] <= lsu_pipelined_write:pipelined_write.o_input_fifo_depth
o_input_fifo_depth[4] <= lsu_pipelined_write:pipelined_write.o_input_fifo_depth
o_writeack <= lsu_writeack.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => i_byteenable[0].IN1
i_byteenable[1] => i_byteenable[1].IN1
i_byteenable[2] => i_byteenable[2].IN1
i_byteenable[3] => i_byteenable[3].IN1
flush => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_bw <= <GND>
profile_bw_incr[0] <= <GND>
profile_bw_incr[1] <= <GND>
profile_bw_incr[2] <= <GND>
profile_bw_incr[3] <= <GND>
profile_bw_incr[4] <= <GND>
profile_bw_incr[5] <= <GND>
profile_bw_incr[6] <= <GND>
profile_bw_incr[7] <= <GND>
profile_bw_incr[8] <= <GND>
profile_bw_incr[9] <= <GND>
profile_bw_incr[10] <= <GND>
profile_bw_incr[11] <= <GND>
profile_bw_incr[12] <= <GND>
profile_bw_incr[13] <= <GND>
profile_bw_incr[14] <= <GND>
profile_bw_incr[15] <= <GND>
profile_bw_incr[16] <= <GND>
profile_bw_incr[17] <= <GND>
profile_bw_incr[18] <= <GND>
profile_bw_incr[19] <= <GND>
profile_bw_incr[20] <= <GND>
profile_bw_incr[21] <= <GND>
profile_bw_incr[22] <= <GND>
profile_bw_incr[23] <= <GND>
profile_bw_incr[24] <= <GND>
profile_bw_incr[25] <= <GND>
profile_bw_incr[26] <= <GND>
profile_bw_incr[27] <= <GND>
profile_bw_incr[28] <= <GND>
profile_bw_incr[29] <= <GND>
profile_bw_incr[30] <= <GND>
profile_bw_incr[31] <= <GND>
profile_total_ivalid <= <GND>
profile_total_req <= <GND>
profile_i_stall_count <= <GND>
profile_o_stall_count <= <GND>
profile_avm_readwrite_count <= <GND>
profile_avm_burstcount_total <= <GND>
profile_avm_burstcount_total_incr[0] <= <GND>
profile_avm_burstcount_total_incr[1] <= <GND>
profile_avm_burstcount_total_incr[2] <= <GND>
profile_avm_burstcount_total_incr[3] <= <GND>
profile_avm_burstcount_total_incr[4] <= <GND>
profile_avm_burstcount_total_incr[5] <= <GND>
profile_avm_burstcount_total_incr[6] <= <GND>
profile_avm_burstcount_total_incr[7] <= <GND>
profile_avm_burstcount_total_incr[8] <= <GND>
profile_avm_burstcount_total_incr[9] <= <GND>
profile_avm_burstcount_total_incr[10] <= <GND>
profile_avm_burstcount_total_incr[11] <= <GND>
profile_avm_burstcount_total_incr[12] <= <GND>
profile_avm_burstcount_total_incr[13] <= <GND>
profile_avm_burstcount_total_incr[14] <= <GND>
profile_avm_burstcount_total_incr[15] <= <GND>
profile_avm_burstcount_total_incr[16] <= <GND>
profile_avm_burstcount_total_incr[17] <= <GND>
profile_avm_burstcount_total_incr[18] <= <GND>
profile_avm_burstcount_total_incr[19] <= <GND>
profile_avm_burstcount_total_incr[20] <= <GND>
profile_avm_burstcount_total_incr[21] <= <GND>
profile_avm_burstcount_total_incr[22] <= <GND>
profile_avm_burstcount_total_incr[23] <= <GND>
profile_avm_burstcount_total_incr[24] <= <GND>
profile_avm_burstcount_total_incr[25] <= <GND>
profile_avm_burstcount_total_incr[26] <= <GND>
profile_avm_burstcount_total_incr[27] <= <GND>
profile_avm_burstcount_total_incr[28] <= <GND>
profile_avm_burstcount_total_incr[29] <= <GND>
profile_avm_burstcount_total_incr[30] <= <GND>
profile_avm_burstcount_total_incr[31] <= <GND>
profile_req_cache_hit_count <= <GND>
profile_extra_unaligned_reqs <= <GND>
profile_avm_stall <= <GND>
profile_idle <= <GND>
ecc_err_status[0] <= lsu_pipelined_write:pipelined_write.ecc_err_status
ecc_err_status[1] <= lsu_pipelined_write:pipelined_write.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_permute_address:u_permute_address
i_addr[0] => o_addr[0].DATAIN
i_addr[1] => o_addr[1].DATAIN
i_addr[2] => o_addr[2].DATAIN
i_addr[3] => o_addr[3].DATAIN
i_addr[4] => o_addr[4].DATAIN
i_addr[5] => o_addr[5].DATAIN
i_addr[6] => o_addr[6].DATAIN
i_addr[7] => o_addr[7].DATAIN
i_addr[8] => o_addr[8].DATAIN
i_addr[9] => o_addr[9].DATAIN
i_addr[10] => o_addr[10].DATAIN
i_addr[11] => o_addr[11].DATAIN
i_addr[12] => o_addr[12].DATAIN
i_addr[13] => o_addr[13].DATAIN
i_addr[14] => o_addr[14].DATAIN
i_addr[15] => o_addr[15].DATAIN
i_addr[16] => o_addr[16].DATAIN
i_addr[17] => o_addr[17].DATAIN
i_addr[18] => o_addr[18].DATAIN
i_addr[19] => o_addr[19].DATAIN
i_addr[20] => o_addr[20].DATAIN
i_addr[21] => o_addr[21].DATAIN
i_addr[22] => o_addr[22].DATAIN
i_addr[23] => o_addr[23].DATAIN
i_addr[24] => o_addr[24].DATAIN
i_addr[25] => o_addr[25].DATAIN
i_addr[26] => o_addr[26].DATAIN
i_addr[27] => o_addr[27].DATAIN
i_addr[28] => o_addr[28].DATAIN
i_addr[29] => o_addr[29].DATAIN
i_addr[30] => o_addr[30].DATAIN
i_addr[31] => o_addr[31].DATAIN
o_addr[0] <= i_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= i_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_addr[20] <= i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_addr[21] <= i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
o_addr[22] <= i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
o_addr[23] <= i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
o_addr[24] <= i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
o_addr[25] <= i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
o_addr[26] <= i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
o_addr[27] <= i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
o_addr[28] <= i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
o_addr[29] <= i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
o_addr[30] <= i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
o_addr[31] <= i_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write
clk => clk.IN3
resetn => resetn.IN2
i_predicate => nop.IN1
o_stall <= core_o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_valid => comb.IN1
i_valid => lsu_i_valid.IN0
i_address[0] => core_data_in[32].IN1
i_address[1] => core_data_in[33].IN1
i_address[2] => core_data_in[34].IN1
i_address[3] => core_data_in[35].IN1
i_address[4] => core_data_in[36].IN1
i_address[5] => core_data_in[37].IN1
i_address[6] => core_data_in[38].IN1
i_address[7] => core_data_in[39].IN1
i_address[8] => core_data_in[40].IN1
i_address[9] => core_data_in[41].IN1
i_address[10] => core_data_in[42].IN1
i_address[11] => core_data_in[43].IN1
i_address[12] => core_data_in[44].IN1
i_address[13] => core_data_in[45].IN1
i_address[14] => core_data_in[46].IN1
i_address[15] => core_data_in[47].IN1
i_address[16] => core_data_in[48].IN1
i_address[17] => core_data_in[49].IN1
i_address[18] => core_data_in[50].IN1
i_address[19] => core_data_in[51].IN1
i_address[20] => core_data_in[52].IN1
i_address[21] => core_data_in[53].IN1
i_address[22] => core_data_in[54].IN1
i_address[23] => core_data_in[55].IN1
i_address[24] => core_data_in[56].IN1
i_address[25] => core_data_in[57].IN1
i_address[26] => core_data_in[58].IN1
i_address[27] => core_data_in[59].IN1
i_address[28] => core_data_in[60].IN1
i_address[29] => core_data_in[61].IN1
i_address[30] => core_data_in[62].IN1
i_address[31] => core_data_in[63].IN1
i_writedata[0] => core_data_in[0].IN1
i_writedata[1] => core_data_in[1].IN1
i_writedata[2] => core_data_in[2].IN1
i_writedata[3] => core_data_in[3].IN1
i_writedata[4] => core_data_in[4].IN1
i_writedata[5] => core_data_in[5].IN1
i_writedata[6] => core_data_in[6].IN1
i_writedata[7] => core_data_in[7].IN1
i_writedata[8] => core_data_in[8].IN1
i_writedata[9] => core_data_in[9].IN1
i_writedata[10] => core_data_in[10].IN1
i_writedata[11] => core_data_in[11].IN1
i_writedata[12] => core_data_in[12].IN1
i_writedata[13] => core_data_in[13].IN1
i_writedata[14] => core_data_in[14].IN1
i_writedata[15] => core_data_in[15].IN1
i_writedata[16] => core_data_in[16].IN1
i_writedata[17] => core_data_in[17].IN1
i_writedata[18] => core_data_in[18].IN1
i_writedata[19] => core_data_in[19].IN1
i_writedata[20] => core_data_in[20].IN1
i_writedata[21] => core_data_in[21].IN1
i_writedata[22] => core_data_in[22].IN1
i_writedata[23] => core_data_in[23].IN1
i_writedata[24] => core_data_in[24].IN1
i_writedata[25] => core_data_in[25].IN1
i_writedata[26] => core_data_in[26].IN1
i_writedata[27] => core_data_in[27].IN1
i_writedata[28] => core_data_in[28].IN1
i_writedata[29] => core_data_in[29].IN1
i_writedata[30] => core_data_in[30].IN1
i_writedata[31] => core_data_in[31].IN1
i_stall => lsu_i_stall.IN1
i_stall => comb.IN1
o_valid <= core_o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => ~NO_FANOUT~
i_byteenable[1] => ~NO_FANOUT~
i_byteenable[2] => ~NO_FANOUT~
i_byteenable[3] => ~NO_FANOUT~
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_empty <= <GND>
o_almost_empty <= <GND>
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= hld_fifo:data_fifo.o_data
avm_address[3] <= hld_fifo:data_fifo.o_data
avm_address[4] <= hld_fifo:data_fifo.o_data
avm_address[5] <= hld_fifo:data_fifo.o_data
avm_address[6] <= hld_fifo:data_fifo.o_data
avm_address[7] <= hld_fifo:data_fifo.o_data
avm_address[8] <= hld_fifo:data_fifo.o_data
avm_address[9] <= hld_fifo:data_fifo.o_data
avm_address[10] <= hld_fifo:data_fifo.o_data
avm_address[11] <= hld_fifo:data_fifo.o_data
avm_address[12] <= hld_fifo:data_fifo.o_data
avm_address[13] <= hld_fifo:data_fifo.o_data
avm_address[14] <= hld_fifo:data_fifo.o_data
avm_address[15] <= hld_fifo:data_fifo.o_data
avm_address[16] <= hld_fifo:data_fifo.o_data
avm_address[17] <= hld_fifo:data_fifo.o_data
avm_address[18] <= hld_fifo:data_fifo.o_data
avm_address[19] <= hld_fifo:data_fifo.o_data
avm_address[20] <= hld_fifo:data_fifo.o_data
avm_address[21] <= hld_fifo:data_fifo.o_data
avm_address[22] <= hld_fifo:data_fifo.o_data
avm_address[23] <= hld_fifo:data_fifo.o_data
avm_address[24] <= hld_fifo:data_fifo.o_data
avm_address[25] <= hld_fifo:data_fifo.o_data
avm_address[26] <= hld_fifo:data_fifo.o_data
avm_address[27] <= hld_fifo:data_fifo.o_data
avm_address[28] <= hld_fifo:data_fifo.o_data
avm_address[29] <= hld_fifo:data_fifo.o_data
avm_address[30] <= hld_fifo:data_fifo.o_data
avm_address[31] <= hld_fifo:data_fifo.o_data
avm_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
avm_writeack => ack_counter.IN1
avm_writeack => ack_counter.IN1
avm_writedata[0] <= hld_fifo:data_fifo.o_data
avm_writedata[1] <= hld_fifo:data_fifo.o_data
avm_writedata[2] <= hld_fifo:data_fifo.o_data
avm_writedata[3] <= hld_fifo:data_fifo.o_data
avm_writedata[4] <= hld_fifo:data_fifo.o_data
avm_writedata[5] <= hld_fifo:data_fifo.o_data
avm_writedata[6] <= hld_fifo:data_fifo.o_data
avm_writedata[7] <= hld_fifo:data_fifo.o_data
avm_writedata[8] <= hld_fifo:data_fifo.o_data
avm_writedata[9] <= hld_fifo:data_fifo.o_data
avm_writedata[10] <= hld_fifo:data_fifo.o_data
avm_writedata[11] <= hld_fifo:data_fifo.o_data
avm_writedata[12] <= hld_fifo:data_fifo.o_data
avm_writedata[13] <= hld_fifo:data_fifo.o_data
avm_writedata[14] <= hld_fifo:data_fifo.o_data
avm_writedata[15] <= hld_fifo:data_fifo.o_data
avm_writedata[16] <= hld_fifo:data_fifo.o_data
avm_writedata[17] <= hld_fifo:data_fifo.o_data
avm_writedata[18] <= hld_fifo:data_fifo.o_data
avm_writedata[19] <= hld_fifo:data_fifo.o_data
avm_writedata[20] <= hld_fifo:data_fifo.o_data
avm_writedata[21] <= hld_fifo:data_fifo.o_data
avm_writedata[22] <= hld_fifo:data_fifo.o_data
avm_writedata[23] <= hld_fifo:data_fifo.o_data
avm_writedata[24] <= hld_fifo:data_fifo.o_data
avm_writedata[25] <= hld_fifo:data_fifo.o_data
avm_writedata[26] <= hld_fifo:data_fifo.o_data
avm_writedata[27] <= hld_fifo:data_fifo.o_data
avm_writedata[28] <= hld_fifo:data_fifo.o_data
avm_writedata[29] <= hld_fifo:data_fifo.o_data
avm_writedata[30] <= hld_fifo:data_fifo.o_data
avm_writedata[31] <= hld_fifo:data_fifo.o_data
avm_byteenable[0] <= <VCC>
avm_byteenable[1] <= <VCC>
avm_byteenable[2] <= <VCC>
avm_byteenable[3] <= <VCC>
avm_waitrequest => stall_to_fifo.IN1
avm_waitrequest => write_accepted.IN1
o_input_fifo_depth[0] <= <GND>
o_input_fifo_depth[1] <= <GND>
o_input_fifo_depth[2] <= <GND>
o_input_fifo_depth[3] <= <GND>
o_input_fifo_depth[4] <= <GND>
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.stall_out
o_almost_full <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_full
o_valid <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
o_data[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_empty
o_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
ecc_err_status[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_E.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => advance_write_addr_E.IN1
stall_in => always5.IN0
stall_in => sel_new_data_E.OUTPUTSELECT
stall_in => advance_read_addr_E.IN1
stall_in => always4.IN1
stall_in => data_out_clock_en_E.IN1
stall_in => read_from_fifo_E.IN1
stall_in => always5.IN1
stall_in => try_read_from_fifo_E.IN2
almost_empty <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_occ_gte_one_E <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_stall_out_E <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component
wren => dpram_g432:auto_generated.wren
data[0] => dpram_g432:auto_generated.data[0]
wraddress[0] => dpram_g432:auto_generated.wraddress[0]
wraddress[1] => dpram_g432:auto_generated.wraddress[1]
wraddress[2] => dpram_g432:auto_generated.wraddress[2]
wraddress[3] => dpram_g432:auto_generated.wraddress[3]
wraddress[4] => dpram_g432:auto_generated.wraddress[4]
inclock => dpram_g432:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_g432:auto_generated.rdaddress[0]
rdaddress[1] => dpram_g432:auto_generated.rdaddress[1]
rdaddress[2] => dpram_g432:auto_generated.rdaddress[2]
rdaddress[3] => dpram_g432:auto_generated.rdaddress[3]
rdaddress[4] => dpram_g432:auto_generated.rdaddress[4]
outclock => dpram_g432:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_g432:auto_generated.q[0]


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated
data[0] => lutrama0.PORTADATAIN
inclock => lutrama0.CLK0
outclock => ~NO_FANOUT~
q[0] <= lutrama0.PORTBDATAOUT
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wren => lutrama0.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always3.IN0
incr_raw => always3.IN0
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
i_data[32] => data_in[32].IN1
i_data[33] => data_in[33].IN1
i_data[34] => data_in[34].IN1
i_data[35] => data_in[35].IN1
i_data[36] => data_in[36].IN1
i_data[37] => data_in[37].IN1
i_data[38] => data_in[38].IN1
i_data[39] => data_in[39].IN1
i_data[40] => data_in[40].IN1
i_data[41] => data_in[41].IN1
i_data[42] => data_in[42].IN1
i_data[43] => data_in[43].IN1
i_data[44] => data_in[44].IN1
i_data[45] => data_in[45].IN1
i_data[46] => data_in[46].IN1
i_data[47] => data_in[47].IN1
i_data[48] => data_in[48].IN1
i_data[49] => data_in[49].IN1
i_data[50] => data_in[50].IN1
i_data[51] => data_in[51].IN1
i_data[52] => data_in[52].IN1
i_data[53] => data_in[53].IN1
i_data[54] => data_in[54].IN1
i_data[55] => data_in[55].IN1
i_data[56] => data_in[56].IN1
i_data[57] => data_in[57].IN1
i_data[58] => data_in[58].IN1
i_data[59] => data_in[59].IN1
i_data[60] => data_in[60].IN1
i_data[61] => data_in[61].IN1
i_data[62] => data_in[62].IN1
i_data[63] => data_in[63].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[32] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[33] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[34] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[35] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[36] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[37] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[38] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[39] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[40] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[41] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[42] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[43] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[44] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[45] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[46] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[47] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[48] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[49] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[50] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[51] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[52] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[53] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[54] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[55] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[56] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[57] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[58] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[59] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[60] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[61] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[62] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[63] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[32] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[33] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[34] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[35] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[36] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[37] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[38] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[39] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[40] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[41] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[42] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[43] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[44] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[45] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[46] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[47] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[48] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[49] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[50] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[51] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[52] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[53] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[54] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[55] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[56] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[57] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[58] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[59] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[60] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[61] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[62] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[63] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_jr32:auto_generated.wren
data[0] => dpram_jr32:auto_generated.data[0]
data[1] => dpram_jr32:auto_generated.data[1]
data[2] => dpram_jr32:auto_generated.data[2]
data[3] => dpram_jr32:auto_generated.data[3]
data[4] => dpram_jr32:auto_generated.data[4]
data[5] => dpram_jr32:auto_generated.data[5]
data[6] => dpram_jr32:auto_generated.data[6]
data[7] => dpram_jr32:auto_generated.data[7]
data[8] => dpram_jr32:auto_generated.data[8]
data[9] => dpram_jr32:auto_generated.data[9]
data[10] => dpram_jr32:auto_generated.data[10]
data[11] => dpram_jr32:auto_generated.data[11]
data[12] => dpram_jr32:auto_generated.data[12]
data[13] => dpram_jr32:auto_generated.data[13]
data[14] => dpram_jr32:auto_generated.data[14]
data[15] => dpram_jr32:auto_generated.data[15]
data[16] => dpram_jr32:auto_generated.data[16]
data[17] => dpram_jr32:auto_generated.data[17]
data[18] => dpram_jr32:auto_generated.data[18]
data[19] => dpram_jr32:auto_generated.data[19]
data[20] => dpram_jr32:auto_generated.data[20]
data[21] => dpram_jr32:auto_generated.data[21]
data[22] => dpram_jr32:auto_generated.data[22]
data[23] => dpram_jr32:auto_generated.data[23]
data[24] => dpram_jr32:auto_generated.data[24]
data[25] => dpram_jr32:auto_generated.data[25]
data[26] => dpram_jr32:auto_generated.data[26]
data[27] => dpram_jr32:auto_generated.data[27]
data[28] => dpram_jr32:auto_generated.data[28]
data[29] => dpram_jr32:auto_generated.data[29]
data[30] => dpram_jr32:auto_generated.data[30]
data[31] => dpram_jr32:auto_generated.data[31]
data[32] => dpram_jr32:auto_generated.data[32]
data[33] => dpram_jr32:auto_generated.data[33]
data[34] => dpram_jr32:auto_generated.data[34]
data[35] => dpram_jr32:auto_generated.data[35]
data[36] => dpram_jr32:auto_generated.data[36]
data[37] => dpram_jr32:auto_generated.data[37]
data[38] => dpram_jr32:auto_generated.data[38]
data[39] => dpram_jr32:auto_generated.data[39]
data[40] => dpram_jr32:auto_generated.data[40]
data[41] => dpram_jr32:auto_generated.data[41]
data[42] => dpram_jr32:auto_generated.data[42]
data[43] => dpram_jr32:auto_generated.data[43]
data[44] => dpram_jr32:auto_generated.data[44]
data[45] => dpram_jr32:auto_generated.data[45]
data[46] => dpram_jr32:auto_generated.data[46]
data[47] => dpram_jr32:auto_generated.data[47]
data[48] => dpram_jr32:auto_generated.data[48]
data[49] => dpram_jr32:auto_generated.data[49]
data[50] => dpram_jr32:auto_generated.data[50]
data[51] => dpram_jr32:auto_generated.data[51]
data[52] => dpram_jr32:auto_generated.data[52]
data[53] => dpram_jr32:auto_generated.data[53]
data[54] => dpram_jr32:auto_generated.data[54]
data[55] => dpram_jr32:auto_generated.data[55]
data[56] => dpram_jr32:auto_generated.data[56]
data[57] => dpram_jr32:auto_generated.data[57]
data[58] => dpram_jr32:auto_generated.data[58]
data[59] => dpram_jr32:auto_generated.data[59]
data[60] => dpram_jr32:auto_generated.data[60]
data[61] => dpram_jr32:auto_generated.data[61]
data[62] => dpram_jr32:auto_generated.data[62]
data[63] => dpram_jr32:auto_generated.data[63]
wraddress[0] => dpram_jr32:auto_generated.wraddress[0]
wraddress[1] => dpram_jr32:auto_generated.wraddress[1]
wraddress[2] => dpram_jr32:auto_generated.wraddress[2]
wraddress[3] => dpram_jr32:auto_generated.wraddress[3]
wraddress[4] => dpram_jr32:auto_generated.wraddress[4]
inclock => dpram_jr32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_jr32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_jr32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_jr32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_jr32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_jr32:auto_generated.rdaddress[4]
outclock => dpram_jr32:auto_generated.outclock
outclocken => dpram_jr32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_jr32:auto_generated.q[0]
q[1] <= dpram_jr32:auto_generated.q[1]
q[2] <= dpram_jr32:auto_generated.q[2]
q[3] <= dpram_jr32:auto_generated.q[3]
q[4] <= dpram_jr32:auto_generated.q[4]
q[5] <= dpram_jr32:auto_generated.q[5]
q[6] <= dpram_jr32:auto_generated.q[6]
q[7] <= dpram_jr32:auto_generated.q[7]
q[8] <= dpram_jr32:auto_generated.q[8]
q[9] <= dpram_jr32:auto_generated.q[9]
q[10] <= dpram_jr32:auto_generated.q[10]
q[11] <= dpram_jr32:auto_generated.q[11]
q[12] <= dpram_jr32:auto_generated.q[12]
q[13] <= dpram_jr32:auto_generated.q[13]
q[14] <= dpram_jr32:auto_generated.q[14]
q[15] <= dpram_jr32:auto_generated.q[15]
q[16] <= dpram_jr32:auto_generated.q[16]
q[17] <= dpram_jr32:auto_generated.q[17]
q[18] <= dpram_jr32:auto_generated.q[18]
q[19] <= dpram_jr32:auto_generated.q[19]
q[20] <= dpram_jr32:auto_generated.q[20]
q[21] <= dpram_jr32:auto_generated.q[21]
q[22] <= dpram_jr32:auto_generated.q[22]
q[23] <= dpram_jr32:auto_generated.q[23]
q[24] <= dpram_jr32:auto_generated.q[24]
q[25] <= dpram_jr32:auto_generated.q[25]
q[26] <= dpram_jr32:auto_generated.q[26]
q[27] <= dpram_jr32:auto_generated.q[27]
q[28] <= dpram_jr32:auto_generated.q[28]
q[29] <= dpram_jr32:auto_generated.q[29]
q[30] <= dpram_jr32:auto_generated.q[30]
q[31] <= dpram_jr32:auto_generated.q[31]
q[32] <= dpram_jr32:auto_generated.q[32]
q[33] <= dpram_jr32:auto_generated.q[33]
q[34] <= dpram_jr32:auto_generated.q[34]
q[35] <= dpram_jr32:auto_generated.q[35]
q[36] <= dpram_jr32:auto_generated.q[36]
q[37] <= dpram_jr32:auto_generated.q[37]
q[38] <= dpram_jr32:auto_generated.q[38]
q[39] <= dpram_jr32:auto_generated.q[39]
q[40] <= dpram_jr32:auto_generated.q[40]
q[41] <= dpram_jr32:auto_generated.q[41]
q[42] <= dpram_jr32:auto_generated.q[42]
q[43] <= dpram_jr32:auto_generated.q[43]
q[44] <= dpram_jr32:auto_generated.q[44]
q[45] <= dpram_jr32:auto_generated.q[45]
q[46] <= dpram_jr32:auto_generated.q[46]
q[47] <= dpram_jr32:auto_generated.q[47]
q[48] <= dpram_jr32:auto_generated.q[48]
q[49] <= dpram_jr32:auto_generated.q[49]
q[50] <= dpram_jr32:auto_generated.q[50]
q[51] <= dpram_jr32:auto_generated.q[51]
q[52] <= dpram_jr32:auto_generated.q[52]
q[53] <= dpram_jr32:auto_generated.q[53]
q[54] <= dpram_jr32:auto_generated.q[54]
q[55] <= dpram_jr32:auto_generated.q[55]
q[56] <= dpram_jr32:auto_generated.q[56]
q[57] <= dpram_jr32:auto_generated.q[57]
q[58] <= dpram_jr32:auto_generated.q[58]
q[59] <= dpram_jr32:auto_generated.q[59]
q[60] <= dpram_jr32:auto_generated.q[60]
q[61] <= dpram_jr32:auto_generated.q[61]
q[62] <= dpram_jr32:auto_generated.q[62]
q[63] <= dpram_jr32:auto_generated.q[63]


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
data[32] => lutrama32.PORTADATAIN
data[33] => lutrama33.PORTADATAIN
data[34] => lutrama34.PORTADATAIN
data[35] => lutrama35.PORTADATAIN
data[36] => lutrama36.PORTADATAIN
data[37] => lutrama37.PORTADATAIN
data[38] => lutrama38.PORTADATAIN
data[39] => lutrama39.PORTADATAIN
data[40] => lutrama40.PORTADATAIN
data[41] => lutrama41.PORTADATAIN
data[42] => lutrama42.PORTADATAIN
data[43] => lutrama43.PORTADATAIN
data[44] => lutrama44.PORTADATAIN
data[45] => lutrama45.PORTADATAIN
data[46] => lutrama46.PORTADATAIN
data[47] => lutrama47.PORTADATAIN
data[48] => lutrama48.PORTADATAIN
data[49] => lutrama49.PORTADATAIN
data[50] => lutrama50.PORTADATAIN
data[51] => lutrama51.PORTADATAIN
data[52] => lutrama52.PORTADATAIN
data[53] => lutrama53.PORTADATAIN
data[54] => lutrama54.PORTADATAIN
data[55] => lutrama55.PORTADATAIN
data[56] => lutrama56.PORTADATAIN
data[57] => lutrama57.PORTADATAIN
data[58] => lutrama58.PORTADATAIN
data[59] => lutrama59.PORTADATAIN
data[60] => lutrama60.PORTADATAIN
data[61] => lutrama61.PORTADATAIN
data[62] => lutrama62.PORTADATAIN
data[63] => lutrama63.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
inclock => lutrama32.CLK0
inclock => lutrama33.CLK0
inclock => lutrama34.CLK0
inclock => lutrama35.CLK0
inclock => lutrama36.CLK0
inclock => lutrama37.CLK0
inclock => lutrama38.CLK0
inclock => lutrama39.CLK0
inclock => lutrama40.CLK0
inclock => lutrama41.CLK0
inclock => lutrama42.CLK0
inclock => lutrama43.CLK0
inclock => lutrama44.CLK0
inclock => lutrama45.CLK0
inclock => lutrama46.CLK0
inclock => lutrama47.CLK0
inclock => lutrama48.CLK0
inclock => lutrama49.CLK0
inclock => lutrama50.CLK0
inclock => lutrama51.CLK0
inclock => lutrama52.CLK0
inclock => lutrama53.CLK0
inclock => lutrama54.CLK0
inclock => lutrama55.CLK0
inclock => lutrama56.CLK0
inclock => lutrama57.CLK0
inclock => lutrama58.CLK0
inclock => lutrama59.CLK0
inclock => lutrama60.CLK0
inclock => lutrama61.CLK0
inclock => lutrama62.CLK0
inclock => lutrama63.CLK0
outclock => dataout_reg[63].CLK
outclock => dataout_reg[62].CLK
outclock => dataout_reg[61].CLK
outclock => dataout_reg[60].CLK
outclock => dataout_reg[59].CLK
outclock => dataout_reg[58].CLK
outclock => dataout_reg[57].CLK
outclock => dataout_reg[56].CLK
outclock => dataout_reg[55].CLK
outclock => dataout_reg[54].CLK
outclock => dataout_reg[53].CLK
outclock => dataout_reg[52].CLK
outclock => dataout_reg[51].CLK
outclock => dataout_reg[50].CLK
outclock => dataout_reg[49].CLK
outclock => dataout_reg[48].CLK
outclock => dataout_reg[47].CLK
outclock => dataout_reg[46].CLK
outclock => dataout_reg[45].CLK
outclock => dataout_reg[44].CLK
outclock => dataout_reg[43].CLK
outclock => dataout_reg[42].CLK
outclock => dataout_reg[41].CLK
outclock => dataout_reg[40].CLK
outclock => dataout_reg[39].CLK
outclock => dataout_reg[38].CLK
outclock => dataout_reg[37].CLK
outclock => dataout_reg[36].CLK
outclock => dataout_reg[35].CLK
outclock => dataout_reg[34].CLK
outclock => dataout_reg[33].CLK
outclock => dataout_reg[32].CLK
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[63].ENA
outclocken => dataout_reg[62].ENA
outclocken => dataout_reg[61].ENA
outclocken => dataout_reg[60].ENA
outclocken => dataout_reg[59].ENA
outclocken => dataout_reg[58].ENA
outclocken => dataout_reg[57].ENA
outclocken => dataout_reg[56].ENA
outclocken => dataout_reg[55].ENA
outclocken => dataout_reg[54].ENA
outclocken => dataout_reg[53].ENA
outclocken => dataout_reg[52].ENA
outclocken => dataout_reg[51].ENA
outclocken => dataout_reg[50].ENA
outclocken => dataout_reg[49].ENA
outclocken => dataout_reg[48].ENA
outclocken => dataout_reg[47].ENA
outclocken => dataout_reg[46].ENA
outclocken => dataout_reg[45].ENA
outclocken => dataout_reg[44].ENA
outclocken => dataout_reg[43].ENA
outclocken => dataout_reg[42].ENA
outclocken => dataout_reg[41].ENA
outclocken => dataout_reg[40].ENA
outclocken => dataout_reg[39].ENA
outclocken => dataout_reg[38].ENA
outclocken => dataout_reg[37].ENA
outclocken => dataout_reg[36].ENA
outclocken => dataout_reg[35].ENA
outclocken => dataout_reg[34].ENA
outclocken => dataout_reg[33].ENA
outclocken => dataout_reg[32].ENA
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= dataout_reg[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= dataout_reg[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= dataout_reg[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= dataout_reg[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= dataout_reg[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= dataout_reg[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= dataout_reg[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= dataout_reg[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= dataout_reg[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= dataout_reg[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= dataout_reg[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= dataout_reg[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= dataout_reg[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= dataout_reg[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= dataout_reg[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= dataout_reg[47].DB_MAX_OUTPUT_PORT_TYPE
q[48] <= dataout_reg[48].DB_MAX_OUTPUT_PORT_TYPE
q[49] <= dataout_reg[49].DB_MAX_OUTPUT_PORT_TYPE
q[50] <= dataout_reg[50].DB_MAX_OUTPUT_PORT_TYPE
q[51] <= dataout_reg[51].DB_MAX_OUTPUT_PORT_TYPE
q[52] <= dataout_reg[52].DB_MAX_OUTPUT_PORT_TYPE
q[53] <= dataout_reg[53].DB_MAX_OUTPUT_PORT_TYPE
q[54] <= dataout_reg[54].DB_MAX_OUTPUT_PORT_TYPE
q[55] <= dataout_reg[55].DB_MAX_OUTPUT_PORT_TYPE
q[56] <= dataout_reg[56].DB_MAX_OUTPUT_PORT_TYPE
q[57] <= dataout_reg[57].DB_MAX_OUTPUT_PORT_TYPE
q[58] <= dataout_reg[58].DB_MAX_OUTPUT_PORT_TYPE
q[59] <= dataout_reg[59].DB_MAX_OUTPUT_PORT_TYPE
q[60] <= dataout_reg[60].DB_MAX_OUTPUT_PORT_TYPE
q[61] <= dataout_reg[61].DB_MAX_OUTPUT_PORT_TYPE
q[62] <= dataout_reg[62].DB_MAX_OUTPUT_PORT_TYPE
q[63] <= dataout_reg[63].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[0] => lutrama32.PORTBADDR
rdaddress[0] => lutrama33.PORTBADDR
rdaddress[0] => lutrama34.PORTBADDR
rdaddress[0] => lutrama35.PORTBADDR
rdaddress[0] => lutrama36.PORTBADDR
rdaddress[0] => lutrama37.PORTBADDR
rdaddress[0] => lutrama38.PORTBADDR
rdaddress[0] => lutrama39.PORTBADDR
rdaddress[0] => lutrama40.PORTBADDR
rdaddress[0] => lutrama41.PORTBADDR
rdaddress[0] => lutrama42.PORTBADDR
rdaddress[0] => lutrama43.PORTBADDR
rdaddress[0] => lutrama44.PORTBADDR
rdaddress[0] => lutrama45.PORTBADDR
rdaddress[0] => lutrama46.PORTBADDR
rdaddress[0] => lutrama47.PORTBADDR
rdaddress[0] => lutrama48.PORTBADDR
rdaddress[0] => lutrama49.PORTBADDR
rdaddress[0] => lutrama50.PORTBADDR
rdaddress[0] => lutrama51.PORTBADDR
rdaddress[0] => lutrama52.PORTBADDR
rdaddress[0] => lutrama53.PORTBADDR
rdaddress[0] => lutrama54.PORTBADDR
rdaddress[0] => lutrama55.PORTBADDR
rdaddress[0] => lutrama56.PORTBADDR
rdaddress[0] => lutrama57.PORTBADDR
rdaddress[0] => lutrama58.PORTBADDR
rdaddress[0] => lutrama59.PORTBADDR
rdaddress[0] => lutrama60.PORTBADDR
rdaddress[0] => lutrama61.PORTBADDR
rdaddress[0] => lutrama62.PORTBADDR
rdaddress[0] => lutrama63.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[1] => lutrama32.PORTBADDR1
rdaddress[1] => lutrama33.PORTBADDR1
rdaddress[1] => lutrama34.PORTBADDR1
rdaddress[1] => lutrama35.PORTBADDR1
rdaddress[1] => lutrama36.PORTBADDR1
rdaddress[1] => lutrama37.PORTBADDR1
rdaddress[1] => lutrama38.PORTBADDR1
rdaddress[1] => lutrama39.PORTBADDR1
rdaddress[1] => lutrama40.PORTBADDR1
rdaddress[1] => lutrama41.PORTBADDR1
rdaddress[1] => lutrama42.PORTBADDR1
rdaddress[1] => lutrama43.PORTBADDR1
rdaddress[1] => lutrama44.PORTBADDR1
rdaddress[1] => lutrama45.PORTBADDR1
rdaddress[1] => lutrama46.PORTBADDR1
rdaddress[1] => lutrama47.PORTBADDR1
rdaddress[1] => lutrama48.PORTBADDR1
rdaddress[1] => lutrama49.PORTBADDR1
rdaddress[1] => lutrama50.PORTBADDR1
rdaddress[1] => lutrama51.PORTBADDR1
rdaddress[1] => lutrama52.PORTBADDR1
rdaddress[1] => lutrama53.PORTBADDR1
rdaddress[1] => lutrama54.PORTBADDR1
rdaddress[1] => lutrama55.PORTBADDR1
rdaddress[1] => lutrama56.PORTBADDR1
rdaddress[1] => lutrama57.PORTBADDR1
rdaddress[1] => lutrama58.PORTBADDR1
rdaddress[1] => lutrama59.PORTBADDR1
rdaddress[1] => lutrama60.PORTBADDR1
rdaddress[1] => lutrama61.PORTBADDR1
rdaddress[1] => lutrama62.PORTBADDR1
rdaddress[1] => lutrama63.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[2] => lutrama32.PORTBADDR2
rdaddress[2] => lutrama33.PORTBADDR2
rdaddress[2] => lutrama34.PORTBADDR2
rdaddress[2] => lutrama35.PORTBADDR2
rdaddress[2] => lutrama36.PORTBADDR2
rdaddress[2] => lutrama37.PORTBADDR2
rdaddress[2] => lutrama38.PORTBADDR2
rdaddress[2] => lutrama39.PORTBADDR2
rdaddress[2] => lutrama40.PORTBADDR2
rdaddress[2] => lutrama41.PORTBADDR2
rdaddress[2] => lutrama42.PORTBADDR2
rdaddress[2] => lutrama43.PORTBADDR2
rdaddress[2] => lutrama44.PORTBADDR2
rdaddress[2] => lutrama45.PORTBADDR2
rdaddress[2] => lutrama46.PORTBADDR2
rdaddress[2] => lutrama47.PORTBADDR2
rdaddress[2] => lutrama48.PORTBADDR2
rdaddress[2] => lutrama49.PORTBADDR2
rdaddress[2] => lutrama50.PORTBADDR2
rdaddress[2] => lutrama51.PORTBADDR2
rdaddress[2] => lutrama52.PORTBADDR2
rdaddress[2] => lutrama53.PORTBADDR2
rdaddress[2] => lutrama54.PORTBADDR2
rdaddress[2] => lutrama55.PORTBADDR2
rdaddress[2] => lutrama56.PORTBADDR2
rdaddress[2] => lutrama57.PORTBADDR2
rdaddress[2] => lutrama58.PORTBADDR2
rdaddress[2] => lutrama59.PORTBADDR2
rdaddress[2] => lutrama60.PORTBADDR2
rdaddress[2] => lutrama61.PORTBADDR2
rdaddress[2] => lutrama62.PORTBADDR2
rdaddress[2] => lutrama63.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[3] => lutrama32.PORTBADDR3
rdaddress[3] => lutrama33.PORTBADDR3
rdaddress[3] => lutrama34.PORTBADDR3
rdaddress[3] => lutrama35.PORTBADDR3
rdaddress[3] => lutrama36.PORTBADDR3
rdaddress[3] => lutrama37.PORTBADDR3
rdaddress[3] => lutrama38.PORTBADDR3
rdaddress[3] => lutrama39.PORTBADDR3
rdaddress[3] => lutrama40.PORTBADDR3
rdaddress[3] => lutrama41.PORTBADDR3
rdaddress[3] => lutrama42.PORTBADDR3
rdaddress[3] => lutrama43.PORTBADDR3
rdaddress[3] => lutrama44.PORTBADDR3
rdaddress[3] => lutrama45.PORTBADDR3
rdaddress[3] => lutrama46.PORTBADDR3
rdaddress[3] => lutrama47.PORTBADDR3
rdaddress[3] => lutrama48.PORTBADDR3
rdaddress[3] => lutrama49.PORTBADDR3
rdaddress[3] => lutrama50.PORTBADDR3
rdaddress[3] => lutrama51.PORTBADDR3
rdaddress[3] => lutrama52.PORTBADDR3
rdaddress[3] => lutrama53.PORTBADDR3
rdaddress[3] => lutrama54.PORTBADDR3
rdaddress[3] => lutrama55.PORTBADDR3
rdaddress[3] => lutrama56.PORTBADDR3
rdaddress[3] => lutrama57.PORTBADDR3
rdaddress[3] => lutrama58.PORTBADDR3
rdaddress[3] => lutrama59.PORTBADDR3
rdaddress[3] => lutrama60.PORTBADDR3
rdaddress[3] => lutrama61.PORTBADDR3
rdaddress[3] => lutrama62.PORTBADDR3
rdaddress[3] => lutrama63.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
rdaddress[4] => lutrama32.PORTBADDR4
rdaddress[4] => lutrama33.PORTBADDR4
rdaddress[4] => lutrama34.PORTBADDR4
rdaddress[4] => lutrama35.PORTBADDR4
rdaddress[4] => lutrama36.PORTBADDR4
rdaddress[4] => lutrama37.PORTBADDR4
rdaddress[4] => lutrama38.PORTBADDR4
rdaddress[4] => lutrama39.PORTBADDR4
rdaddress[4] => lutrama40.PORTBADDR4
rdaddress[4] => lutrama41.PORTBADDR4
rdaddress[4] => lutrama42.PORTBADDR4
rdaddress[4] => lutrama43.PORTBADDR4
rdaddress[4] => lutrama44.PORTBADDR4
rdaddress[4] => lutrama45.PORTBADDR4
rdaddress[4] => lutrama46.PORTBADDR4
rdaddress[4] => lutrama47.PORTBADDR4
rdaddress[4] => lutrama48.PORTBADDR4
rdaddress[4] => lutrama49.PORTBADDR4
rdaddress[4] => lutrama50.PORTBADDR4
rdaddress[4] => lutrama51.PORTBADDR4
rdaddress[4] => lutrama52.PORTBADDR4
rdaddress[4] => lutrama53.PORTBADDR4
rdaddress[4] => lutrama54.PORTBADDR4
rdaddress[4] => lutrama55.PORTBADDR4
rdaddress[4] => lutrama56.PORTBADDR4
rdaddress[4] => lutrama57.PORTBADDR4
rdaddress[4] => lutrama58.PORTBADDR4
rdaddress[4] => lutrama59.PORTBADDR4
rdaddress[4] => lutrama60.PORTBADDR4
rdaddress[4] => lutrama61.PORTBADDR4
rdaddress[4] => lutrama62.PORTBADDR4
rdaddress[4] => lutrama63.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[0] => lutrama32.PORTAADDR
wraddress[0] => lutrama33.PORTAADDR
wraddress[0] => lutrama34.PORTAADDR
wraddress[0] => lutrama35.PORTAADDR
wraddress[0] => lutrama36.PORTAADDR
wraddress[0] => lutrama37.PORTAADDR
wraddress[0] => lutrama38.PORTAADDR
wraddress[0] => lutrama39.PORTAADDR
wraddress[0] => lutrama40.PORTAADDR
wraddress[0] => lutrama41.PORTAADDR
wraddress[0] => lutrama42.PORTAADDR
wraddress[0] => lutrama43.PORTAADDR
wraddress[0] => lutrama44.PORTAADDR
wraddress[0] => lutrama45.PORTAADDR
wraddress[0] => lutrama46.PORTAADDR
wraddress[0] => lutrama47.PORTAADDR
wraddress[0] => lutrama48.PORTAADDR
wraddress[0] => lutrama49.PORTAADDR
wraddress[0] => lutrama50.PORTAADDR
wraddress[0] => lutrama51.PORTAADDR
wraddress[0] => lutrama52.PORTAADDR
wraddress[0] => lutrama53.PORTAADDR
wraddress[0] => lutrama54.PORTAADDR
wraddress[0] => lutrama55.PORTAADDR
wraddress[0] => lutrama56.PORTAADDR
wraddress[0] => lutrama57.PORTAADDR
wraddress[0] => lutrama58.PORTAADDR
wraddress[0] => lutrama59.PORTAADDR
wraddress[0] => lutrama60.PORTAADDR
wraddress[0] => lutrama61.PORTAADDR
wraddress[0] => lutrama62.PORTAADDR
wraddress[0] => lutrama63.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[1] => lutrama32.PORTAADDR1
wraddress[1] => lutrama33.PORTAADDR1
wraddress[1] => lutrama34.PORTAADDR1
wraddress[1] => lutrama35.PORTAADDR1
wraddress[1] => lutrama36.PORTAADDR1
wraddress[1] => lutrama37.PORTAADDR1
wraddress[1] => lutrama38.PORTAADDR1
wraddress[1] => lutrama39.PORTAADDR1
wraddress[1] => lutrama40.PORTAADDR1
wraddress[1] => lutrama41.PORTAADDR1
wraddress[1] => lutrama42.PORTAADDR1
wraddress[1] => lutrama43.PORTAADDR1
wraddress[1] => lutrama44.PORTAADDR1
wraddress[1] => lutrama45.PORTAADDR1
wraddress[1] => lutrama46.PORTAADDR1
wraddress[1] => lutrama47.PORTAADDR1
wraddress[1] => lutrama48.PORTAADDR1
wraddress[1] => lutrama49.PORTAADDR1
wraddress[1] => lutrama50.PORTAADDR1
wraddress[1] => lutrama51.PORTAADDR1
wraddress[1] => lutrama52.PORTAADDR1
wraddress[1] => lutrama53.PORTAADDR1
wraddress[1] => lutrama54.PORTAADDR1
wraddress[1] => lutrama55.PORTAADDR1
wraddress[1] => lutrama56.PORTAADDR1
wraddress[1] => lutrama57.PORTAADDR1
wraddress[1] => lutrama58.PORTAADDR1
wraddress[1] => lutrama59.PORTAADDR1
wraddress[1] => lutrama60.PORTAADDR1
wraddress[1] => lutrama61.PORTAADDR1
wraddress[1] => lutrama62.PORTAADDR1
wraddress[1] => lutrama63.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[2] => lutrama32.PORTAADDR2
wraddress[2] => lutrama33.PORTAADDR2
wraddress[2] => lutrama34.PORTAADDR2
wraddress[2] => lutrama35.PORTAADDR2
wraddress[2] => lutrama36.PORTAADDR2
wraddress[2] => lutrama37.PORTAADDR2
wraddress[2] => lutrama38.PORTAADDR2
wraddress[2] => lutrama39.PORTAADDR2
wraddress[2] => lutrama40.PORTAADDR2
wraddress[2] => lutrama41.PORTAADDR2
wraddress[2] => lutrama42.PORTAADDR2
wraddress[2] => lutrama43.PORTAADDR2
wraddress[2] => lutrama44.PORTAADDR2
wraddress[2] => lutrama45.PORTAADDR2
wraddress[2] => lutrama46.PORTAADDR2
wraddress[2] => lutrama47.PORTAADDR2
wraddress[2] => lutrama48.PORTAADDR2
wraddress[2] => lutrama49.PORTAADDR2
wraddress[2] => lutrama50.PORTAADDR2
wraddress[2] => lutrama51.PORTAADDR2
wraddress[2] => lutrama52.PORTAADDR2
wraddress[2] => lutrama53.PORTAADDR2
wraddress[2] => lutrama54.PORTAADDR2
wraddress[2] => lutrama55.PORTAADDR2
wraddress[2] => lutrama56.PORTAADDR2
wraddress[2] => lutrama57.PORTAADDR2
wraddress[2] => lutrama58.PORTAADDR2
wraddress[2] => lutrama59.PORTAADDR2
wraddress[2] => lutrama60.PORTAADDR2
wraddress[2] => lutrama61.PORTAADDR2
wraddress[2] => lutrama62.PORTAADDR2
wraddress[2] => lutrama63.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[3] => lutrama32.PORTAADDR3
wraddress[3] => lutrama33.PORTAADDR3
wraddress[3] => lutrama34.PORTAADDR3
wraddress[3] => lutrama35.PORTAADDR3
wraddress[3] => lutrama36.PORTAADDR3
wraddress[3] => lutrama37.PORTAADDR3
wraddress[3] => lutrama38.PORTAADDR3
wraddress[3] => lutrama39.PORTAADDR3
wraddress[3] => lutrama40.PORTAADDR3
wraddress[3] => lutrama41.PORTAADDR3
wraddress[3] => lutrama42.PORTAADDR3
wraddress[3] => lutrama43.PORTAADDR3
wraddress[3] => lutrama44.PORTAADDR3
wraddress[3] => lutrama45.PORTAADDR3
wraddress[3] => lutrama46.PORTAADDR3
wraddress[3] => lutrama47.PORTAADDR3
wraddress[3] => lutrama48.PORTAADDR3
wraddress[3] => lutrama49.PORTAADDR3
wraddress[3] => lutrama50.PORTAADDR3
wraddress[3] => lutrama51.PORTAADDR3
wraddress[3] => lutrama52.PORTAADDR3
wraddress[3] => lutrama53.PORTAADDR3
wraddress[3] => lutrama54.PORTAADDR3
wraddress[3] => lutrama55.PORTAADDR3
wraddress[3] => lutrama56.PORTAADDR3
wraddress[3] => lutrama57.PORTAADDR3
wraddress[3] => lutrama58.PORTAADDR3
wraddress[3] => lutrama59.PORTAADDR3
wraddress[3] => lutrama60.PORTAADDR3
wraddress[3] => lutrama61.PORTAADDR3
wraddress[3] => lutrama62.PORTAADDR3
wraddress[3] => lutrama63.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wraddress[4] => lutrama32.PORTAADDR4
wraddress[4] => lutrama33.PORTAADDR4
wraddress[4] => lutrama34.PORTAADDR4
wraddress[4] => lutrama35.PORTAADDR4
wraddress[4] => lutrama36.PORTAADDR4
wraddress[4] => lutrama37.PORTAADDR4
wraddress[4] => lutrama38.PORTAADDR4
wraddress[4] => lutrama39.PORTAADDR4
wraddress[4] => lutrama40.PORTAADDR4
wraddress[4] => lutrama41.PORTAADDR4
wraddress[4] => lutrama42.PORTAADDR4
wraddress[4] => lutrama43.PORTAADDR4
wraddress[4] => lutrama44.PORTAADDR4
wraddress[4] => lutrama45.PORTAADDR4
wraddress[4] => lutrama46.PORTAADDR4
wraddress[4] => lutrama47.PORTAADDR4
wraddress[4] => lutrama48.PORTAADDR4
wraddress[4] => lutrama49.PORTAADDR4
wraddress[4] => lutrama50.PORTAADDR4
wraddress[4] => lutrama51.PORTAADDR4
wraddress[4] => lutrama52.PORTAADDR4
wraddress[4] => lutrama53.PORTAADDR4
wraddress[4] => lutrama54.PORTAADDR4
wraddress[4] => lutrama55.PORTAADDR4
wraddress[4] => lutrama56.PORTAADDR4
wraddress[4] => lutrama57.PORTAADDR4
wraddress[4] => lutrama58.PORTAADDR4
wraddress[4] => lutrama59.PORTAADDR4
wraddress[4] => lutrama60.PORTAADDR4
wraddress[4] => lutrama61.PORTAADDR4
wraddress[4] => lutrama62.PORTAADDR4
wraddress[4] => lutrama63.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0
wren => lutrama32.ENA0
wren => lutrama33.ENA0
wren => lutrama34.ENA0
wren => lutrama35.ENA0
wren => lutrama36.ENA0
wren => lutrama37.ENA0
wren => lutrama38.ENA0
wren => lutrama39.ENA0
wren => lutrama40.ENA0
wren => lutrama41.ENA0
wren => lutrama42.ENA0
wren => lutrama43.ENA0
wren => lutrama44.ENA0
wren => lutrama45.ENA0
wren => lutrama46.ENA0
wren => lutrama47.ENA0
wren => lutrama48.ENA0
wren => lutrama49.ENA0
wren => lutrama50.ENA0
wren => lutrama51.ENA0
wren => lutrama52.ENA0
wren => lutrama53.ENA0
wren => lutrama54.ENA0
wren => lutrama55.ENA0
wren => lutrama56.ENA0
wren => lutrama57.ENA0
wren => lutrama58.ENA0
wren => lutrama59.ENA0
wren => lutrama60.ENA0
wren => lutrama61.ENA0
wren => lutrama62.ENA0
wren => lutrama63.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31
out_data_out[0] <= histogram_i_llvm_fpga_push_i1_memdep_phi_push8_31_reg:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_push_i1_memdep_phi_push8_31_reg:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg.out_valid_out
in_feedback_stall_in_8[0] => i_llvm_fpga_push_i1_memdep_phi_push8_histogram1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_8[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1.feedback_out
out_feedback_valid_out_8[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi_push8_histogram1_data_in_bitsignaltemp.IN1
in_keep_going[0] => i_llvm_fpga_push_i1_memdep_phi_push8_histogram1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi_push8_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_31_reg:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg
out_data_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7
out_data_out[0] <= histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg:thei_llvm_fpga_push_i4_initerations_push9_histogram7_reg.out_data_out
out_data_out[1] <= histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg:thei_llvm_fpga_push_i4_initerations_push9_histogram7_reg.out_data_out
out_data_out[2] <= histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg:thei_llvm_fpga_push_i4_initerations_push9_histogram7_reg.out_data_out
out_data_out[3] <= histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg:thei_llvm_fpga_push_i4_initerations_push9_histogram7_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg:thei_llvm_fpga_push_i4_initerations_push9_histogram7_reg.out_valid_out
in_feedback_stall_in_9[0] => i_llvm_fpga_push_i4_initerations_push9_histogram1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_9[0] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1.feedback_out
out_feedback_out_9[1] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1.feedback_out
out_feedback_out_9[2] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1.feedback_out
out_feedback_out_9[3] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1.feedback_out
out_feedback_out_9[4] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1.feedback_out
out_feedback_out_9[5] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1.feedback_out
out_feedback_out_9[6] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1.feedback_out
out_feedback_out_9[7] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1.feedback_out
out_feedback_valid_out_9[0] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_keep_going[0] => i_llvm_fpga_push_i4_initerations_push9_histogram1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i4_initerations_push9_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
data_out[1] <= acl_staging_reg:staging_reg.o_data
data_out[2] <= acl_staging_reg:staging_reg.o_data
data_out[3] <= acl_staging_reg:staging_reg.o_data
data_out[4] <= acl_staging_reg:staging_reg.o_data
data_out[5] <= acl_staging_reg:staging_reg.o_data
data_out[6] <= acl_staging_reg:staging_reg.o_data
data_out[7] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
data_out[1] <= acl_ll_fifo:fifo.data_out
data_out[2] <= acl_ll_fifo:fifo.data_out
data_out[3] <= acl_ll_fifo:fifo.data_out
data_out[4] <= acl_ll_fifo:fifo.data_out
data_out[5] <= acl_ll_fifo:fifo.data_out
data_out[6] <= acl_ll_fifo:fifo.data_out
data_out[7] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAA
data_in[1] => data.DATAB
data_in[1] => data.DATAA
data_in[2] => data.DATAB
data_in[2] => data.DATAA
data_in[3] => data.DATAB
data_in[3] => data.DATAA
data_in[4] => data.DATAB
data_in[4] => data.DATAA
data_in[5] => data.DATAB
data_in[5] => data.DATAA
data_in[6] => data.DATAB
data_in[6] => data.DATAA
data_in[7] => data.DATAB
data_in[7] => data.DATAA
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg:thei_llvm_fpga_push_i4_initerations_push9_histogram7_reg
out_data_out[0] <= i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[3].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_push_i4_initerations_push9_histogram7_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5
out_data_out[0] <= histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg.out_data_out
out_data_out[1] <= histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg.out_data_out
out_data_out[2] <= histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg.out_data_out
out_data_out[3] <= histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg.out_valid_out
in_feedback_in_9[0] => in_feedback_in_9[0].IN1
in_feedback_in_9[1] => in_feedback_in_9[1].IN1
in_feedback_in_9[2] => in_feedback_in_9[2].IN1
in_feedback_in_9[3] => in_feedback_in_9[3].IN1
in_feedback_in_9[4] => in_feedback_in_9[4].IN1
in_feedback_in_9[5] => in_feedback_in_9[5].IN1
in_feedback_in_9[6] => in_feedback_in_9[6].IN1
in_feedback_in_9[7] => in_feedback_in_9[7].IN1
in_feedback_valid_in_9[0] => i_llvm_fpga_pop_i4_initerations_pop9_histogram1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_9[0] <= acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_histogram1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_histogram1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_dir[0] => i_llvm_fpga_pop_i4_initerations_pop9_histogram1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i4_initerations_pop9_histogram1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i4_initerations_pop9_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5|acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_histogram1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5|acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5|histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg
out_data_out[0] <= i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[3].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10
out_dest_data_out_4_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_dest_data_out_4_0[32] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.valid_out
in_intel_reserved_ffwd_4_0[0] => element_extension2_q[0].IN1
in_intel_reserved_ffwd_4_0[1] => element_extension2_q[1].IN1
in_intel_reserved_ffwd_4_0[2] => element_extension2_q[2].IN1
in_intel_reserved_ffwd_4_0[3] => element_extension2_q[3].IN1
in_intel_reserved_ffwd_4_0[4] => element_extension2_q[4].IN1
in_intel_reserved_ffwd_4_0[5] => element_extension2_q[5].IN1
in_intel_reserved_ffwd_4_0[6] => element_extension2_q[6].IN1
in_intel_reserved_ffwd_4_0[7] => element_extension2_q[7].IN1
in_intel_reserved_ffwd_4_0[8] => element_extension2_q[8].IN1
in_intel_reserved_ffwd_4_0[9] => element_extension2_q[9].IN1
in_intel_reserved_ffwd_4_0[10] => element_extension2_q[10].IN1
in_intel_reserved_ffwd_4_0[11] => element_extension2_q[11].IN1
in_intel_reserved_ffwd_4_0[12] => element_extension2_q[12].IN1
in_intel_reserved_ffwd_4_0[13] => element_extension2_q[13].IN1
in_intel_reserved_ffwd_4_0[14] => element_extension2_q[14].IN1
in_intel_reserved_ffwd_4_0[15] => element_extension2_q[15].IN1
in_intel_reserved_ffwd_4_0[16] => element_extension2_q[16].IN1
in_intel_reserved_ffwd_4_0[17] => element_extension2_q[17].IN1
in_intel_reserved_ffwd_4_0[18] => element_extension2_q[18].IN1
in_intel_reserved_ffwd_4_0[19] => element_extension2_q[19].IN1
in_intel_reserved_ffwd_4_0[20] => element_extension2_q[20].IN1
in_intel_reserved_ffwd_4_0[21] => element_extension2_q[21].IN1
in_intel_reserved_ffwd_4_0[22] => element_extension2_q[22].IN1
in_intel_reserved_ffwd_4_0[23] => element_extension2_q[23].IN1
in_intel_reserved_ffwd_4_0[24] => element_extension2_q[24].IN1
in_intel_reserved_ffwd_4_0[25] => element_extension2_q[25].IN1
in_intel_reserved_ffwd_4_0[26] => element_extension2_q[26].IN1
in_intel_reserved_ffwd_4_0[27] => element_extension2_q[27].IN1
in_intel_reserved_ffwd_4_0[28] => element_extension2_q[28].IN1
in_intel_reserved_ffwd_4_0[29] => element_extension2_q[29].IN1
in_intel_reserved_ffwd_4_0[30] => element_extension2_q[30].IN1
in_intel_reserved_ffwd_4_0[31] => element_extension2_q[31].IN1
in_intel_reserved_ffwd_4_0[32] => element_extension2_q[32].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => gen_stallable.data_reg[31].DATAIN
data_in[32] => gen_stallable.data_reg[32].DATAIN
data_in[33] => gen_stallable.data_reg[33].DATAIN
data_in[34] => gen_stallable.data_reg[34].DATAIN
data_in[35] => gen_stallable.data_reg[35].DATAIN
data_in[36] => gen_stallable.data_reg[36].DATAIN
data_in[37] => gen_stallable.data_reg[37].DATAIN
data_in[38] => gen_stallable.data_reg[38].DATAIN
data_in[39] => gen_stallable.data_reg[39].DATAIN
data_in[40] => gen_stallable.data_reg[40].DATAIN
data_in[41] => gen_stallable.data_reg[41].DATAIN
data_in[42] => gen_stallable.data_reg[42].DATAIN
data_in[43] => gen_stallable.data_reg[43].DATAIN
data_in[44] => gen_stallable.data_reg[44].DATAIN
data_in[45] => gen_stallable.data_reg[45].DATAIN
data_in[46] => gen_stallable.data_reg[46].DATAIN
data_in[47] => gen_stallable.data_reg[47].DATAIN
data_in[48] => gen_stallable.data_reg[48].DATAIN
data_in[49] => gen_stallable.data_reg[49].DATAIN
data_in[50] => gen_stallable.data_reg[50].DATAIN
data_in[51] => gen_stallable.data_reg[51].DATAIN
data_in[52] => gen_stallable.data_reg[52].DATAIN
data_in[53] => gen_stallable.data_reg[53].DATAIN
data_in[54] => gen_stallable.data_reg[54].DATAIN
data_in[55] => gen_stallable.data_reg[55].DATAIN
data_in[56] => gen_stallable.data_reg[56].DATAIN
data_in[57] => gen_stallable.data_reg[57].DATAIN
data_in[58] => gen_stallable.data_reg[58].DATAIN
data_in[59] => gen_stallable.data_reg[59].DATAIN
data_in[60] => gen_stallable.data_reg[60].DATAIN
data_in[61] => gen_stallable.data_reg[61].DATAIN
data_in[62] => gen_stallable.data_reg[62].DATAIN
data_in[63] => gen_stallable.data_reg[63].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= gen_stallable.data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= gen_stallable.data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= gen_stallable.data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= gen_stallable.data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= gen_stallable.data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= gen_stallable.data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= gen_stallable.data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= gen_stallable.data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= gen_stallable.data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= gen_stallable.data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= gen_stallable.data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= gen_stallable.data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= gen_stallable.data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= gen_stallable.data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= gen_stallable.data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= gen_stallable.data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= gen_stallable.data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= gen_stallable.data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= gen_stallable.data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= gen_stallable.data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= gen_stallable.data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= gen_stallable.data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= gen_stallable.data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= gen_stallable.data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= gen_stallable.data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= gen_stallable.data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= gen_stallable.data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= gen_stallable.data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= gen_stallable.data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= gen_stallable.data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= gen_stallable.data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= gen_stallable.data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= gen_stallable.data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= gen_stallable.data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= gen_stallable.data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= gen_stallable.data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= gen_stallable.data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= gen_stallable.data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= gen_stallable.data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= gen_stallable.data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= gen_stallable.data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= gen_stallable.data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= gen_stallable.data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= gen_stallable.data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= gen_stallable.data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= gen_stallable.data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= gen_stallable.data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= gen_stallable.data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= gen_stallable.data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= gen_stallable.data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= gen_stallable.data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= gen_stallable.data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= gen_stallable.data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= gen_stallable.data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= gen_stallable.data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= gen_stallable.data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37
out_data_out[0] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[1] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[2] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[3] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[4] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[5] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[6] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[7] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[8] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[9] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[10] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[11] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[12] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[13] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[14] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[15] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[16] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[17] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[18] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[19] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[20] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[21] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[22] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[23] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[24] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[25] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[26] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[27] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[28] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[29] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[30] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[31] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_data_out[32] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg.out_valid_out
in_feedback_stall_in_6[0] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_6[0] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[1] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[2] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[3] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[4] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[5] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[6] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[7] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[8] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[9] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[10] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[11] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[12] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[13] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[14] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[15] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[16] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[17] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[18] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[19] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[20] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[21] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[22] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[23] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[24] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[25] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[26] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[27] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[28] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[29] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[30] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[31] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[32] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[33] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[34] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[35] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[36] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[37] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[38] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[39] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[40] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[41] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[42] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[43] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[44] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[45] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[46] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[47] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[48] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[49] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[50] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[51] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[52] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[53] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[54] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[55] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[56] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[57] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[58] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[59] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[60] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[61] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[62] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_out_6[63] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_out
out_feedback_valid_out_6[0] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_data_in[4] => element_extension2_q[4].IN1
in_data_in[5] => element_extension2_q[5].IN1
in_data_in[6] => element_extension2_q[6].IN1
in_data_in[7] => element_extension2_q[7].IN1
in_data_in[8] => element_extension2_q[8].IN1
in_data_in[9] => element_extension2_q[9].IN1
in_data_in[10] => element_extension2_q[10].IN1
in_data_in[11] => element_extension2_q[11].IN1
in_data_in[12] => element_extension2_q[12].IN1
in_data_in[13] => element_extension2_q[13].IN1
in_data_in[14] => element_extension2_q[14].IN1
in_data_in[15] => element_extension2_q[15].IN1
in_data_in[16] => element_extension2_q[16].IN1
in_data_in[17] => element_extension2_q[17].IN1
in_data_in[18] => element_extension2_q[18].IN1
in_data_in[19] => element_extension2_q[19].IN1
in_data_in[20] => element_extension2_q[20].IN1
in_data_in[21] => element_extension2_q[21].IN1
in_data_in[22] => element_extension2_q[22].IN1
in_data_in[23] => element_extension2_q[23].IN1
in_data_in[24] => element_extension2_q[24].IN1
in_data_in[25] => element_extension2_q[25].IN1
in_data_in[26] => element_extension2_q[26].IN1
in_data_in[27] => element_extension2_q[27].IN1
in_data_in[28] => element_extension2_q[28].IN1
in_data_in[29] => element_extension2_q[29].IN1
in_data_in[30] => element_extension2_q[30].IN1
in_data_in[31] => element_extension2_q[31].IN1
in_data_in[32] => element_extension2_q[32].IN1
in_keep_going[0] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
data_in[32] => feedback[32].IN1
data_in[33] => feedback[33].IN1
data_in[34] => feedback[34].IN1
data_in[35] => feedback[35].IN1
data_in[36] => feedback[36].IN1
data_in[37] => feedback[37].IN1
data_in[38] => feedback[38].IN1
data_in[39] => feedback[39].IN1
data_in[40] => feedback[40].IN1
data_in[41] => feedback[41].IN1
data_in[42] => feedback[42].IN1
data_in[43] => feedback[43].IN1
data_in[44] => feedback[44].IN1
data_in[45] => feedback[45].IN1
data_in[46] => feedback[46].IN1
data_in[47] => feedback[47].IN1
data_in[48] => feedback[48].IN1
data_in[49] => feedback[49].IN1
data_in[50] => feedback[50].IN1
data_in[51] => feedback[51].IN1
data_in[52] => feedback[52].IN1
data_in[53] => feedback[53].IN1
data_in[54] => feedback[54].IN1
data_in[55] => feedback[55].IN1
data_in[56] => feedback[56].IN1
data_in[57] => feedback[57].IN1
data_in[58] => feedback[58].IN1
data_in[59] => feedback[59].IN1
data_in[60] => feedback[60].IN1
data_in[61] => feedback[61].IN1
data_in[62] => feedback[62].IN1
data_in[63] => feedback[63].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= feedback[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= feedback[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= feedback[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= feedback[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= feedback[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= feedback[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= feedback[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= feedback[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= feedback[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= feedback[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= feedback[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= feedback[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= feedback[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= feedback[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= feedback[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= feedback[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= feedback[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= feedback[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= feedback[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= feedback[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= feedback[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= feedback[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= feedback[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= feedback[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= feedback[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= feedback[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= feedback[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= feedback[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= feedback[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= feedback[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= feedback[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= feedback[63].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_out[16] <= acl_data_fifo:fifo.data_out
feedback_out[17] <= acl_data_fifo:fifo.data_out
feedback_out[18] <= acl_data_fifo:fifo.data_out
feedback_out[19] <= acl_data_fifo:fifo.data_out
feedback_out[20] <= acl_data_fifo:fifo.data_out
feedback_out[21] <= acl_data_fifo:fifo.data_out
feedback_out[22] <= acl_data_fifo:fifo.data_out
feedback_out[23] <= acl_data_fifo:fifo.data_out
feedback_out[24] <= acl_data_fifo:fifo.data_out
feedback_out[25] <= acl_data_fifo:fifo.data_out
feedback_out[26] <= acl_data_fifo:fifo.data_out
feedback_out[27] <= acl_data_fifo:fifo.data_out
feedback_out[28] <= acl_data_fifo:fifo.data_out
feedback_out[29] <= acl_data_fifo:fifo.data_out
feedback_out[30] <= acl_data_fifo:fifo.data_out
feedback_out[31] <= acl_data_fifo:fifo.data_out
feedback_out[32] <= acl_data_fifo:fifo.data_out
feedback_out[33] <= acl_data_fifo:fifo.data_out
feedback_out[34] <= acl_data_fifo:fifo.data_out
feedback_out[35] <= acl_data_fifo:fifo.data_out
feedback_out[36] <= acl_data_fifo:fifo.data_out
feedback_out[37] <= acl_data_fifo:fifo.data_out
feedback_out[38] <= acl_data_fifo:fifo.data_out
feedback_out[39] <= acl_data_fifo:fifo.data_out
feedback_out[40] <= acl_data_fifo:fifo.data_out
feedback_out[41] <= acl_data_fifo:fifo.data_out
feedback_out[42] <= acl_data_fifo:fifo.data_out
feedback_out[43] <= acl_data_fifo:fifo.data_out
feedback_out[44] <= acl_data_fifo:fifo.data_out
feedback_out[45] <= acl_data_fifo:fifo.data_out
feedback_out[46] <= acl_data_fifo:fifo.data_out
feedback_out[47] <= acl_data_fifo:fifo.data_out
feedback_out[48] <= acl_data_fifo:fifo.data_out
feedback_out[49] <= acl_data_fifo:fifo.data_out
feedback_out[50] <= acl_data_fifo:fifo.data_out
feedback_out[51] <= acl_data_fifo:fifo.data_out
feedback_out[52] <= acl_data_fifo:fifo.data_out
feedback_out[53] <= acl_data_fifo:fifo.data_out
feedback_out[54] <= acl_data_fifo:fifo.data_out
feedback_out[55] <= acl_data_fifo:fifo.data_out
feedback_out[56] <= acl_data_fifo:fifo.data_out
feedback_out[57] <= acl_data_fifo:fifo.data_out
feedback_out[58] <= acl_data_fifo:fifo.data_out
feedback_out[59] <= acl_data_fifo:fifo.data_out
feedback_out[60] <= acl_data_fifo:fifo.data_out
feedback_out[61] <= acl_data_fifo:fifo.data_out
feedback_out[62] <= acl_data_fifo:fifo.data_out
feedback_out[63] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
data_out[1] <= acl_staging_reg:staging_reg.o_data
data_out[2] <= acl_staging_reg:staging_reg.o_data
data_out[3] <= acl_staging_reg:staging_reg.o_data
data_out[4] <= acl_staging_reg:staging_reg.o_data
data_out[5] <= acl_staging_reg:staging_reg.o_data
data_out[6] <= acl_staging_reg:staging_reg.o_data
data_out[7] <= acl_staging_reg:staging_reg.o_data
data_out[8] <= acl_staging_reg:staging_reg.o_data
data_out[9] <= acl_staging_reg:staging_reg.o_data
data_out[10] <= acl_staging_reg:staging_reg.o_data
data_out[11] <= acl_staging_reg:staging_reg.o_data
data_out[12] <= acl_staging_reg:staging_reg.o_data
data_out[13] <= acl_staging_reg:staging_reg.o_data
data_out[14] <= acl_staging_reg:staging_reg.o_data
data_out[15] <= acl_staging_reg:staging_reg.o_data
data_out[16] <= acl_staging_reg:staging_reg.o_data
data_out[17] <= acl_staging_reg:staging_reg.o_data
data_out[18] <= acl_staging_reg:staging_reg.o_data
data_out[19] <= acl_staging_reg:staging_reg.o_data
data_out[20] <= acl_staging_reg:staging_reg.o_data
data_out[21] <= acl_staging_reg:staging_reg.o_data
data_out[22] <= acl_staging_reg:staging_reg.o_data
data_out[23] <= acl_staging_reg:staging_reg.o_data
data_out[24] <= acl_staging_reg:staging_reg.o_data
data_out[25] <= acl_staging_reg:staging_reg.o_data
data_out[26] <= acl_staging_reg:staging_reg.o_data
data_out[27] <= acl_staging_reg:staging_reg.o_data
data_out[28] <= acl_staging_reg:staging_reg.o_data
data_out[29] <= acl_staging_reg:staging_reg.o_data
data_out[30] <= acl_staging_reg:staging_reg.o_data
data_out[31] <= acl_staging_reg:staging_reg.o_data
data_out[32] <= acl_staging_reg:staging_reg.o_data
data_out[33] <= acl_staging_reg:staging_reg.o_data
data_out[34] <= acl_staging_reg:staging_reg.o_data
data_out[35] <= acl_staging_reg:staging_reg.o_data
data_out[36] <= acl_staging_reg:staging_reg.o_data
data_out[37] <= acl_staging_reg:staging_reg.o_data
data_out[38] <= acl_staging_reg:staging_reg.o_data
data_out[39] <= acl_staging_reg:staging_reg.o_data
data_out[40] <= acl_staging_reg:staging_reg.o_data
data_out[41] <= acl_staging_reg:staging_reg.o_data
data_out[42] <= acl_staging_reg:staging_reg.o_data
data_out[43] <= acl_staging_reg:staging_reg.o_data
data_out[44] <= acl_staging_reg:staging_reg.o_data
data_out[45] <= acl_staging_reg:staging_reg.o_data
data_out[46] <= acl_staging_reg:staging_reg.o_data
data_out[47] <= acl_staging_reg:staging_reg.o_data
data_out[48] <= acl_staging_reg:staging_reg.o_data
data_out[49] <= acl_staging_reg:staging_reg.o_data
data_out[50] <= acl_staging_reg:staging_reg.o_data
data_out[51] <= acl_staging_reg:staging_reg.o_data
data_out[52] <= acl_staging_reg:staging_reg.o_data
data_out[53] <= acl_staging_reg:staging_reg.o_data
data_out[54] <= acl_staging_reg:staging_reg.o_data
data_out[55] <= acl_staging_reg:staging_reg.o_data
data_out[56] <= acl_staging_reg:staging_reg.o_data
data_out[57] <= acl_staging_reg:staging_reg.o_data
data_out[58] <= acl_staging_reg:staging_reg.o_data
data_out[59] <= acl_staging_reg:staging_reg.o_data
data_out[60] <= acl_staging_reg:staging_reg.o_data
data_out[61] <= acl_staging_reg:staging_reg.o_data
data_out[62] <= acl_staging_reg:staging_reg.o_data
data_out[63] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_in[32] => data_in[32].IN1
data_in[33] => data_in[33].IN1
data_in[34] => data_in[34].IN1
data_in[35] => data_in[35].IN1
data_in[36] => data_in[36].IN1
data_in[37] => data_in[37].IN1
data_in[38] => data_in[38].IN1
data_in[39] => data_in[39].IN1
data_in[40] => data_in[40].IN1
data_in[41] => data_in[41].IN1
data_in[42] => data_in[42].IN1
data_in[43] => data_in[43].IN1
data_in[44] => data_in[44].IN1
data_in[45] => data_in[45].IN1
data_in[46] => data_in[46].IN1
data_in[47] => data_in[47].IN1
data_in[48] => data_in[48].IN1
data_in[49] => data_in[49].IN1
data_in[50] => data_in[50].IN1
data_in[51] => data_in[51].IN1
data_in[52] => data_in[52].IN1
data_in[53] => data_in[53].IN1
data_in[54] => data_in[54].IN1
data_in[55] => data_in[55].IN1
data_in[56] => data_in[56].IN1
data_in[57] => data_in[57].IN1
data_in[58] => data_in[58].IN1
data_in[59] => data_in[59].IN1
data_in[60] => data_in[60].IN1
data_in[61] => data_in[61].IN1
data_in[62] => data_in[62].IN1
data_in[63] => data_in[63].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
data_out[1] <= acl_ll_fifo:fifo.data_out
data_out[2] <= acl_ll_fifo:fifo.data_out
data_out[3] <= acl_ll_fifo:fifo.data_out
data_out[4] <= acl_ll_fifo:fifo.data_out
data_out[5] <= acl_ll_fifo:fifo.data_out
data_out[6] <= acl_ll_fifo:fifo.data_out
data_out[7] <= acl_ll_fifo:fifo.data_out
data_out[8] <= acl_ll_fifo:fifo.data_out
data_out[9] <= acl_ll_fifo:fifo.data_out
data_out[10] <= acl_ll_fifo:fifo.data_out
data_out[11] <= acl_ll_fifo:fifo.data_out
data_out[12] <= acl_ll_fifo:fifo.data_out
data_out[13] <= acl_ll_fifo:fifo.data_out
data_out[14] <= acl_ll_fifo:fifo.data_out
data_out[15] <= acl_ll_fifo:fifo.data_out
data_out[16] <= acl_ll_fifo:fifo.data_out
data_out[17] <= acl_ll_fifo:fifo.data_out
data_out[18] <= acl_ll_fifo:fifo.data_out
data_out[19] <= acl_ll_fifo:fifo.data_out
data_out[20] <= acl_ll_fifo:fifo.data_out
data_out[21] <= acl_ll_fifo:fifo.data_out
data_out[22] <= acl_ll_fifo:fifo.data_out
data_out[23] <= acl_ll_fifo:fifo.data_out
data_out[24] <= acl_ll_fifo:fifo.data_out
data_out[25] <= acl_ll_fifo:fifo.data_out
data_out[26] <= acl_ll_fifo:fifo.data_out
data_out[27] <= acl_ll_fifo:fifo.data_out
data_out[28] <= acl_ll_fifo:fifo.data_out
data_out[29] <= acl_ll_fifo:fifo.data_out
data_out[30] <= acl_ll_fifo:fifo.data_out
data_out[31] <= acl_ll_fifo:fifo.data_out
data_out[32] <= acl_ll_fifo:fifo.data_out
data_out[33] <= acl_ll_fifo:fifo.data_out
data_out[34] <= acl_ll_fifo:fifo.data_out
data_out[35] <= acl_ll_fifo:fifo.data_out
data_out[36] <= acl_ll_fifo:fifo.data_out
data_out[37] <= acl_ll_fifo:fifo.data_out
data_out[38] <= acl_ll_fifo:fifo.data_out
data_out[39] <= acl_ll_fifo:fifo.data_out
data_out[40] <= acl_ll_fifo:fifo.data_out
data_out[41] <= acl_ll_fifo:fifo.data_out
data_out[42] <= acl_ll_fifo:fifo.data_out
data_out[43] <= acl_ll_fifo:fifo.data_out
data_out[44] <= acl_ll_fifo:fifo.data_out
data_out[45] <= acl_ll_fifo:fifo.data_out
data_out[46] <= acl_ll_fifo:fifo.data_out
data_out[47] <= acl_ll_fifo:fifo.data_out
data_out[48] <= acl_ll_fifo:fifo.data_out
data_out[49] <= acl_ll_fifo:fifo.data_out
data_out[50] <= acl_ll_fifo:fifo.data_out
data_out[51] <= acl_ll_fifo:fifo.data_out
data_out[52] <= acl_ll_fifo:fifo.data_out
data_out[53] <= acl_ll_fifo:fifo.data_out
data_out[54] <= acl_ll_fifo:fifo.data_out
data_out[55] <= acl_ll_fifo:fifo.data_out
data_out[56] <= acl_ll_fifo:fifo.data_out
data_out[57] <= acl_ll_fifo:fifo.data_out
data_out[58] <= acl_ll_fifo:fifo.data_out
data_out[59] <= acl_ll_fifo:fifo.data_out
data_out[60] <= acl_ll_fifo:fifo.data_out
data_out[61] <= acl_ll_fifo:fifo.data_out
data_out[62] <= acl_ll_fifo:fifo.data_out
data_out[63] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAA
data_in[1] => data.DATAB
data_in[1] => data.DATAA
data_in[2] => data.DATAB
data_in[2] => data.DATAA
data_in[3] => data.DATAB
data_in[3] => data.DATAA
data_in[4] => data.DATAB
data_in[4] => data.DATAA
data_in[5] => data.DATAB
data_in[5] => data.DATAA
data_in[6] => data.DATAB
data_in[6] => data.DATAA
data_in[7] => data.DATAB
data_in[7] => data.DATAA
data_in[8] => data.DATAB
data_in[8] => data.DATAA
data_in[9] => data.DATAB
data_in[9] => data.DATAA
data_in[10] => data.DATAB
data_in[10] => data.DATAA
data_in[11] => data.DATAB
data_in[11] => data.DATAA
data_in[12] => data.DATAB
data_in[12] => data.DATAA
data_in[13] => data.DATAB
data_in[13] => data.DATAA
data_in[14] => data.DATAB
data_in[14] => data.DATAA
data_in[15] => data.DATAB
data_in[15] => data.DATAA
data_in[16] => data.DATAB
data_in[16] => data.DATAA
data_in[17] => data.DATAB
data_in[17] => data.DATAA
data_in[18] => data.DATAB
data_in[18] => data.DATAA
data_in[19] => data.DATAB
data_in[19] => data.DATAA
data_in[20] => data.DATAB
data_in[20] => data.DATAA
data_in[21] => data.DATAB
data_in[21] => data.DATAA
data_in[22] => data.DATAB
data_in[22] => data.DATAA
data_in[23] => data.DATAB
data_in[23] => data.DATAA
data_in[24] => data.DATAB
data_in[24] => data.DATAA
data_in[25] => data.DATAB
data_in[25] => data.DATAA
data_in[26] => data.DATAB
data_in[26] => data.DATAA
data_in[27] => data.DATAB
data_in[27] => data.DATAA
data_in[28] => data.DATAB
data_in[28] => data.DATAA
data_in[29] => data.DATAB
data_in[29] => data.DATAA
data_in[30] => data.DATAB
data_in[30] => data.DATAA
data_in[31] => data.DATAB
data_in[31] => data.DATAA
data_in[32] => data.DATAB
data_in[32] => data.DATAA
data_in[33] => data.DATAB
data_in[33] => data.DATAA
data_in[34] => data.DATAB
data_in[34] => data.DATAA
data_in[35] => data.DATAB
data_in[35] => data.DATAA
data_in[36] => data.DATAB
data_in[36] => data.DATAA
data_in[37] => data.DATAB
data_in[37] => data.DATAA
data_in[38] => data.DATAB
data_in[38] => data.DATAA
data_in[39] => data.DATAB
data_in[39] => data.DATAA
data_in[40] => data.DATAB
data_in[40] => data.DATAA
data_in[41] => data.DATAB
data_in[41] => data.DATAA
data_in[42] => data.DATAB
data_in[42] => data.DATAA
data_in[43] => data.DATAB
data_in[43] => data.DATAA
data_in[44] => data.DATAB
data_in[44] => data.DATAA
data_in[45] => data.DATAB
data_in[45] => data.DATAA
data_in[46] => data.DATAB
data_in[46] => data.DATAA
data_in[47] => data.DATAB
data_in[47] => data.DATAA
data_in[48] => data.DATAB
data_in[48] => data.DATAA
data_in[49] => data.DATAB
data_in[49] => data.DATAA
data_in[50] => data.DATAB
data_in[50] => data.DATAA
data_in[51] => data.DATAB
data_in[51] => data.DATAA
data_in[52] => data.DATAB
data_in[52] => data.DATAA
data_in[53] => data.DATAB
data_in[53] => data.DATAA
data_in[54] => data.DATAB
data_in[54] => data.DATAA
data_in[55] => data.DATAB
data_in[55] => data.DATAA
data_in[56] => data.DATAB
data_in[56] => data.DATAA
data_in[57] => data.DATAB
data_in[57] => data.DATAA
data_in[58] => data.DATAB
data_in[58] => data.DATAA
data_in[59] => data.DATAB
data_in[59] => data.DATAA
data_in[60] => data.DATAB
data_in[60] => data.DATAA
data_in[61] => data.DATAB
data_in[61] => data.DATAA
data_in[62] => data.DATAB
data_in[62] => data.DATAA
data_in[63] => data.DATAB
data_in[63] => data.DATAA
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data[0][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data[0][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data[0][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data[0][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data[0][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data[0][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data[0][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data[0][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data[0][16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data[0][17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data[0][18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data[0][19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data[0][20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data[0][21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data[0][22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data[0][23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data[0][24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data[0][25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data[0][26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data[0][27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data[0][28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data[0][29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data[0][30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data[0][31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data[0][32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data[0][33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data[0][34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data[0][35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data[0][36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data[0][37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data[0][38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data[0][39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data[0][40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data[0][41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data[0][42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data[0][43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data[0][44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data[0][45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data[0][46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data[0][47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data[0][48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data[0][49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data[0][50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data[0][51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data[0][52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data[0][53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data[0][54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data[0][55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data[0][56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data[0][57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data[0][58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data[0][59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data[0][60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data[0][61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data[0][62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data[0][63].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_data[32] => o_data.DATAA
i_data[32] => r_data[32].DATAIN
i_data[33] => o_data.DATAA
i_data[33] => r_data[33].DATAIN
i_data[34] => o_data.DATAA
i_data[34] => r_data[34].DATAIN
i_data[35] => o_data.DATAA
i_data[35] => r_data[35].DATAIN
i_data[36] => o_data.DATAA
i_data[36] => r_data[36].DATAIN
i_data[37] => o_data.DATAA
i_data[37] => r_data[37].DATAIN
i_data[38] => o_data.DATAA
i_data[38] => r_data[38].DATAIN
i_data[39] => o_data.DATAA
i_data[39] => r_data[39].DATAIN
i_data[40] => o_data.DATAA
i_data[40] => r_data[40].DATAIN
i_data[41] => o_data.DATAA
i_data[41] => r_data[41].DATAIN
i_data[42] => o_data.DATAA
i_data[42] => r_data[42].DATAIN
i_data[43] => o_data.DATAA
i_data[43] => r_data[43].DATAIN
i_data[44] => o_data.DATAA
i_data[44] => r_data[44].DATAIN
i_data[45] => o_data.DATAA
i_data[45] => r_data[45].DATAIN
i_data[46] => o_data.DATAA
i_data[46] => r_data[46].DATAIN
i_data[47] => o_data.DATAA
i_data[47] => r_data[47].DATAIN
i_data[48] => o_data.DATAA
i_data[48] => r_data[48].DATAIN
i_data[49] => o_data.DATAA
i_data[49] => r_data[49].DATAIN
i_data[50] => o_data.DATAA
i_data[50] => r_data[50].DATAIN
i_data[51] => o_data.DATAA
i_data[51] => r_data[51].DATAIN
i_data[52] => o_data.DATAA
i_data[52] => r_data[52].DATAIN
i_data[53] => o_data.DATAA
i_data[53] => r_data[53].DATAIN
i_data[54] => o_data.DATAA
i_data[54] => r_data[54].DATAIN
i_data[55] => o_data.DATAA
i_data[55] => r_data[55].DATAIN
i_data[56] => o_data.DATAA
i_data[56] => r_data[56].DATAIN
i_data[57] => o_data.DATAA
i_data[57] => r_data[57].DATAIN
i_data[58] => o_data.DATAA
i_data[58] => r_data[58].DATAIN
i_data[59] => o_data.DATAA
i_data[59] => r_data[59].DATAIN
i_data[60] => o_data.DATAA
i_data[60] => r_data[60].DATAIN
i_data[61] => o_data.DATAA
i_data[61] => r_data[61].DATAIN
i_data[62] => o_data.DATAA
i_data[62] => r_data[62].DATAIN
i_data[63] => o_data.DATAA
i_data[63] => r_data[63].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[35] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[36] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[37] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[38] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[39] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[40] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[41] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[42] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[43] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[44] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[45] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[46] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[47] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[48] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[49] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[50] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[51] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[52] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[53] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[54] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[55] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[56] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[57] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[58] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[59] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[60] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[61] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[62] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[63] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg
out_data_out[0] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[32] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[32].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[3].DATAIN
in_data_in[4] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[4].DATAIN
in_data_in[5] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[5].DATAIN
in_data_in[6] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[6].DATAIN
in_data_in[7] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[7].DATAIN
in_data_in[8] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[8].DATAIN
in_data_in[9] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[9].DATAIN
in_data_in[10] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[10].DATAIN
in_data_in[11] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[11].DATAIN
in_data_in[12] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[12].DATAIN
in_data_in[13] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[13].DATAIN
in_data_in[14] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[14].DATAIN
in_data_in[15] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[15].DATAIN
in_data_in[16] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[16].DATAIN
in_data_in[17] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[17].DATAIN
in_data_in[18] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[18].DATAIN
in_data_in[19] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[19].DATAIN
in_data_in[20] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[20].DATAIN
in_data_in[21] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[21].DATAIN
in_data_in[22] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[22].DATAIN
in_data_in[23] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[23].DATAIN
in_data_in[24] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[24].DATAIN
in_data_in[25] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[25].DATAIN
in_data_in[26] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[26].DATAIN
in_data_in[27] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[27].DATAIN
in_data_in[28] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[28].DATAIN
in_data_in[29] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[29].DATAIN
in_data_in[30] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[30].DATAIN
in_data_in[31] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[31].DATAIN
in_data_in[32] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[32].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[4].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[5].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[6].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[7].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[8].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[9].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[10].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[11].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[12].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[13].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[14].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[15].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[16].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[17].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[18].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[19].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[20].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[21].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[22].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[23].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[24].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[25].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[26].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[27].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[28].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[29].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[30].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[31].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[32].CLK
clock => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[4].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[5].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[6].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[7].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[8].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[9].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[10].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[11].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[12].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[13].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[14].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[15].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[16].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[17].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[18].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[19].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[20].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[21].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[22].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[23].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[24].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[25].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[26].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[27].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[28].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[29].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[30].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[31].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_data_reg_q[32].ACLR
resetn => i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11
out_data_out[0] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[1] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[2] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[3] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[4] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[5] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[6] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[7] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[8] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[9] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[10] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[11] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[12] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[13] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[14] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[15] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[16] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[17] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[18] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[19] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[20] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[21] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[22] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[23] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[24] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[25] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[26] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[27] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[28] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[29] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[30] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[31] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_data_out[32] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg.out_valid_out
in_feedback_in_6[0] => in_feedback_in_6[0].IN1
in_feedback_in_6[1] => in_feedback_in_6[1].IN1
in_feedback_in_6[2] => in_feedback_in_6[2].IN1
in_feedback_in_6[3] => in_feedback_in_6[3].IN1
in_feedback_in_6[4] => in_feedback_in_6[4].IN1
in_feedback_in_6[5] => in_feedback_in_6[5].IN1
in_feedback_in_6[6] => in_feedback_in_6[6].IN1
in_feedback_in_6[7] => in_feedback_in_6[7].IN1
in_feedback_in_6[8] => in_feedback_in_6[8].IN1
in_feedback_in_6[9] => in_feedback_in_6[9].IN1
in_feedback_in_6[10] => in_feedback_in_6[10].IN1
in_feedback_in_6[11] => in_feedback_in_6[11].IN1
in_feedback_in_6[12] => in_feedback_in_6[12].IN1
in_feedback_in_6[13] => in_feedback_in_6[13].IN1
in_feedback_in_6[14] => in_feedback_in_6[14].IN1
in_feedback_in_6[15] => in_feedback_in_6[15].IN1
in_feedback_in_6[16] => in_feedback_in_6[16].IN1
in_feedback_in_6[17] => in_feedback_in_6[17].IN1
in_feedback_in_6[18] => in_feedback_in_6[18].IN1
in_feedback_in_6[19] => in_feedback_in_6[19].IN1
in_feedback_in_6[20] => in_feedback_in_6[20].IN1
in_feedback_in_6[21] => in_feedback_in_6[21].IN1
in_feedback_in_6[22] => in_feedback_in_6[22].IN1
in_feedback_in_6[23] => in_feedback_in_6[23].IN1
in_feedback_in_6[24] => in_feedback_in_6[24].IN1
in_feedback_in_6[25] => in_feedback_in_6[25].IN1
in_feedback_in_6[26] => in_feedback_in_6[26].IN1
in_feedback_in_6[27] => in_feedback_in_6[27].IN1
in_feedback_in_6[28] => in_feedback_in_6[28].IN1
in_feedback_in_6[29] => in_feedback_in_6[29].IN1
in_feedback_in_6[30] => in_feedback_in_6[30].IN1
in_feedback_in_6[31] => in_feedback_in_6[31].IN1
in_feedback_in_6[32] => in_feedback_in_6[32].IN1
in_feedback_in_6[33] => in_feedback_in_6[33].IN1
in_feedback_in_6[34] => in_feedback_in_6[34].IN1
in_feedback_in_6[35] => in_feedback_in_6[35].IN1
in_feedback_in_6[36] => in_feedback_in_6[36].IN1
in_feedback_in_6[37] => in_feedback_in_6[37].IN1
in_feedback_in_6[38] => in_feedback_in_6[38].IN1
in_feedback_in_6[39] => in_feedback_in_6[39].IN1
in_feedback_in_6[40] => in_feedback_in_6[40].IN1
in_feedback_in_6[41] => in_feedback_in_6[41].IN1
in_feedback_in_6[42] => in_feedback_in_6[42].IN1
in_feedback_in_6[43] => in_feedback_in_6[43].IN1
in_feedback_in_6[44] => in_feedback_in_6[44].IN1
in_feedback_in_6[45] => in_feedback_in_6[45].IN1
in_feedback_in_6[46] => in_feedback_in_6[46].IN1
in_feedback_in_6[47] => in_feedback_in_6[47].IN1
in_feedback_in_6[48] => in_feedback_in_6[48].IN1
in_feedback_in_6[49] => in_feedback_in_6[49].IN1
in_feedback_in_6[50] => in_feedback_in_6[50].IN1
in_feedback_in_6[51] => in_feedback_in_6[51].IN1
in_feedback_in_6[52] => in_feedback_in_6[52].IN1
in_feedback_in_6[53] => in_feedback_in_6[53].IN1
in_feedback_in_6[54] => in_feedback_in_6[54].IN1
in_feedback_in_6[55] => in_feedback_in_6[55].IN1
in_feedback_in_6[56] => in_feedback_in_6[56].IN1
in_feedback_in_6[57] => in_feedback_in_6[57].IN1
in_feedback_in_6[58] => in_feedback_in_6[58].IN1
in_feedback_in_6[59] => in_feedback_in_6[59].IN1
in_feedback_in_6[60] => in_feedback_in_6[60].IN1
in_feedback_in_6[61] => in_feedback_in_6[61].IN1
in_feedback_in_6[62] => in_feedback_in_6[62].IN1
in_feedback_in_6[63] => in_feedback_in_6[63].IN1
in_feedback_valid_in_6[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_6[0] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_data_in[4] => element_extension2_q[4].IN1
in_data_in[5] => element_extension2_q[5].IN1
in_data_in[6] => element_extension2_q[6].IN1
in_data_in[7] => element_extension2_q[7].IN1
in_data_in[8] => element_extension2_q[8].IN1
in_data_in[9] => element_extension2_q[9].IN1
in_data_in[10] => element_extension2_q[10].IN1
in_data_in[11] => element_extension2_q[11].IN1
in_data_in[12] => element_extension2_q[12].IN1
in_data_in[13] => element_extension2_q[13].IN1
in_data_in[14] => element_extension2_q[14].IN1
in_data_in[15] => element_extension2_q[15].IN1
in_data_in[16] => element_extension2_q[16].IN1
in_data_in[17] => element_extension2_q[17].IN1
in_data_in[18] => element_extension2_q[18].IN1
in_data_in[19] => element_extension2_q[19].IN1
in_data_in[20] => element_extension2_q[20].IN1
in_data_in[21] => element_extension2_q[21].IN1
in_data_in[22] => element_extension2_q[22].IN1
in_data_in[23] => element_extension2_q[23].IN1
in_data_in[24] => element_extension2_q[24].IN1
in_data_in[25] => element_extension2_q[25].IN1
in_data_in[26] => element_extension2_q[26].IN1
in_data_in[27] => element_extension2_q[27].IN1
in_data_in[28] => element_extension2_q[28].IN1
in_data_in[29] => element_extension2_q[29].IN1
in_data_in[30] => element_extension2_q[30].IN1
in_data_in[31] => element_extension2_q[31].IN1
in_data_in[32] => element_extension2_q[32].IN1
in_dir[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11|acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
data_in[32] => data_out.DATAA
data_in[33] => data_out.DATAA
data_in[34] => data_out.DATAA
data_in[35] => data_out.DATAA
data_in[36] => data_out.DATAA
data_in[37] => data_out.DATAA
data_in[38] => data_out.DATAA
data_in[39] => data_out.DATAA
data_in[40] => data_out.DATAA
data_in[41] => data_out.DATAA
data_in[42] => data_out.DATAA
data_in[43] => data_out.DATAA
data_in[44] => data_out.DATAA
data_in[45] => data_out.DATAA
data_in[46] => data_out.DATAA
data_in[47] => data_out.DATAA
data_in[48] => data_out.DATAA
data_in[49] => data_out.DATAA
data_in[50] => data_out.DATAA
data_in[51] => data_out.DATAA
data_in[52] => data_out.DATAA
data_in[53] => data_out.DATAA
data_in[54] => data_out.DATAA
data_in[55] => data_out.DATAA
data_in[56] => data_out.DATAA
data_in[57] => data_out.DATAA
data_in[58] => data_out.DATAA
data_in[59] => data_out.DATAA
data_in[60] => data_out.DATAA
data_in[61] => data_out.DATAA
data_in[62] => data_out.DATAA
data_in[63] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_in[32] => data_out.DATAB
feedback_in[33] => data_out.DATAB
feedback_in[34] => data_out.DATAB
feedback_in[35] => data_out.DATAB
feedback_in[36] => data_out.DATAB
feedback_in[37] => data_out.DATAB
feedback_in[38] => data_out.DATAB
feedback_in[39] => data_out.DATAB
feedback_in[40] => data_out.DATAB
feedback_in[41] => data_out.DATAB
feedback_in[42] => data_out.DATAB
feedback_in[43] => data_out.DATAB
feedback_in[44] => data_out.DATAB
feedback_in[45] => data_out.DATAB
feedback_in[46] => data_out.DATAB
feedback_in[47] => data_out.DATAB
feedback_in[48] => data_out.DATAB
feedback_in[49] => data_out.DATAB
feedback_in[50] => data_out.DATAB
feedback_in[51] => data_out.DATAB
feedback_in[52] => data_out.DATAB
feedback_in[53] => data_out.DATAB
feedback_in[54] => data_out.DATAB
feedback_in[55] => data_out.DATAB
feedback_in[56] => data_out.DATAB
feedback_in[57] => data_out.DATAB
feedback_in[58] => data_out.DATAB
feedback_in[59] => data_out.DATAB
feedback_in[60] => data_out.DATAB
feedback_in[61] => data_out.DATAB
feedback_in[62] => data_out.DATAB
feedback_in[63] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11|acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg
out_data_out[0] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[32] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[32].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[3].DATAIN
in_data_in[4] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[4].DATAIN
in_data_in[5] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[5].DATAIN
in_data_in[6] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[6].DATAIN
in_data_in[7] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[7].DATAIN
in_data_in[8] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[8].DATAIN
in_data_in[9] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[9].DATAIN
in_data_in[10] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[10].DATAIN
in_data_in[11] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[11].DATAIN
in_data_in[12] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[12].DATAIN
in_data_in[13] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[13].DATAIN
in_data_in[14] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[14].DATAIN
in_data_in[15] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[15].DATAIN
in_data_in[16] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[16].DATAIN
in_data_in[17] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[17].DATAIN
in_data_in[18] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[18].DATAIN
in_data_in[19] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[19].DATAIN
in_data_in[20] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[20].DATAIN
in_data_in[21] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[21].DATAIN
in_data_in[22] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[22].DATAIN
in_data_in[23] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[23].DATAIN
in_data_in[24] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[24].DATAIN
in_data_in[25] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[25].DATAIN
in_data_in[26] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[26].DATAIN
in_data_in[27] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[27].DATAIN
in_data_in[28] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[28].DATAIN
in_data_in[29] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[29].DATAIN
in_data_in[30] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[30].DATAIN
in_data_in[31] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[31].DATAIN
in_data_in[32] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[32].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[4].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[5].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[6].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[7].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[8].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[9].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[10].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[11].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[12].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[13].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[14].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[15].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[16].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[17].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[18].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[19].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[20].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[21].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[22].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[23].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[24].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[25].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[26].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[27].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[28].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[29].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[30].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[31].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[32].CLK
clock => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[4].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[5].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[6].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[7].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[8].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[9].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[10].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[11].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[12].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[13].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[14].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[15].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[16].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[17].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[18].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[19].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[20].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[21].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[22].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[23].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[24].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[25].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[26].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[27].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[28].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[29].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[30].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[31].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_data_reg_q[32].ACLR
resetn => i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44
out_data_out[0] <= histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg:thei_llvm_fpga_push_i4_cleanups_push10_histogram44_reg.out_data_out
out_data_out[1] <= histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg:thei_llvm_fpga_push_i4_cleanups_push10_histogram44_reg.out_data_out
out_data_out[2] <= histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg:thei_llvm_fpga_push_i4_cleanups_push10_histogram44_reg.out_data_out
out_data_out[3] <= histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg:thei_llvm_fpga_push_i4_cleanups_push10_histogram44_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg:thei_llvm_fpga_push_i4_cleanups_push10_histogram44_reg.out_valid_out
in_feedback_stall_in_10[0] => i_llvm_fpga_push_i4_cleanups_push10_histogram1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_10[0] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1.feedback_out
out_feedback_out_10[1] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1.feedback_out
out_feedback_out_10[2] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1.feedback_out
out_feedback_out_10[3] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1.feedback_out
out_feedback_out_10[4] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1.feedback_out
out_feedback_out_10[5] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1.feedback_out
out_feedback_out_10[6] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1.feedback_out
out_feedback_out_10[7] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1.feedback_out
out_feedback_valid_out_10[0] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_keep_going[0] => i_llvm_fpga_push_i4_cleanups_push10_histogram1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i4_cleanups_push10_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
data_out[1] <= acl_staging_reg:staging_reg.o_data
data_out[2] <= acl_staging_reg:staging_reg.o_data
data_out[3] <= acl_staging_reg:staging_reg.o_data
data_out[4] <= acl_staging_reg:staging_reg.o_data
data_out[5] <= acl_staging_reg:staging_reg.o_data
data_out[6] <= acl_staging_reg:staging_reg.o_data
data_out[7] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
data_out[1] <= acl_ll_fifo:fifo.data_out
data_out[2] <= acl_ll_fifo:fifo.data_out
data_out[3] <= acl_ll_fifo:fifo.data_out
data_out[4] <= acl_ll_fifo:fifo.data_out
data_out[5] <= acl_ll_fifo:fifo.data_out
data_out[6] <= acl_ll_fifo:fifo.data_out
data_out[7] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAA
data_in[1] => data.DATAB
data_in[1] => data.DATAA
data_in[2] => data.DATAB
data_in[2] => data.DATAA
data_in[3] => data.DATAB
data_in[3] => data.DATAA
data_in[4] => data.DATAB
data_in[4] => data.DATAA
data_in[5] => data.DATAB
data_in[5] => data.DATAA
data_in[6] => data.DATAB
data_in[6] => data.DATAA
data_in[7] => data.DATAB
data_in[7] => data.DATAA
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44|histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg:thei_llvm_fpga_push_i4_cleanups_push10_histogram44_reg
out_data_out[0] <= i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[3].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_push_i4_cleanups_push10_histogram44_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0
out_data_out[0] <= histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg.out_data_out
out_data_out[1] <= histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg.out_data_out
out_data_out[2] <= histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg.out_data_out
out_data_out[3] <= histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg.out_valid_out
in_feedback_in_10[0] => in_feedback_in_10[0].IN1
in_feedback_in_10[1] => in_feedback_in_10[1].IN1
in_feedback_in_10[2] => in_feedback_in_10[2].IN1
in_feedback_in_10[3] => in_feedback_in_10[3].IN1
in_feedback_in_10[4] => in_feedback_in_10[4].IN1
in_feedback_in_10[5] => in_feedback_in_10[5].IN1
in_feedback_in_10[6] => in_feedback_in_10[6].IN1
in_feedback_in_10[7] => in_feedback_in_10[7].IN1
in_feedback_valid_in_10[0] => i_llvm_fpga_pop_i4_cleanups_pop10_histogram1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_10[0] <= acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram1.stall_out
in_data_in[0] => element_extension2_q[0].IN1
in_data_in[1] => element_extension2_q[1].IN1
in_data_in[2] => element_extension2_q[2].IN1
in_data_in[3] => element_extension2_q[3].IN1
in_dir[0] => i_llvm_fpga_pop_i4_cleanups_pop10_histogram1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i4_cleanups_pop10_histogram1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i4_cleanups_pop10_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0|acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0|acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg
out_data_out[0] <= i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[3].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41
out_data_out[0] <= histogram_i_llvm_fpga_push_i1_notexitcond_41_reg:thei_llvm_fpga_push_i1_notexitcond_histogram41_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_push_i1_notexitcond_41_reg:thei_llvm_fpga_push_i1_notexitcond_histogram41_reg.out_valid_out
in_feedback_stall_in_3[0] => i_llvm_fpga_push_i1_notexitcond_histogram1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_3[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1.feedback_out
out_feedback_valid_out_3[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond_histogram1_data_in_bitsignaltemp.IN1
in_first_cleanup[0] => i_llvm_fpga_push_i1_notexitcond_histogram1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[3].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
read => data_new[1].IN1
read => data_new[2].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|histogram_i_llvm_fpga_push_i1_notexitcond_41_reg:thei_llvm_fpga_push_i1_notexitcond_histogram41_reg
out_data_out[0] <= i_llvm_fpga_push_i1_notexitcond_histogram41_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_notexitcond_histogram41_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i1_notexitcond_histogram41_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_notexitcond_histogram41_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_notexitcond_histogram41_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond_histogram41_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond_histogram41_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i1_notexitcond_histogram41_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_notexitcond_histogram41_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_notexitcond_histogram41_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_notexitcond_histogram41_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38
out_dest_data_out_0_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1.valid_out
in_intel_reserved_ffwd_0_0[0] => element_extension2_q[0].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp404_histogram1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp404_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => lo.IN1
valid_in => flip_aux.IN1
valid_in => valid_out.OUTPUTSELECT
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall_in => flip_aux.IN1
stall_in => always0.IN1
stall_in => lo.IN1
stall_in => flip_aux.IN1
stall_out <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE
empty <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => lo.IN1
valid_in => flip_aux.IN1
valid_in => valid_out.OUTPUTSELECT
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall_in => flip_aux.IN1
stall_in => always0.IN1
stall_in => lo.IN1
stall_in => flip_aux.IN1
stall_out <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE
empty <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|dspba_delay_ver:i_masked_histogram45_delay
clk => delays[0][0].CLK
aclr => delays[0][0].ACLR
ena => delays[0][0].ENA
xin[0] => delays[0][0].DATAIN
xout[0] <= delays[0][0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_8272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8272:auto_generated.address_a[0]
address_a[1] => altera_syncram_8272:auto_generated.address_a[1]
address_a[2] => altera_syncram_8272:auto_generated.address_a[2]
address_a[3] => altera_syncram_8272:auto_generated.address_a[3]
address_a[4] => altera_syncram_8272:auto_generated.address_a[4]
address_a[5] => altera_syncram_8272:auto_generated.address_a[5]
address_a[6] => altera_syncram_8272:auto_generated.address_a[6]
address_b[0] => altera_syncram_8272:auto_generated.address_b[0]
address_b[1] => altera_syncram_8272:auto_generated.address_b[1]
address_b[2] => altera_syncram_8272:auto_generated.address_b[2]
address_b[3] => altera_syncram_8272:auto_generated.address_b[3]
address_b[4] => altera_syncram_8272:auto_generated.address_b[4]
address_b[5] => altera_syncram_8272:auto_generated.address_b[5]
address_b[6] => altera_syncram_8272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_8272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8272:auto_generated.clock0
clock1 => altera_syncram_8272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_8272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8272:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_8272:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated
aclr1 => altsyncram_j7b4:altsyncram1.aclr1
address_a[0] => altsyncram_j7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_j7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_j7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_j7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_j7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_j7b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_j7b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_j7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_j7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_j7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_j7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_j7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_j7b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_j7b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_j7b4:altsyncram1.addressstall_b
clock0 => altsyncram_j7b4:altsyncram1.clock0
clock1 => altsyncram_j7b4:altsyncram1.clock1
clocken1 => altsyncram_j7b4:altsyncram1.clocken1
data_a[0] => altsyncram_j7b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_j7b4:altsyncram1.q_b[0]
wren_a => altsyncram_j7b4:altsyncram1.wren_a


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => lo.IN1
valid_in => flip_aux.IN1
valid_in => valid_out.OUTPUTSELECT
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall_in => flip_aux.IN1
stall_in => always0.IN1
stall_in => lo.IN1
stall_in => flip_aux.IN1
stall_out <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE
empty <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => lo.IN1
valid_in => flip_aux.IN1
valid_in => valid_out.OUTPUTSELECT
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall_in => flip_aux.IN1
stall_in => always0.IN1
stall_in => lo.IN1
stall_in => flip_aux.IN1
stall_out <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE
empty <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_histogram5_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_8272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8272:auto_generated.address_a[0]
address_a[1] => altera_syncram_8272:auto_generated.address_a[1]
address_a[2] => altera_syncram_8272:auto_generated.address_a[2]
address_a[3] => altera_syncram_8272:auto_generated.address_a[3]
address_a[4] => altera_syncram_8272:auto_generated.address_a[4]
address_a[5] => altera_syncram_8272:auto_generated.address_a[5]
address_a[6] => altera_syncram_8272:auto_generated.address_a[6]
address_b[0] => altera_syncram_8272:auto_generated.address_b[0]
address_b[1] => altera_syncram_8272:auto_generated.address_b[1]
address_b[2] => altera_syncram_8272:auto_generated.address_b[2]
address_b[3] => altera_syncram_8272:auto_generated.address_b[3]
address_b[4] => altera_syncram_8272:auto_generated.address_b[4]
address_b[5] => altera_syncram_8272:auto_generated.address_b[5]
address_b[6] => altera_syncram_8272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_8272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8272:auto_generated.clock0
clock1 => altera_syncram_8272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_8272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8272:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_8272:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated
aclr1 => altsyncram_j7b4:altsyncram1.aclr1
address_a[0] => altsyncram_j7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_j7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_j7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_j7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_j7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_j7b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_j7b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_j7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_j7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_j7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_j7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_j7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_j7b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_j7b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_j7b4:altsyncram1.addressstall_b
clock0 => altsyncram_j7b4:altsyncram1.clock0
clock1 => altsyncram_j7b4:altsyncram1.clock1
clocken1 => altsyncram_j7b4:altsyncram1.clocken1
data_a[0] => altsyncram_j7b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_j7b4:altsyncram1.q_b[0]
wren_a => altsyncram_j7b4:altsyncram1.wren_a


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9
out_data_out[0] <= histogram_i_llvm_fpga_push_i1_lastiniteration_9_reg:thei_llvm_fpga_push_i1_lastiniteration_histogram9_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_push_i1_lastiniteration_9_reg:thei_llvm_fpga_push_i1_lastiniteration_histogram9_reg.out_valid_out
in_feedback_stall_in_2[0] => i_llvm_fpga_push_i1_lastiniteration_histogram1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1.feedback_out
out_feedback_valid_out_2[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_lastiniteration_histogram1_data_in_bitsignaltemp.IN1
in_keep_going[0] => i_llvm_fpga_push_i1_lastiniteration_histogram1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_lastiniteration_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|histogram_i_llvm_fpga_push_i1_lastiniteration_9_reg:thei_llvm_fpga_push_i1_lastiniteration_histogram9_reg
out_data_out[0] <= i_llvm_fpga_push_i1_lastiniteration_histogram9_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i1_lastiniteration_histogram9_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i1_lastiniteration_histogram9_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i1_lastiniteration_histogram9_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i1_lastiniteration_histogram9_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i1_lastiniteration_histogram9_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i1_lastiniteration_histogram9_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i1_lastiniteration_histogram9_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i1_lastiniteration_histogram9_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i1_lastiniteration_histogram9_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i1_lastiniteration_histogram9_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => lo.IN1
valid_in => flip_aux.IN1
valid_in => valid_out.OUTPUTSELECT
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall_in => flip_aux.IN1
stall_in => always0.IN1
stall_in => lo.IN1
stall_in => flip_aux.IN1
stall_out <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE
empty <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_histogram4_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4
out_exiting_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1.exiting_valid_out
out_data_out[0] <= histogram_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_histogram4_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_histogram4_reg.out_valid_out
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1.stall_out
in_data_in[0] => i_llvm_fpga_pipeline_keep_going_histogram1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_histogram1_valid_in_bitsignaltemp.IN1
in_initeration_in[0] => i_llvm_fpga_pipeline_keep_going_histogram1_initeration_in_bitsignaltemp.IN1
in_initeration_valid_in[0] => i_llvm_fpga_pipeline_keep_going_histogram1_initeration_valid_in_bitsignaltemp.IN1
in_not_exitcond_in[0] => i_llvm_fpga_pipeline_keep_going_histogram1_not_exitcond_in_bitsignaltemp.IN1
in_not_exitcond_valid_in[0] => i_llvm_fpga_pipeline_keep_going_histogram1_not_exitcond_valid_in_bitsignaltemp.IN1
in_pipeline_stall_in[0] => passthru_buffer_in_bitsignaltemp.IN2
out_initeration_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1.pipeline_valid_out
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|histogram_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_histogram4_reg
out_data_out[0] <= i_llvm_fpga_pipeline_keep_going_histogram4_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pipeline_keep_going_histogram4_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going_histogram4_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pipeline_keep_going_histogram4_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pipeline_keep_going_histogram4_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pipeline_keep_going_histogram4_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going_histogram4_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pipeline_keep_going_histogram4_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pipeline_keep_going_histogram4_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pipeline_keep_going_histogram4_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pipeline_keep_going_histogram4_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1
clock => clock.IN4
resetn => resetn.IN1
data_in => data_in.IN1
valid_out <= acl_push:push.valid_out
stall_in => stall_in.IN1
stall_out <= acl_pop:pop1.stall_out
valid_in => valid_in.IN1
data_out <= acl_push:push.data_out
initeration_in => initeration_in.IN1
initeration_stall_out <= acl_pop:pop1.feedback_stall_out
initeration_valid_in => initeration_valid_in.IN1
not_exitcond_in => _.IN1
not_exitcond_stall_out <= acl_pop:pop2.feedback_stall_out
not_exitcond_valid_in => not_exitcond_valid_in.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => p_stall_in.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= acl_push:push.ecc_err_status
ecc_err_status[1] <= acl_push:push.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_pop:pop1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_pop:pop1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_pop:pop2
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_pop:pop2|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => fifo_data_in[0].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
valid_in => fifo_valid_in.IN1
valid_in => comb.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= acl_data_fifo:fifo.empty
full <= acl_data_fifo:fifo.full
almost_full <= acl_data_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAB
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1|acl_push:push|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17
out_dest_data_out_1_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[32] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[33] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[34] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[35] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[36] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[37] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[38] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[39] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[40] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[41] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[42] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[43] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[44] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[45] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[46] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[47] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[48] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[49] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[50] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[51] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[52] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[53] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[54] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[55] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[56] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[57] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[58] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[59] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[60] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[61] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[62] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_dest_data_out_1_0[63] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.valid_out
in_intel_reserved_ffwd_1_0[0] => in_intel_reserved_ffwd_1_0[0].IN1
in_intel_reserved_ffwd_1_0[1] => in_intel_reserved_ffwd_1_0[1].IN1
in_intel_reserved_ffwd_1_0[2] => in_intel_reserved_ffwd_1_0[2].IN1
in_intel_reserved_ffwd_1_0[3] => in_intel_reserved_ffwd_1_0[3].IN1
in_intel_reserved_ffwd_1_0[4] => in_intel_reserved_ffwd_1_0[4].IN1
in_intel_reserved_ffwd_1_0[5] => in_intel_reserved_ffwd_1_0[5].IN1
in_intel_reserved_ffwd_1_0[6] => in_intel_reserved_ffwd_1_0[6].IN1
in_intel_reserved_ffwd_1_0[7] => in_intel_reserved_ffwd_1_0[7].IN1
in_intel_reserved_ffwd_1_0[8] => in_intel_reserved_ffwd_1_0[8].IN1
in_intel_reserved_ffwd_1_0[9] => in_intel_reserved_ffwd_1_0[9].IN1
in_intel_reserved_ffwd_1_0[10] => in_intel_reserved_ffwd_1_0[10].IN1
in_intel_reserved_ffwd_1_0[11] => in_intel_reserved_ffwd_1_0[11].IN1
in_intel_reserved_ffwd_1_0[12] => in_intel_reserved_ffwd_1_0[12].IN1
in_intel_reserved_ffwd_1_0[13] => in_intel_reserved_ffwd_1_0[13].IN1
in_intel_reserved_ffwd_1_0[14] => in_intel_reserved_ffwd_1_0[14].IN1
in_intel_reserved_ffwd_1_0[15] => in_intel_reserved_ffwd_1_0[15].IN1
in_intel_reserved_ffwd_1_0[16] => in_intel_reserved_ffwd_1_0[16].IN1
in_intel_reserved_ffwd_1_0[17] => in_intel_reserved_ffwd_1_0[17].IN1
in_intel_reserved_ffwd_1_0[18] => in_intel_reserved_ffwd_1_0[18].IN1
in_intel_reserved_ffwd_1_0[19] => in_intel_reserved_ffwd_1_0[19].IN1
in_intel_reserved_ffwd_1_0[20] => in_intel_reserved_ffwd_1_0[20].IN1
in_intel_reserved_ffwd_1_0[21] => in_intel_reserved_ffwd_1_0[21].IN1
in_intel_reserved_ffwd_1_0[22] => in_intel_reserved_ffwd_1_0[22].IN1
in_intel_reserved_ffwd_1_0[23] => in_intel_reserved_ffwd_1_0[23].IN1
in_intel_reserved_ffwd_1_0[24] => in_intel_reserved_ffwd_1_0[24].IN1
in_intel_reserved_ffwd_1_0[25] => in_intel_reserved_ffwd_1_0[25].IN1
in_intel_reserved_ffwd_1_0[26] => in_intel_reserved_ffwd_1_0[26].IN1
in_intel_reserved_ffwd_1_0[27] => in_intel_reserved_ffwd_1_0[27].IN1
in_intel_reserved_ffwd_1_0[28] => in_intel_reserved_ffwd_1_0[28].IN1
in_intel_reserved_ffwd_1_0[29] => in_intel_reserved_ffwd_1_0[29].IN1
in_intel_reserved_ffwd_1_0[30] => in_intel_reserved_ffwd_1_0[30].IN1
in_intel_reserved_ffwd_1_0[31] => in_intel_reserved_ffwd_1_0[31].IN1
in_intel_reserved_ffwd_1_0[32] => in_intel_reserved_ffwd_1_0[32].IN1
in_intel_reserved_ffwd_1_0[33] => in_intel_reserved_ffwd_1_0[33].IN1
in_intel_reserved_ffwd_1_0[34] => in_intel_reserved_ffwd_1_0[34].IN1
in_intel_reserved_ffwd_1_0[35] => in_intel_reserved_ffwd_1_0[35].IN1
in_intel_reserved_ffwd_1_0[36] => in_intel_reserved_ffwd_1_0[36].IN1
in_intel_reserved_ffwd_1_0[37] => in_intel_reserved_ffwd_1_0[37].IN1
in_intel_reserved_ffwd_1_0[38] => in_intel_reserved_ffwd_1_0[38].IN1
in_intel_reserved_ffwd_1_0[39] => in_intel_reserved_ffwd_1_0[39].IN1
in_intel_reserved_ffwd_1_0[40] => in_intel_reserved_ffwd_1_0[40].IN1
in_intel_reserved_ffwd_1_0[41] => in_intel_reserved_ffwd_1_0[41].IN1
in_intel_reserved_ffwd_1_0[42] => in_intel_reserved_ffwd_1_0[42].IN1
in_intel_reserved_ffwd_1_0[43] => in_intel_reserved_ffwd_1_0[43].IN1
in_intel_reserved_ffwd_1_0[44] => in_intel_reserved_ffwd_1_0[44].IN1
in_intel_reserved_ffwd_1_0[45] => in_intel_reserved_ffwd_1_0[45].IN1
in_intel_reserved_ffwd_1_0[46] => in_intel_reserved_ffwd_1_0[46].IN1
in_intel_reserved_ffwd_1_0[47] => in_intel_reserved_ffwd_1_0[47].IN1
in_intel_reserved_ffwd_1_0[48] => in_intel_reserved_ffwd_1_0[48].IN1
in_intel_reserved_ffwd_1_0[49] => in_intel_reserved_ffwd_1_0[49].IN1
in_intel_reserved_ffwd_1_0[50] => in_intel_reserved_ffwd_1_0[50].IN1
in_intel_reserved_ffwd_1_0[51] => in_intel_reserved_ffwd_1_0[51].IN1
in_intel_reserved_ffwd_1_0[52] => in_intel_reserved_ffwd_1_0[52].IN1
in_intel_reserved_ffwd_1_0[53] => in_intel_reserved_ffwd_1_0[53].IN1
in_intel_reserved_ffwd_1_0[54] => in_intel_reserved_ffwd_1_0[54].IN1
in_intel_reserved_ffwd_1_0[55] => in_intel_reserved_ffwd_1_0[55].IN1
in_intel_reserved_ffwd_1_0[56] => in_intel_reserved_ffwd_1_0[56].IN1
in_intel_reserved_ffwd_1_0[57] => in_intel_reserved_ffwd_1_0[57].IN1
in_intel_reserved_ffwd_1_0[58] => in_intel_reserved_ffwd_1_0[58].IN1
in_intel_reserved_ffwd_1_0[59] => in_intel_reserved_ffwd_1_0[59].IN1
in_intel_reserved_ffwd_1_0[60] => in_intel_reserved_ffwd_1_0[60].IN1
in_intel_reserved_ffwd_1_0[61] => in_intel_reserved_ffwd_1_0[61].IN1
in_intel_reserved_ffwd_1_0[62] => in_intel_reserved_ffwd_1_0[62].IN1
in_intel_reserved_ffwd_1_0[63] => in_intel_reserved_ffwd_1_0[63].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => gen_stallable.data_reg[31].DATAIN
data_in[32] => gen_stallable.data_reg[32].DATAIN
data_in[33] => gen_stallable.data_reg[33].DATAIN
data_in[34] => gen_stallable.data_reg[34].DATAIN
data_in[35] => gen_stallable.data_reg[35].DATAIN
data_in[36] => gen_stallable.data_reg[36].DATAIN
data_in[37] => gen_stallable.data_reg[37].DATAIN
data_in[38] => gen_stallable.data_reg[38].DATAIN
data_in[39] => gen_stallable.data_reg[39].DATAIN
data_in[40] => gen_stallable.data_reg[40].DATAIN
data_in[41] => gen_stallable.data_reg[41].DATAIN
data_in[42] => gen_stallable.data_reg[42].DATAIN
data_in[43] => gen_stallable.data_reg[43].DATAIN
data_in[44] => gen_stallable.data_reg[44].DATAIN
data_in[45] => gen_stallable.data_reg[45].DATAIN
data_in[46] => gen_stallable.data_reg[46].DATAIN
data_in[47] => gen_stallable.data_reg[47].DATAIN
data_in[48] => gen_stallable.data_reg[48].DATAIN
data_in[49] => gen_stallable.data_reg[49].DATAIN
data_in[50] => gen_stallable.data_reg[50].DATAIN
data_in[51] => gen_stallable.data_reg[51].DATAIN
data_in[52] => gen_stallable.data_reg[52].DATAIN
data_in[53] => gen_stallable.data_reg[53].DATAIN
data_in[54] => gen_stallable.data_reg[54].DATAIN
data_in[55] => gen_stallable.data_reg[55].DATAIN
data_in[56] => gen_stallable.data_reg[56].DATAIN
data_in[57] => gen_stallable.data_reg[57].DATAIN
data_in[58] => gen_stallable.data_reg[58].DATAIN
data_in[59] => gen_stallable.data_reg[59].DATAIN
data_in[60] => gen_stallable.data_reg[60].DATAIN
data_in[61] => gen_stallable.data_reg[61].DATAIN
data_in[62] => gen_stallable.data_reg[62].DATAIN
data_in[63] => gen_stallable.data_reg[63].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= gen_stallable.data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= gen_stallable.data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= gen_stallable.data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= gen_stallable.data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= gen_stallable.data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= gen_stallable.data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= gen_stallable.data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= gen_stallable.data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= gen_stallable.data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= gen_stallable.data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= gen_stallable.data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= gen_stallable.data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= gen_stallable.data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= gen_stallable.data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= gen_stallable.data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= gen_stallable.data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= gen_stallable.data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= gen_stallable.data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= gen_stallable.data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= gen_stallable.data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= gen_stallable.data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= gen_stallable.data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= gen_stallable.data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= gen_stallable.data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= gen_stallable.data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= gen_stallable.data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= gen_stallable.data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= gen_stallable.data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= gen_stallable.data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= gen_stallable.data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= gen_stallable.data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= gen_stallable.data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= gen_stallable.data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= gen_stallable.data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= gen_stallable.data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= gen_stallable.data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= gen_stallable.data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= gen_stallable.data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= gen_stallable.data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= gen_stallable.data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= gen_stallable.data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= gen_stallable.data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= gen_stallable.data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= gen_stallable.data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= gen_stallable.data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= gen_stallable.data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= gen_stallable.data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= gen_stallable.data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= gen_stallable.data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= gen_stallable.data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= gen_stallable.data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= gen_stallable.data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= gen_stallable.data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= gen_stallable.data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= gen_stallable.data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= gen_stallable.data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33
out_data_out[0] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[1] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[2] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[3] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[4] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[5] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[6] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[7] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[8] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[9] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[10] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[11] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[12] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[13] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[14] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[15] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[16] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[17] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[18] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[19] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[20] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[21] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[22] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[23] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[24] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[25] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[26] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[27] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[28] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[29] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[30] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_data_out[31] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg.out_valid_out
in_feedback_stall_in_7[0] => i_llvm_fpga_push_i32_i_041_push7_histogram1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_7[0] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[1] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[2] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[3] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[4] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[5] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[6] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[7] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[8] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[9] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[10] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[11] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[12] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[13] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[14] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[15] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[16] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[17] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[18] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[19] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[20] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[21] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[22] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[23] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[24] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[25] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[26] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[27] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[28] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[29] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[30] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_out_7[31] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_out
out_feedback_valid_out_7[0] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_keep_going[0] => i_llvm_fpga_push_i32_i_041_push7_histogram1_dir_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i32_i_041_push7_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback[0].IN1
data_in[1] => feedback[1].IN1
data_in[2] => feedback[2].IN1
data_in[3] => feedback[3].IN1
data_in[4] => feedback[4].IN1
data_in[5] => feedback[5].IN1
data_in[6] => feedback[6].IN1
data_in[7] => feedback[7].IN1
data_in[8] => feedback[8].IN1
data_in[9] => feedback[9].IN1
data_in[10] => feedback[10].IN1
data_in[11] => feedback[11].IN1
data_in[12] => feedback[12].IN1
data_in[13] => feedback[13].IN1
data_in[14] => feedback[14].IN1
data_in[15] => feedback[15].IN1
data_in[16] => feedback[16].IN1
data_in[17] => feedback[17].IN1
data_in[18] => feedback[18].IN1
data_in[19] => feedback[19].IN1
data_in[20] => feedback[20].IN1
data_in[21] => feedback[21].IN1
data_in[22] => feedback[22].IN1
data_in[23] => feedback[23].IN1
data_in[24] => feedback[24].IN1
data_in[25] => feedback[25].IN1
data_in[26] => feedback[26].IN1
data_in[27] => feedback[27].IN1
data_in[28] => feedback[28].IN1
data_in[29] => feedback[29].IN1
data_in[30] => feedback[30].IN1
data_in[31] => feedback[31].IN1
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= feedback[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= feedback[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= feedback[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= feedback[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= feedback[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= feedback[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= feedback[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= feedback[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= feedback[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= feedback[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= feedback[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= feedback[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= feedback[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= feedback[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= feedback[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= feedback[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= feedback[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= feedback[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= feedback[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= feedback[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= feedback[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= feedback[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= feedback[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= feedback[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= feedback[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= feedback[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= feedback[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= feedback[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= feedback[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= feedback[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= feedback[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= feedback[31].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_data_fifo:fifo.data_out
feedback_out[1] <= acl_data_fifo:fifo.data_out
feedback_out[2] <= acl_data_fifo:fifo.data_out
feedback_out[3] <= acl_data_fifo:fifo.data_out
feedback_out[4] <= acl_data_fifo:fifo.data_out
feedback_out[5] <= acl_data_fifo:fifo.data_out
feedback_out[6] <= acl_data_fifo:fifo.data_out
feedback_out[7] <= acl_data_fifo:fifo.data_out
feedback_out[8] <= acl_data_fifo:fifo.data_out
feedback_out[9] <= acl_data_fifo:fifo.data_out
feedback_out[10] <= acl_data_fifo:fifo.data_out
feedback_out[11] <= acl_data_fifo:fifo.data_out
feedback_out[12] <= acl_data_fifo:fifo.data_out
feedback_out[13] <= acl_data_fifo:fifo.data_out
feedback_out[14] <= acl_data_fifo:fifo.data_out
feedback_out[15] <= acl_data_fifo:fifo.data_out
feedback_out[16] <= acl_data_fifo:fifo.data_out
feedback_out[17] <= acl_data_fifo:fifo.data_out
feedback_out[18] <= acl_data_fifo:fifo.data_out
feedback_out[19] <= acl_data_fifo:fifo.data_out
feedback_out[20] <= acl_data_fifo:fifo.data_out
feedback_out[21] <= acl_data_fifo:fifo.data_out
feedback_out[22] <= acl_data_fifo:fifo.data_out
feedback_out[23] <= acl_data_fifo:fifo.data_out
feedback_out[24] <= acl_data_fifo:fifo.data_out
feedback_out[25] <= acl_data_fifo:fifo.data_out
feedback_out[26] <= acl_data_fifo:fifo.data_out
feedback_out[27] <= acl_data_fifo:fifo.data_out
feedback_out[28] <= acl_data_fifo:fifo.data_out
feedback_out[29] <= acl_data_fifo:fifo.data_out
feedback_out[30] <= acl_data_fifo:fifo.data_out
feedback_out[31] <= acl_data_fifo:fifo.data_out
feedback_valid_out <= acl_data_fifo:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo
clock => clock.IN3
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_staging_reg:staging_reg.o_data
data_out[1] <= acl_staging_reg:staging_reg.o_data
data_out[2] <= acl_staging_reg:staging_reg.o_data
data_out[3] <= acl_staging_reg:staging_reg.o_data
data_out[4] <= acl_staging_reg:staging_reg.o_data
data_out[5] <= acl_staging_reg:staging_reg.o_data
data_out[6] <= acl_staging_reg:staging_reg.o_data
data_out[7] <= acl_staging_reg:staging_reg.o_data
data_out[8] <= acl_staging_reg:staging_reg.o_data
data_out[9] <= acl_staging_reg:staging_reg.o_data
data_out[10] <= acl_staging_reg:staging_reg.o_data
data_out[11] <= acl_staging_reg:staging_reg.o_data
data_out[12] <= acl_staging_reg:staging_reg.o_data
data_out[13] <= acl_staging_reg:staging_reg.o_data
data_out[14] <= acl_staging_reg:staging_reg.o_data
data_out[15] <= acl_staging_reg:staging_reg.o_data
data_out[16] <= acl_staging_reg:staging_reg.o_data
data_out[17] <= acl_staging_reg:staging_reg.o_data
data_out[18] <= acl_staging_reg:staging_reg.o_data
data_out[19] <= acl_staging_reg:staging_reg.o_data
data_out[20] <= acl_staging_reg:staging_reg.o_data
data_out[21] <= acl_staging_reg:staging_reg.o_data
data_out[22] <= acl_staging_reg:staging_reg.o_data
data_out[23] <= acl_staging_reg:staging_reg.o_data
data_out[24] <= acl_staging_reg:staging_reg.o_data
data_out[25] <= acl_staging_reg:staging_reg.o_data
data_out[26] <= acl_staging_reg:staging_reg.o_data
data_out[27] <= acl_staging_reg:staging_reg.o_data
data_out[28] <= acl_staging_reg:staging_reg.o_data
data_out[29] <= acl_staging_reg:staging_reg.o_data
data_out[30] <= acl_staging_reg:staging_reg.o_data
data_out[31] <= acl_staging_reg:staging_reg.o_data
valid_in => valid_in.IN1
valid_out <= acl_staging_reg:staging_reg.o_valid
stall_in => stall_in.IN1
stall_out <= acl_data_fifo:fifo.stall_out
ecc_err_status[0] <= acl_data_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_data_fifo:fifo.ecc_err_status
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= almost_full_counter[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= acl_ll_fifo:fifo.data_out
data_out[1] <= acl_ll_fifo:fifo.data_out
data_out[2] <= acl_ll_fifo:fifo.data_out
data_out[3] <= acl_ll_fifo:fifo.data_out
data_out[4] <= acl_ll_fifo:fifo.data_out
data_out[5] <= acl_ll_fifo:fifo.data_out
data_out[6] <= acl_ll_fifo:fifo.data_out
data_out[7] <= acl_ll_fifo:fifo.data_out
data_out[8] <= acl_ll_fifo:fifo.data_out
data_out[9] <= acl_ll_fifo:fifo.data_out
data_out[10] <= acl_ll_fifo:fifo.data_out
data_out[11] <= acl_ll_fifo:fifo.data_out
data_out[12] <= acl_ll_fifo:fifo.data_out
data_out[13] <= acl_ll_fifo:fifo.data_out
data_out[14] <= acl_ll_fifo:fifo.data_out
data_out[15] <= acl_ll_fifo:fifo.data_out
data_out[16] <= acl_ll_fifo:fifo.data_out
data_out[17] <= acl_ll_fifo:fifo.data_out
data_out[18] <= acl_ll_fifo:fifo.data_out
data_out[19] <= acl_ll_fifo:fifo.data_out
data_out[20] <= acl_ll_fifo:fifo.data_out
data_out[21] <= acl_ll_fifo:fifo.data_out
data_out[22] <= acl_ll_fifo:fifo.data_out
data_out[23] <= acl_ll_fifo:fifo.data_out
data_out[24] <= acl_ll_fifo:fifo.data_out
data_out[25] <= acl_ll_fifo:fifo.data_out
data_out[26] <= acl_ll_fifo:fifo.data_out
data_out[27] <= acl_ll_fifo:fifo.data_out
data_out[28] <= acl_ll_fifo:fifo.data_out
data_out[29] <= acl_ll_fifo:fifo.data_out
data_out[30] <= acl_ll_fifo:fifo.data_out
data_out[31] <= acl_ll_fifo:fifo.data_out
valid_in => write.IN1
valid_out <= acl_ll_fifo:fifo.empty
stall_in => stall_out.IN1
stall_in => read.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
empty <= acl_ll_fifo:fifo.empty
full <= acl_ll_fifo:fifo.full
almost_full <= acl_ll_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAA
data_in[1] => data.DATAB
data_in[1] => data.DATAA
data_in[2] => data.DATAB
data_in[2] => data.DATAA
data_in[3] => data.DATAB
data_in[3] => data.DATAA
data_in[4] => data.DATAB
data_in[4] => data.DATAA
data_in[5] => data.DATAB
data_in[5] => data.DATAA
data_in[6] => data.DATAB
data_in[6] => data.DATAA
data_in[7] => data.DATAB
data_in[7] => data.DATAA
data_in[8] => data.DATAB
data_in[8] => data.DATAA
data_in[9] => data.DATAB
data_in[9] => data.DATAA
data_in[10] => data.DATAB
data_in[10] => data.DATAA
data_in[11] => data.DATAB
data_in[11] => data.DATAA
data_in[12] => data.DATAB
data_in[12] => data.DATAA
data_in[13] => data.DATAB
data_in[13] => data.DATAA
data_in[14] => data.DATAB
data_in[14] => data.DATAA
data_in[15] => data.DATAB
data_in[15] => data.DATAA
data_in[16] => data.DATAB
data_in[16] => data.DATAA
data_in[17] => data.DATAB
data_in[17] => data.DATAA
data_in[18] => data.DATAB
data_in[18] => data.DATAA
data_in[19] => data.DATAB
data_in[19] => data.DATAA
data_in[20] => data.DATAB
data_in[20] => data.DATAA
data_in[21] => data.DATAB
data_in[21] => data.DATAA
data_in[22] => data.DATAB
data_in[22] => data.DATAA
data_in[23] => data.DATAB
data_in[23] => data.DATAA
data_in[24] => data.DATAB
data_in[24] => data.DATAA
data_in[25] => data.DATAB
data_in[25] => data.DATAA
data_in[26] => data.DATAB
data_in[26] => data.DATAA
data_in[27] => data.DATAB
data_in[27] => data.DATAA
data_in[28] => data.DATAB
data_in[28] => data.DATAA
data_in[29] => data.DATAB
data_in[29] => data.DATAA
data_in[30] => data.DATAB
data_in[30] => data.DATAA
data_in[31] => data.DATAB
data_in[31] => data.DATAA
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data[0][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data[0][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data[0][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data[0][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data[0][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data[0][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data[0][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data[0][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data[0][16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data[0][17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data[0][18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data[0][19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data[0][20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data[0][21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data[0][22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data[0][23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data[0][24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data[0][25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data[0][26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data[0][27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data[0][28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data[0][29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data[0][30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data[0][31].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg
out_data_out[0] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[3].DATAIN
in_data_in[4] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[4].DATAIN
in_data_in[5] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[5].DATAIN
in_data_in[6] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[6].DATAIN
in_data_in[7] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[7].DATAIN
in_data_in[8] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[8].DATAIN
in_data_in[9] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[9].DATAIN
in_data_in[10] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[10].DATAIN
in_data_in[11] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[11].DATAIN
in_data_in[12] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[12].DATAIN
in_data_in[13] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[13].DATAIN
in_data_in[14] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[14].DATAIN
in_data_in[15] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[15].DATAIN
in_data_in[16] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[16].DATAIN
in_data_in[17] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[17].DATAIN
in_data_in[18] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[18].DATAIN
in_data_in[19] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[19].DATAIN
in_data_in[20] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[20].DATAIN
in_data_in[21] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[21].DATAIN
in_data_in[22] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[22].DATAIN
in_data_in[23] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[23].DATAIN
in_data_in[24] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[24].DATAIN
in_data_in[25] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[25].DATAIN
in_data_in[26] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[26].DATAIN
in_data_in[27] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[27].DATAIN
in_data_in[28] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[28].DATAIN
in_data_in[29] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[29].DATAIN
in_data_in[30] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[30].DATAIN
in_data_in[31] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[31].DATAIN
in_valid_in[0] => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[4].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[5].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[6].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[7].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[8].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[9].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[10].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[11].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[12].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[13].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[14].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[15].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[16].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[17].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[18].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[19].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[20].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[21].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[22].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[23].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[24].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[25].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[26].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[27].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[28].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[29].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[30].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[31].CLK
clock => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[4].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[5].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[6].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[7].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[8].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[9].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[10].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[11].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[12].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[13].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[14].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[15].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[16].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[17].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[18].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[19].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[20].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[21].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[22].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[23].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[24].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[25].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[26].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[27].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[28].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[29].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[30].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_data_reg_q[31].ACLR
resetn => i_llvm_fpga_push_i32_i_041_push7_histogram33_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15
out_data_out[0] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[1] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[2] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[3] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[4] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[5] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[6] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[7] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[8] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[9] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[10] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[11] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[12] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[13] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[14] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[15] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[16] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[17] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[18] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[19] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[20] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[21] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[22] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[23] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[24] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[25] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[26] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[27] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[28] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[29] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[30] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_data_out[31] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg.out_valid_out
in_feedback_in_7[0] => in_feedback_in_7[0].IN1
in_feedback_in_7[1] => in_feedback_in_7[1].IN1
in_feedback_in_7[2] => in_feedback_in_7[2].IN1
in_feedback_in_7[3] => in_feedback_in_7[3].IN1
in_feedback_in_7[4] => in_feedback_in_7[4].IN1
in_feedback_in_7[5] => in_feedback_in_7[5].IN1
in_feedback_in_7[6] => in_feedback_in_7[6].IN1
in_feedback_in_7[7] => in_feedback_in_7[7].IN1
in_feedback_in_7[8] => in_feedback_in_7[8].IN1
in_feedback_in_7[9] => in_feedback_in_7[9].IN1
in_feedback_in_7[10] => in_feedback_in_7[10].IN1
in_feedback_in_7[11] => in_feedback_in_7[11].IN1
in_feedback_in_7[12] => in_feedback_in_7[12].IN1
in_feedback_in_7[13] => in_feedback_in_7[13].IN1
in_feedback_in_7[14] => in_feedback_in_7[14].IN1
in_feedback_in_7[15] => in_feedback_in_7[15].IN1
in_feedback_in_7[16] => in_feedback_in_7[16].IN1
in_feedback_in_7[17] => in_feedback_in_7[17].IN1
in_feedback_in_7[18] => in_feedback_in_7[18].IN1
in_feedback_in_7[19] => in_feedback_in_7[19].IN1
in_feedback_in_7[20] => in_feedback_in_7[20].IN1
in_feedback_in_7[21] => in_feedback_in_7[21].IN1
in_feedback_in_7[22] => in_feedback_in_7[22].IN1
in_feedback_in_7[23] => in_feedback_in_7[23].IN1
in_feedback_in_7[24] => in_feedback_in_7[24].IN1
in_feedback_in_7[25] => in_feedback_in_7[25].IN1
in_feedback_in_7[26] => in_feedback_in_7[26].IN1
in_feedback_in_7[27] => in_feedback_in_7[27].IN1
in_feedback_in_7[28] => in_feedback_in_7[28].IN1
in_feedback_in_7[29] => in_feedback_in_7[29].IN1
in_feedback_in_7[30] => in_feedback_in_7[30].IN1
in_feedback_in_7[31] => in_feedback_in_7[31].IN1
in_feedback_valid_in_7[0] => i_llvm_fpga_pop_i32_i_041_pop7_histogram1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_7[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_041_pop7_histogram1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i32_i_041_pop7_histogram1.stall_out
in_data_in[0] => in_data_in[0].IN1
in_data_in[1] => in_data_in[1].IN1
in_data_in[2] => in_data_in[2].IN1
in_data_in[3] => in_data_in[3].IN1
in_data_in[4] => in_data_in[4].IN1
in_data_in[5] => in_data_in[5].IN1
in_data_in[6] => in_data_in[6].IN1
in_data_in[7] => in_data_in[7].IN1
in_data_in[8] => in_data_in[8].IN1
in_data_in[9] => in_data_in[9].IN1
in_data_in[10] => in_data_in[10].IN1
in_data_in[11] => in_data_in[11].IN1
in_data_in[12] => in_data_in[12].IN1
in_data_in[13] => in_data_in[13].IN1
in_data_in[14] => in_data_in[14].IN1
in_data_in[15] => in_data_in[15].IN1
in_data_in[16] => in_data_in[16].IN1
in_data_in[17] => in_data_in[17].IN1
in_data_in[18] => in_data_in[18].IN1
in_data_in[19] => in_data_in[19].IN1
in_data_in[20] => in_data_in[20].IN1
in_data_in[21] => in_data_in[21].IN1
in_data_in[22] => in_data_in[22].IN1
in_data_in[23] => in_data_in[23].IN1
in_data_in[24] => in_data_in[24].IN1
in_data_in[25] => in_data_in[25].IN1
in_data_in[26] => in_data_in[26].IN1
in_data_in[27] => in_data_in[27].IN1
in_data_in[28] => in_data_in[28].IN1
in_data_in[29] => in_data_in[29].IN1
in_data_in[30] => in_data_in[30].IN1
in_data_in[31] => in_data_in[31].IN1
in_dir[0] => i_llvm_fpga_pop_i32_i_041_pop7_histogram1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i32_i_041_pop7_histogram1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i32_i_041_pop7_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|acl_pop:thei_llvm_fpga_pop_i32_i_041_pop7_histogram1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => data_out.OUTPUTSELECT
dir => stall_out.IN0
dir => feedback_downstream.IN0
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
data_in[16] => data_out.DATAA
data_in[17] => data_out.DATAA
data_in[18] => data_out.DATAA
data_in[19] => data_out.DATAA
data_in[20] => data_out.DATAA
data_in[21] => data_out.DATAA
data_in[22] => data_out.DATAA
data_in[23] => data_out.DATAA
data_in[24] => data_out.DATAA
data_in[25] => data_out.DATAA
data_in[26] => data_out.DATAA
data_in[27] => data_out.DATAA
data_in[28] => data_out.DATAA
data_in[29] => data_out.DATAA
data_in[30] => data_out.DATAA
data_in[31] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_in[1] => data_out.DATAB
feedback_in[2] => data_out.DATAB
feedback_in[3] => data_out.DATAB
feedback_in[4] => data_out.DATAB
feedback_in[5] => data_out.DATAB
feedback_in[6] => data_out.DATAB
feedback_in[7] => data_out.DATAB
feedback_in[8] => data_out.DATAB
feedback_in[9] => data_out.DATAB
feedback_in[10] => data_out.DATAB
feedback_in[11] => data_out.DATAB
feedback_in[12] => data_out.DATAB
feedback_in[13] => data_out.DATAB
feedback_in[14] => data_out.DATAB
feedback_in[15] => data_out.DATAB
feedback_in[16] => data_out.DATAB
feedback_in[17] => data_out.DATAB
feedback_in[18] => data_out.DATAB
feedback_in[19] => data_out.DATAB
feedback_in[20] => data_out.DATAB
feedback_in[21] => data_out.DATAB
feedback_in[22] => data_out.DATAB
feedback_in[23] => data_out.DATAB
feedback_in[24] => data_out.DATAB
feedback_in[25] => data_out.DATAB
feedback_in[26] => data_out.DATAB
feedback_in[27] => data_out.DATAB
feedback_in[28] => data_out.DATAB
feedback_in[29] => data_out.DATAB
feedback_in[30] => data_out.DATAB
feedback_in[31] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|acl_pop:thei_llvm_fpga_pop_i32_i_041_pop7_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15|histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg
out_data_out[0] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[0].DATAIN
in_data_in[1] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[1].DATAIN
in_data_in[2] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[2].DATAIN
in_data_in[3] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[3].DATAIN
in_data_in[4] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[4].DATAIN
in_data_in[5] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[5].DATAIN
in_data_in[6] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[6].DATAIN
in_data_in[7] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[7].DATAIN
in_data_in[8] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[8].DATAIN
in_data_in[9] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[9].DATAIN
in_data_in[10] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[10].DATAIN
in_data_in[11] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[11].DATAIN
in_data_in[12] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[12].DATAIN
in_data_in[13] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[13].DATAIN
in_data_in[14] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[14].DATAIN
in_data_in[15] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[15].DATAIN
in_data_in[16] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[16].DATAIN
in_data_in[17] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[17].DATAIN
in_data_in[18] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[18].DATAIN
in_data_in[19] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[19].DATAIN
in_data_in[20] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[20].DATAIN
in_data_in[21] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[21].DATAIN
in_data_in[22] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[22].DATAIN
in_data_in[23] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[23].DATAIN
in_data_in[24] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[24].DATAIN
in_data_in[25] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[25].DATAIN
in_data_in[26] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[26].DATAIN
in_data_in[27] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[27].DATAIN
in_data_in[28] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[28].DATAIN
in_data_in[29] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[29].DATAIN
in_data_in[30] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[30].DATAIN
in_data_in[31] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[31].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[1].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[2].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[3].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[4].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[5].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[6].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[7].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[8].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[9].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[10].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[11].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[12].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[13].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[14].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[15].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[16].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[17].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[18].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[19].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[20].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[21].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[22].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[23].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[24].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[25].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[26].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[27].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[28].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[29].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[30].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[31].CLK
clock => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[1].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[2].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[3].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[4].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[5].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[6].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[7].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[8].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[9].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[10].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[11].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[12].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[13].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[14].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[15].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[16].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[17].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[18].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[19].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[20].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[21].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[22].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[23].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[24].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[25].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[26].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[27].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[28].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[29].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[30].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_data_reg_q[31].ACLR
resetn => i_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_8272:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8272:auto_generated.address_a[0]
address_a[1] => altera_syncram_8272:auto_generated.address_a[1]
address_a[2] => altera_syncram_8272:auto_generated.address_a[2]
address_a[3] => altera_syncram_8272:auto_generated.address_a[3]
address_a[4] => altera_syncram_8272:auto_generated.address_a[4]
address_a[5] => altera_syncram_8272:auto_generated.address_a[5]
address_a[6] => altera_syncram_8272:auto_generated.address_a[6]
address_b[0] => altera_syncram_8272:auto_generated.address_b[0]
address_b[1] => altera_syncram_8272:auto_generated.address_b[1]
address_b[2] => altera_syncram_8272:auto_generated.address_b[2]
address_b[3] => altera_syncram_8272:auto_generated.address_b[3]
address_b[4] => altera_syncram_8272:auto_generated.address_b[4]
address_b[5] => altera_syncram_8272:auto_generated.address_b[5]
address_b[6] => altera_syncram_8272:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_8272:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8272:auto_generated.clock0
clock1 => altera_syncram_8272:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_8272:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8272:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_8272:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8272:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated
aclr1 => altsyncram_j7b4:altsyncram1.aclr1
address_a[0] => altsyncram_j7b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_j7b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_j7b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_j7b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_j7b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_j7b4:altsyncram1.address_a[5]
address_a[6] => altsyncram_j7b4:altsyncram1.address_a[6]
address_b[0] => altsyncram_j7b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_j7b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_j7b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_j7b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_j7b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_j7b4:altsyncram1.address_b[5]
address_b[6] => altsyncram_j7b4:altsyncram1.address_b[6]
addressstall_b => altsyncram_j7b4:altsyncram1.addressstall_b
clock0 => altsyncram_j7b4:altsyncram1.clock0
clock1 => altsyncram_j7b4:altsyncram1.clock1
clocken1 => altsyncram_j7b4:altsyncram1.clocken1
data_a[0] => altsyncram_j7b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_j7b4:altsyncram1.q_b[0]
wren_a => altsyncram_j7b4:altsyncram1.wren_a


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state
state[6] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
clock => state[6]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
aclrn => state[6]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[6] <= state[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => lo.IN1
valid_in => flip_aux.IN1
valid_in => valid_out.OUTPUTSELECT
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall_in => flip_aux.IN1
stall_in => always0.IN1
stall_in => lo.IN1
stall_in => flip_aux.IN1
stall_out <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE
empty <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_6_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => lo.IN1
valid_in => flip_aux.IN1
valid_in => valid_out.OUTPUTSELECT
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall_in => flip_aux.IN1
stall_in => always0.IN1
stall_in => lo.IN1
stall_in => flip_aux.IN1
stall_out <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE
empty <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_4_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => lo.IN1
valid_in => flip_aux.IN1
valid_in => valid_out.OUTPUTSELECT
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall_in => flip_aux.IN1
stall_in => always0.IN1
stall_in => lo.IN1
stall_in => flip_aux.IN1
stall_out <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE
empty <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13
out_dest_data_out_0_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram1.valid_out
in_intel_reserved_ffwd_0_0[0] => element_extension2_q[0].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp405_histogram1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_i1_cmp405_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => lo.IN1
valid_in => flip_aux.IN1
valid_in => valid_out.OUTPUTSELECT
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall_in => flip_aux.IN1
stall_in => always0.IN1
stall_in => lo.IN1
stall_in => flip_aux.IN1
stall_out <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE
empty <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_2_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => lo.IN1
valid_in => flip_aux.IN1
valid_in => valid_out.OUTPUTSELECT
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall_in => flip_aux.IN1
stall_in => always0.IN1
stall_in => lo.IN1
stall_in => flip_aux.IN1
stall_out <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE
empty <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_B2_merge_reg:thehistogram_B2_merge_reg_aunroll_x
out_data_out_0_tpl[0] <= histogram_B2_merge_reg_data_reg_0_x_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= histogram_B2_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_data_in_0_tpl[0] => histogram_B2_merge_reg_data_reg_0_x_q[0].DATAIN
in_valid_in[0] => histogram_B2_merge_reg_valid_reg_q[0].DATAIN
in_stall_in[0] => histogram_B2_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_histogram_B2_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= histogram_B2_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
clock => histogram_B2_merge_reg_data_reg_0_x_q[0].CLK
clock => histogram_B2_merge_reg_valid_reg_q[0].CLK
resetn => histogram_B2_merge_reg_data_reg_0_x_q[0].ACLR
resetn => histogram_B2_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => lo.IN1
valid_in => flip_aux.IN1
valid_in => valid_out.OUTPUTSELECT
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stall_in => flip_aux.IN1
stall_in => always0.IN1
stall_in => lo.IN1
stall_in => flip_aux.IN1
stall_out <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE
empty <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_large.approx_full.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26
out_dest_data_out_3_0[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[1] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[2] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[3] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[4] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[5] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[6] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[7] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[8] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[9] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[10] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[11] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[12] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[13] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[14] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[15] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[16] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[17] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[18] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[19] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[20] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[21] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[22] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[23] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[24] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[25] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[26] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[27] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[28] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[29] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[30] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[31] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[32] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[33] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[34] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[35] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[36] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[37] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[38] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[39] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[40] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[41] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[42] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[43] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[44] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[45] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[46] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[47] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[48] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[49] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[50] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[51] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[52] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[53] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[54] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[55] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[56] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[57] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[58] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[59] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[60] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[61] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[62] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_dest_data_out_3_0[63] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.data_out
out_valid_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.valid_out
in_intel_reserved_ffwd_3_0[0] => in_intel_reserved_ffwd_3_0[0].IN1
in_intel_reserved_ffwd_3_0[1] => in_intel_reserved_ffwd_3_0[1].IN1
in_intel_reserved_ffwd_3_0[2] => in_intel_reserved_ffwd_3_0[2].IN1
in_intel_reserved_ffwd_3_0[3] => in_intel_reserved_ffwd_3_0[3].IN1
in_intel_reserved_ffwd_3_0[4] => in_intel_reserved_ffwd_3_0[4].IN1
in_intel_reserved_ffwd_3_0[5] => in_intel_reserved_ffwd_3_0[5].IN1
in_intel_reserved_ffwd_3_0[6] => in_intel_reserved_ffwd_3_0[6].IN1
in_intel_reserved_ffwd_3_0[7] => in_intel_reserved_ffwd_3_0[7].IN1
in_intel_reserved_ffwd_3_0[8] => in_intel_reserved_ffwd_3_0[8].IN1
in_intel_reserved_ffwd_3_0[9] => in_intel_reserved_ffwd_3_0[9].IN1
in_intel_reserved_ffwd_3_0[10] => in_intel_reserved_ffwd_3_0[10].IN1
in_intel_reserved_ffwd_3_0[11] => in_intel_reserved_ffwd_3_0[11].IN1
in_intel_reserved_ffwd_3_0[12] => in_intel_reserved_ffwd_3_0[12].IN1
in_intel_reserved_ffwd_3_0[13] => in_intel_reserved_ffwd_3_0[13].IN1
in_intel_reserved_ffwd_3_0[14] => in_intel_reserved_ffwd_3_0[14].IN1
in_intel_reserved_ffwd_3_0[15] => in_intel_reserved_ffwd_3_0[15].IN1
in_intel_reserved_ffwd_3_0[16] => in_intel_reserved_ffwd_3_0[16].IN1
in_intel_reserved_ffwd_3_0[17] => in_intel_reserved_ffwd_3_0[17].IN1
in_intel_reserved_ffwd_3_0[18] => in_intel_reserved_ffwd_3_0[18].IN1
in_intel_reserved_ffwd_3_0[19] => in_intel_reserved_ffwd_3_0[19].IN1
in_intel_reserved_ffwd_3_0[20] => in_intel_reserved_ffwd_3_0[20].IN1
in_intel_reserved_ffwd_3_0[21] => in_intel_reserved_ffwd_3_0[21].IN1
in_intel_reserved_ffwd_3_0[22] => in_intel_reserved_ffwd_3_0[22].IN1
in_intel_reserved_ffwd_3_0[23] => in_intel_reserved_ffwd_3_0[23].IN1
in_intel_reserved_ffwd_3_0[24] => in_intel_reserved_ffwd_3_0[24].IN1
in_intel_reserved_ffwd_3_0[25] => in_intel_reserved_ffwd_3_0[25].IN1
in_intel_reserved_ffwd_3_0[26] => in_intel_reserved_ffwd_3_0[26].IN1
in_intel_reserved_ffwd_3_0[27] => in_intel_reserved_ffwd_3_0[27].IN1
in_intel_reserved_ffwd_3_0[28] => in_intel_reserved_ffwd_3_0[28].IN1
in_intel_reserved_ffwd_3_0[29] => in_intel_reserved_ffwd_3_0[29].IN1
in_intel_reserved_ffwd_3_0[30] => in_intel_reserved_ffwd_3_0[30].IN1
in_intel_reserved_ffwd_3_0[31] => in_intel_reserved_ffwd_3_0[31].IN1
in_intel_reserved_ffwd_3_0[32] => in_intel_reserved_ffwd_3_0[32].IN1
in_intel_reserved_ffwd_3_0[33] => in_intel_reserved_ffwd_3_0[33].IN1
in_intel_reserved_ffwd_3_0[34] => in_intel_reserved_ffwd_3_0[34].IN1
in_intel_reserved_ffwd_3_0[35] => in_intel_reserved_ffwd_3_0[35].IN1
in_intel_reserved_ffwd_3_0[36] => in_intel_reserved_ffwd_3_0[36].IN1
in_intel_reserved_ffwd_3_0[37] => in_intel_reserved_ffwd_3_0[37].IN1
in_intel_reserved_ffwd_3_0[38] => in_intel_reserved_ffwd_3_0[38].IN1
in_intel_reserved_ffwd_3_0[39] => in_intel_reserved_ffwd_3_0[39].IN1
in_intel_reserved_ffwd_3_0[40] => in_intel_reserved_ffwd_3_0[40].IN1
in_intel_reserved_ffwd_3_0[41] => in_intel_reserved_ffwd_3_0[41].IN1
in_intel_reserved_ffwd_3_0[42] => in_intel_reserved_ffwd_3_0[42].IN1
in_intel_reserved_ffwd_3_0[43] => in_intel_reserved_ffwd_3_0[43].IN1
in_intel_reserved_ffwd_3_0[44] => in_intel_reserved_ffwd_3_0[44].IN1
in_intel_reserved_ffwd_3_0[45] => in_intel_reserved_ffwd_3_0[45].IN1
in_intel_reserved_ffwd_3_0[46] => in_intel_reserved_ffwd_3_0[46].IN1
in_intel_reserved_ffwd_3_0[47] => in_intel_reserved_ffwd_3_0[47].IN1
in_intel_reserved_ffwd_3_0[48] => in_intel_reserved_ffwd_3_0[48].IN1
in_intel_reserved_ffwd_3_0[49] => in_intel_reserved_ffwd_3_0[49].IN1
in_intel_reserved_ffwd_3_0[50] => in_intel_reserved_ffwd_3_0[50].IN1
in_intel_reserved_ffwd_3_0[51] => in_intel_reserved_ffwd_3_0[51].IN1
in_intel_reserved_ffwd_3_0[52] => in_intel_reserved_ffwd_3_0[52].IN1
in_intel_reserved_ffwd_3_0[53] => in_intel_reserved_ffwd_3_0[53].IN1
in_intel_reserved_ffwd_3_0[54] => in_intel_reserved_ffwd_3_0[54].IN1
in_intel_reserved_ffwd_3_0[55] => in_intel_reserved_ffwd_3_0[55].IN1
in_intel_reserved_ffwd_3_0[56] => in_intel_reserved_ffwd_3_0[56].IN1
in_intel_reserved_ffwd_3_0[57] => in_intel_reserved_ffwd_3_0[57].IN1
in_intel_reserved_ffwd_3_0[58] => in_intel_reserved_ffwd_3_0[58].IN1
in_intel_reserved_ffwd_3_0[59] => in_intel_reserved_ffwd_3_0[59].IN1
in_intel_reserved_ffwd_3_0[60] => in_intel_reserved_ffwd_3_0[60].IN1
in_intel_reserved_ffwd_3_0[61] => in_intel_reserved_ffwd_3_0[61].IN1
in_intel_reserved_ffwd_3_0[62] => in_intel_reserved_ffwd_3_0[62].IN1
in_intel_reserved_ffwd_3_0[63] => in_intel_reserved_ffwd_3_0[63].IN1
in_stall_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1.stall_out
in_valid_in[0] => i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => gen_stallable.data_reg[0].DATAIN
data_in[1] => gen_stallable.data_reg[1].DATAIN
data_in[2] => gen_stallable.data_reg[2].DATAIN
data_in[3] => gen_stallable.data_reg[3].DATAIN
data_in[4] => gen_stallable.data_reg[4].DATAIN
data_in[5] => gen_stallable.data_reg[5].DATAIN
data_in[6] => gen_stallable.data_reg[6].DATAIN
data_in[7] => gen_stallable.data_reg[7].DATAIN
data_in[8] => gen_stallable.data_reg[8].DATAIN
data_in[9] => gen_stallable.data_reg[9].DATAIN
data_in[10] => gen_stallable.data_reg[10].DATAIN
data_in[11] => gen_stallable.data_reg[11].DATAIN
data_in[12] => gen_stallable.data_reg[12].DATAIN
data_in[13] => gen_stallable.data_reg[13].DATAIN
data_in[14] => gen_stallable.data_reg[14].DATAIN
data_in[15] => gen_stallable.data_reg[15].DATAIN
data_in[16] => gen_stallable.data_reg[16].DATAIN
data_in[17] => gen_stallable.data_reg[17].DATAIN
data_in[18] => gen_stallable.data_reg[18].DATAIN
data_in[19] => gen_stallable.data_reg[19].DATAIN
data_in[20] => gen_stallable.data_reg[20].DATAIN
data_in[21] => gen_stallable.data_reg[21].DATAIN
data_in[22] => gen_stallable.data_reg[22].DATAIN
data_in[23] => gen_stallable.data_reg[23].DATAIN
data_in[24] => gen_stallable.data_reg[24].DATAIN
data_in[25] => gen_stallable.data_reg[25].DATAIN
data_in[26] => gen_stallable.data_reg[26].DATAIN
data_in[27] => gen_stallable.data_reg[27].DATAIN
data_in[28] => gen_stallable.data_reg[28].DATAIN
data_in[29] => gen_stallable.data_reg[29].DATAIN
data_in[30] => gen_stallable.data_reg[30].DATAIN
data_in[31] => gen_stallable.data_reg[31].DATAIN
data_in[32] => gen_stallable.data_reg[32].DATAIN
data_in[33] => gen_stallable.data_reg[33].DATAIN
data_in[34] => gen_stallable.data_reg[34].DATAIN
data_in[35] => gen_stallable.data_reg[35].DATAIN
data_in[36] => gen_stallable.data_reg[36].DATAIN
data_in[37] => gen_stallable.data_reg[37].DATAIN
data_in[38] => gen_stallable.data_reg[38].DATAIN
data_in[39] => gen_stallable.data_reg[39].DATAIN
data_in[40] => gen_stallable.data_reg[40].DATAIN
data_in[41] => gen_stallable.data_reg[41].DATAIN
data_in[42] => gen_stallable.data_reg[42].DATAIN
data_in[43] => gen_stallable.data_reg[43].DATAIN
data_in[44] => gen_stallable.data_reg[44].DATAIN
data_in[45] => gen_stallable.data_reg[45].DATAIN
data_in[46] => gen_stallable.data_reg[46].DATAIN
data_in[47] => gen_stallable.data_reg[47].DATAIN
data_in[48] => gen_stallable.data_reg[48].DATAIN
data_in[49] => gen_stallable.data_reg[49].DATAIN
data_in[50] => gen_stallable.data_reg[50].DATAIN
data_in[51] => gen_stallable.data_reg[51].DATAIN
data_in[52] => gen_stallable.data_reg[52].DATAIN
data_in[53] => gen_stallable.data_reg[53].DATAIN
data_in[54] => gen_stallable.data_reg[54].DATAIN
data_in[55] => gen_stallable.data_reg[55].DATAIN
data_in[56] => gen_stallable.data_reg[56].DATAIN
data_in[57] => gen_stallable.data_reg[57].DATAIN
data_in[58] => gen_stallable.data_reg[58].DATAIN
data_in[59] => gen_stallable.data_reg[59].DATAIN
data_in[60] => gen_stallable.data_reg[60].DATAIN
data_in[61] => gen_stallable.data_reg[61].DATAIN
data_in[62] => gen_stallable.data_reg[62].DATAIN
data_in[63] => gen_stallable.data_reg[63].DATAIN
valid_in => always1.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= gen_stallable.data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= gen_stallable.data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= gen_stallable.data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= gen_stallable.data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= gen_stallable.data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= gen_stallable.data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= gen_stallable.data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= gen_stallable.data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= gen_stallable.data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= gen_stallable.data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= gen_stallable.data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= gen_stallable.data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= gen_stallable.data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= gen_stallable.data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= gen_stallable.data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= gen_stallable.data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= gen_stallable.data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= gen_stallable.data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= gen_stallable.data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= gen_stallable.data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= gen_stallable.data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= gen_stallable.data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= gen_stallable.data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= gen_stallable.data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= gen_stallable.data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= gen_stallable.data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= gen_stallable.data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= gen_stallable.data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= gen_stallable.data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= gen_stallable.data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= gen_stallable.data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= gen_stallable.data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= gen_stallable.data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= gen_stallable.data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= gen_stallable.data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= gen_stallable.data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= gen_stallable.data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= gen_stallable.data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= gen_stallable.data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= gen_stallable.data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= gen_stallable.data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= gen_stallable.data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= gen_stallable.data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= gen_stallable.data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= gen_stallable.data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= gen_stallable.data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= gen_stallable.data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= gen_stallable.data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= gen_stallable.data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= gen_stallable.data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= gen_stallable.data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= gen_stallable.data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= gen_stallable.data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= gen_stallable.data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= gen_stallable.data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= gen_stallable.data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= gen_stallable.data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= gen_stallable.data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= gen_stallable.data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= gen_stallable.data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= gen_stallable.data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= gen_stallable.data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= gen_stallable.data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= gen_stallable.data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= gen_stallable.valid_reg.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => valid_reg.OUTPUTSELECT


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo
clock => clock.IN2
resetn => resetn.IN1
data_in[0] => data_in[0].IN1
data_out[0] <= acl_fifo:fifo.data_out
valid_in => valid_in.IN1
valid_out <= acl_fifo:fifo.valid_out
stall_in => stall_in.IN1
stall_out <= acl_fifo:fifo.stall_out
ecc_err_status[0] <= acl_fifo:fifo.ecc_err_status
ecc_err_status[1] <= acl_fifo:fifo.ecc_err_status
empty <= acl_fifo:fifo.empty
full <= acl_fifo:fifo.full
almost_full <= acl_fifo:fifo.almost_full


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo
clock => clock.IN2
resetn => resetn.IN2
data_in[0] => data_in[0].IN1
data_out[0] <= hld_fifo:hld_fifo_inst.o_data
valid_in => valid_in.IN1
valid_out <= hld_fifo:hld_fifo_inst.o_valid
stall_in => stall_in.IN1
stall_out <= hld_fifo:hld_fifo_inst.o_stall
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
empty <= hld_fifo:hld_fifo_inst.o_empty
full <= hld_fifo:hld_fifo_inst.o_stall
almost_full <= hld_fifo:hld_fifo_inst.o_almost_full
ecc_err_status[0] <= hld_fifo:hld_fifo_inst.ecc_err_status
ecc_err_status[1] <= hld_fifo:hld_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN8
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altera_syncram:gen_ram.gen_m20k.altera_syncram.q_b
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_4v62:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_4v62:auto_generated.address_a[0]
address_a[1] => altera_syncram_4v62:auto_generated.address_a[1]
address_a[2] => altera_syncram_4v62:auto_generated.address_a[2]
address_a[3] => altera_syncram_4v62:auto_generated.address_a[3]
address_a[4] => altera_syncram_4v62:auto_generated.address_a[4]
address_a[5] => altera_syncram_4v62:auto_generated.address_a[5]
address_b[0] => altera_syncram_4v62:auto_generated.address_b[0]
address_b[1] => altera_syncram_4v62:auto_generated.address_b[1]
address_b[2] => altera_syncram_4v62:auto_generated.address_b[2]
address_b[3] => altera_syncram_4v62:auto_generated.address_b[3]
address_b[4] => altera_syncram_4v62:auto_generated.address_b[4]
address_b[5] => altera_syncram_4v62:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => altera_syncram_4v62:auto_generated.addressstall_b
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_4v62:auto_generated.clock0
clock1 => altera_syncram_4v62:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_4v62:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_4v62:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>
q_a[0] <= <GND>
q_b[0] <= altera_syncram_4v62:auto_generated.q_b[0]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_4v62:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated
aclr1 => altsyncram_f4b4:altsyncram1.aclr1
address_a[0] => altsyncram_f4b4:altsyncram1.address_a[0]
address_a[1] => altsyncram_f4b4:altsyncram1.address_a[1]
address_a[2] => altsyncram_f4b4:altsyncram1.address_a[2]
address_a[3] => altsyncram_f4b4:altsyncram1.address_a[3]
address_a[4] => altsyncram_f4b4:altsyncram1.address_a[4]
address_a[5] => altsyncram_f4b4:altsyncram1.address_a[5]
address_b[0] => altsyncram_f4b4:altsyncram1.address_b[0]
address_b[1] => altsyncram_f4b4:altsyncram1.address_b[1]
address_b[2] => altsyncram_f4b4:altsyncram1.address_b[2]
address_b[3] => altsyncram_f4b4:altsyncram1.address_b[3]
address_b[4] => altsyncram_f4b4:altsyncram1.address_b[4]
address_b[5] => altsyncram_f4b4:altsyncram1.address_b[5]
addressstall_b => altsyncram_f4b4:altsyncram1.addressstall_b
clock0 => altsyncram_f4b4:altsyncram1.clock0
clock1 => altsyncram_f4b4:altsyncram1.clock1
clocken1 => altsyncram_f4b4:altsyncram1.clocken1
data_a[0] => altsyncram_f4b4:altsyncram1.data_a[0]
q_b[0] <= altsyncram_f4b4:altsyncram1.q_b[0]
wren_a => altsyncram_f4b4:altsyncram1.wren_a


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1
aclr1 => ram_block2a0.CLR1
address_a[0] => ram_block2a0.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
addressstall_b => ram_block2a0.PORTBADDRSTALL
clock0 => ram_block2a0.CLK0
clock1 => ram_block2a0.CLK1
clocken1 => ram_block2a0.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state
state[5] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
clock => state[5]~reg0.CLK
aclrn => state[0]~reg0.PRESET
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
aclrn => state[5]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always5.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always6.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => ~NO_FANOUT~
incr_raw => ~NO_FANOUT~
decr_no_underflow => ~NO_FANOUT~
decr_raw => ~NO_FANOUT~
threshold_reached <= <VCC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20
out_data_out[0] <= histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg.out_valid_out
in_feedback_in_8[0] => i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_8[0] => i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_8[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1.stall_out
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg
out_data_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21
out_lm1_histogram_avm_burstcount[0] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_burstcount
out_o_readdata[0] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[1] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[2] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[3] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[4] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[5] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[6] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[7] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[8] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[9] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[10] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[11] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[12] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[13] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[14] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[15] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[16] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[17] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[18] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[19] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[20] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[21] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[22] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[23] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[24] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[25] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[26] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[27] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[28] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[29] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[30] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_readdata[31] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_data_out
out_o_valid[0] <= histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0.out_valid_out
out_lm1_histogram_avm_byteenable[0] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_byteenable
out_lm1_histogram_avm_byteenable[1] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_byteenable
out_lm1_histogram_avm_byteenable[2] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_byteenable
out_lm1_histogram_avm_byteenable[3] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_byteenable
out_lm1_histogram_avm_enable[0] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_enable
out_lm1_histogram_avm_read[0] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_read
out_lm1_histogram_avm_write[0] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_write
out_lm1_histogram_avm_writedata[0] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[1] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[2] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[3] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[4] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[5] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[6] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[7] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[8] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[9] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[10] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[11] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[12] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[13] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[14] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[15] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[16] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[17] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[18] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[19] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[20] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[21] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[22] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[23] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[24] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[25] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[26] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[27] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[28] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[29] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[30] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
out_lm1_histogram_avm_writedata[31] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_writedata
in_flush[0] => i_llvm_fpga_mem_lm1_histogram1_flush_bitsignaltemp.IN1
in_lm1_histogram_avm_readdata[0] => in_lm1_histogram_avm_readdata[0].IN1
in_lm1_histogram_avm_readdata[1] => in_lm1_histogram_avm_readdata[1].IN1
in_lm1_histogram_avm_readdata[2] => in_lm1_histogram_avm_readdata[2].IN1
in_lm1_histogram_avm_readdata[3] => in_lm1_histogram_avm_readdata[3].IN1
in_lm1_histogram_avm_readdata[4] => in_lm1_histogram_avm_readdata[4].IN1
in_lm1_histogram_avm_readdata[5] => in_lm1_histogram_avm_readdata[5].IN1
in_lm1_histogram_avm_readdata[6] => in_lm1_histogram_avm_readdata[6].IN1
in_lm1_histogram_avm_readdata[7] => in_lm1_histogram_avm_readdata[7].IN1
in_lm1_histogram_avm_readdata[8] => in_lm1_histogram_avm_readdata[8].IN1
in_lm1_histogram_avm_readdata[9] => in_lm1_histogram_avm_readdata[9].IN1
in_lm1_histogram_avm_readdata[10] => in_lm1_histogram_avm_readdata[10].IN1
in_lm1_histogram_avm_readdata[11] => in_lm1_histogram_avm_readdata[11].IN1
in_lm1_histogram_avm_readdata[12] => in_lm1_histogram_avm_readdata[12].IN1
in_lm1_histogram_avm_readdata[13] => in_lm1_histogram_avm_readdata[13].IN1
in_lm1_histogram_avm_readdata[14] => in_lm1_histogram_avm_readdata[14].IN1
in_lm1_histogram_avm_readdata[15] => in_lm1_histogram_avm_readdata[15].IN1
in_lm1_histogram_avm_readdata[16] => in_lm1_histogram_avm_readdata[16].IN1
in_lm1_histogram_avm_readdata[17] => in_lm1_histogram_avm_readdata[17].IN1
in_lm1_histogram_avm_readdata[18] => in_lm1_histogram_avm_readdata[18].IN1
in_lm1_histogram_avm_readdata[19] => in_lm1_histogram_avm_readdata[19].IN1
in_lm1_histogram_avm_readdata[20] => in_lm1_histogram_avm_readdata[20].IN1
in_lm1_histogram_avm_readdata[21] => in_lm1_histogram_avm_readdata[21].IN1
in_lm1_histogram_avm_readdata[22] => in_lm1_histogram_avm_readdata[22].IN1
in_lm1_histogram_avm_readdata[23] => in_lm1_histogram_avm_readdata[23].IN1
in_lm1_histogram_avm_readdata[24] => in_lm1_histogram_avm_readdata[24].IN1
in_lm1_histogram_avm_readdata[25] => in_lm1_histogram_avm_readdata[25].IN1
in_lm1_histogram_avm_readdata[26] => in_lm1_histogram_avm_readdata[26].IN1
in_lm1_histogram_avm_readdata[27] => in_lm1_histogram_avm_readdata[27].IN1
in_lm1_histogram_avm_readdata[28] => in_lm1_histogram_avm_readdata[28].IN1
in_lm1_histogram_avm_readdata[29] => in_lm1_histogram_avm_readdata[29].IN1
in_lm1_histogram_avm_readdata[30] => in_lm1_histogram_avm_readdata[30].IN1
in_lm1_histogram_avm_readdata[31] => in_lm1_histogram_avm_readdata[31].IN1
in_lm1_histogram_avm_readdatavalid[0] => i_llvm_fpga_mem_lm1_histogram1_avm_readdatavalid_bitsignaltemp.IN1
in_lm1_histogram_avm_waitrequest[0] => i_llvm_fpga_mem_lm1_histogram1_avm_waitrequest_bitsignaltemp.IN1
in_lm1_histogram_avm_writeack[0] => i_llvm_fpga_mem_lm1_histogram1_avm_writeack_bitsignaltemp.IN1
out_lm1_histogram_avm_address[0] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[1] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[2] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[3] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[4] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[5] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[6] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[7] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[8] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[9] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[10] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[11] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[12] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[13] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[14] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[15] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[16] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[17] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[18] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[19] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[20] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[21] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[22] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[23] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[24] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[25] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[26] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[27] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[28] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[29] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[30] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
out_lm1_histogram_avm_address[31] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.avm_address
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= lsu_top:thei_llvm_fpga_mem_lm1_histogram1.o_stall
in_i_address[0] => addr_trunc_q[0].IN1
in_i_address[1] => addr_trunc_q[1].IN1
in_i_address[2] => addr_trunc_q[2].IN1
in_i_address[3] => addr_trunc_q[3].IN1
in_i_address[4] => addr_trunc_q[4].IN1
in_i_address[5] => addr_trunc_q[5].IN1
in_i_address[6] => addr_trunc_q[6].IN1
in_i_address[7] => addr_trunc_q[7].IN1
in_i_address[8] => addr_trunc_q[8].IN1
in_i_address[9] => addr_trunc_q[9].IN1
in_i_address[10] => addr_trunc_q[10].IN1
in_i_address[11] => addr_trunc_q[11].IN1
in_i_address[12] => addr_trunc_q[12].IN1
in_i_address[13] => addr_trunc_q[13].IN1
in_i_address[14] => addr_trunc_q[14].IN1
in_i_address[15] => addr_trunc_q[15].IN1
in_i_address[16] => addr_trunc_q[16].IN1
in_i_address[17] => addr_trunc_q[17].IN1
in_i_address[18] => addr_trunc_q[18].IN1
in_i_address[19] => addr_trunc_q[19].IN1
in_i_address[20] => addr_trunc_q[20].IN1
in_i_address[21] => addr_trunc_q[21].IN1
in_i_address[22] => addr_trunc_q[22].IN1
in_i_address[23] => addr_trunc_q[23].IN1
in_i_address[24] => addr_trunc_q[24].IN1
in_i_address[25] => addr_trunc_q[25].IN1
in_i_address[26] => addr_trunc_q[26].IN1
in_i_address[27] => addr_trunc_q[27].IN1
in_i_address[28] => addr_trunc_q[28].IN1
in_i_address[29] => addr_trunc_q[29].IN1
in_i_address[30] => addr_trunc_q[30].IN1
in_i_address[31] => addr_trunc_q[31].IN1
in_i_address[32] => ~NO_FANOUT~
in_i_address[33] => ~NO_FANOUT~
in_i_address[34] => ~NO_FANOUT~
in_i_address[35] => ~NO_FANOUT~
in_i_address[36] => ~NO_FANOUT~
in_i_address[37] => ~NO_FANOUT~
in_i_address[38] => ~NO_FANOUT~
in_i_address[39] => ~NO_FANOUT~
in_i_address[40] => ~NO_FANOUT~
in_i_address[41] => ~NO_FANOUT~
in_i_address[42] => ~NO_FANOUT~
in_i_address[43] => ~NO_FANOUT~
in_i_address[44] => ~NO_FANOUT~
in_i_address[45] => ~NO_FANOUT~
in_i_address[46] => ~NO_FANOUT~
in_i_address[47] => ~NO_FANOUT~
in_i_address[48] => ~NO_FANOUT~
in_i_address[49] => ~NO_FANOUT~
in_i_address[50] => ~NO_FANOUT~
in_i_address[51] => ~NO_FANOUT~
in_i_address[52] => ~NO_FANOUT~
in_i_address[53] => ~NO_FANOUT~
in_i_address[54] => ~NO_FANOUT~
in_i_address[55] => ~NO_FANOUT~
in_i_address[56] => ~NO_FANOUT~
in_i_address[57] => ~NO_FANOUT~
in_i_address[58] => ~NO_FANOUT~
in_i_address[59] => ~NO_FANOUT~
in_i_address[60] => ~NO_FANOUT~
in_i_address[61] => ~NO_FANOUT~
in_i_address[62] => ~NO_FANOUT~
in_i_address[63] => ~NO_FANOUT~
in_i_dependence[0] => ~NO_FANOUT~
in_i_predicate[0] => i_llvm_fpga_mem_lm1_histogram1_i_predicate_bitsignaltemp.IN1
in_i_valid[0] => i_llvm_fpga_mem_lm1_histogram1_i_valid_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0
out_data_out[0] <= readdata_reg_lm1_histogram0_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[1] <= readdata_reg_lm1_histogram0_data_reg_q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[2] <= readdata_reg_lm1_histogram0_data_reg_q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[3] <= readdata_reg_lm1_histogram0_data_reg_q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[4] <= readdata_reg_lm1_histogram0_data_reg_q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[5] <= readdata_reg_lm1_histogram0_data_reg_q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[6] <= readdata_reg_lm1_histogram0_data_reg_q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[7] <= readdata_reg_lm1_histogram0_data_reg_q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[8] <= readdata_reg_lm1_histogram0_data_reg_q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[9] <= readdata_reg_lm1_histogram0_data_reg_q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[10] <= readdata_reg_lm1_histogram0_data_reg_q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[11] <= readdata_reg_lm1_histogram0_data_reg_q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[12] <= readdata_reg_lm1_histogram0_data_reg_q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[13] <= readdata_reg_lm1_histogram0_data_reg_q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[14] <= readdata_reg_lm1_histogram0_data_reg_q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[15] <= readdata_reg_lm1_histogram0_data_reg_q[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[16] <= readdata_reg_lm1_histogram0_data_reg_q[16].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[17] <= readdata_reg_lm1_histogram0_data_reg_q[17].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[18] <= readdata_reg_lm1_histogram0_data_reg_q[18].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[19] <= readdata_reg_lm1_histogram0_data_reg_q[19].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[20] <= readdata_reg_lm1_histogram0_data_reg_q[20].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[21] <= readdata_reg_lm1_histogram0_data_reg_q[21].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[22] <= readdata_reg_lm1_histogram0_data_reg_q[22].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[23] <= readdata_reg_lm1_histogram0_data_reg_q[23].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[24] <= readdata_reg_lm1_histogram0_data_reg_q[24].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[25] <= readdata_reg_lm1_histogram0_data_reg_q[25].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[26] <= readdata_reg_lm1_histogram0_data_reg_q[26].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[27] <= readdata_reg_lm1_histogram0_data_reg_q[27].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[28] <= readdata_reg_lm1_histogram0_data_reg_q[28].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[29] <= readdata_reg_lm1_histogram0_data_reg_q[29].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[30] <= readdata_reg_lm1_histogram0_data_reg_q[30].DB_MAX_OUTPUT_PORT_TYPE
out_data_out[31] <= readdata_reg_lm1_histogram0_data_reg_q[31].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= readdata_reg_lm1_histogram0_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => readdata_reg_lm1_histogram0_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_readdata_reg_lm1_histogram0_valid_reg_q[0].IN1
out_stall_out[0] <= readdata_reg_lm1_histogram0_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => readdata_reg_lm1_histogram0_data_reg_q[0].DATAIN
in_data_in[1] => readdata_reg_lm1_histogram0_data_reg_q[1].DATAIN
in_data_in[2] => readdata_reg_lm1_histogram0_data_reg_q[2].DATAIN
in_data_in[3] => readdata_reg_lm1_histogram0_data_reg_q[3].DATAIN
in_data_in[4] => readdata_reg_lm1_histogram0_data_reg_q[4].DATAIN
in_data_in[5] => readdata_reg_lm1_histogram0_data_reg_q[5].DATAIN
in_data_in[6] => readdata_reg_lm1_histogram0_data_reg_q[6].DATAIN
in_data_in[7] => readdata_reg_lm1_histogram0_data_reg_q[7].DATAIN
in_data_in[8] => readdata_reg_lm1_histogram0_data_reg_q[8].DATAIN
in_data_in[9] => readdata_reg_lm1_histogram0_data_reg_q[9].DATAIN
in_data_in[10] => readdata_reg_lm1_histogram0_data_reg_q[10].DATAIN
in_data_in[11] => readdata_reg_lm1_histogram0_data_reg_q[11].DATAIN
in_data_in[12] => readdata_reg_lm1_histogram0_data_reg_q[12].DATAIN
in_data_in[13] => readdata_reg_lm1_histogram0_data_reg_q[13].DATAIN
in_data_in[14] => readdata_reg_lm1_histogram0_data_reg_q[14].DATAIN
in_data_in[15] => readdata_reg_lm1_histogram0_data_reg_q[15].DATAIN
in_data_in[16] => readdata_reg_lm1_histogram0_data_reg_q[16].DATAIN
in_data_in[17] => readdata_reg_lm1_histogram0_data_reg_q[17].DATAIN
in_data_in[18] => readdata_reg_lm1_histogram0_data_reg_q[18].DATAIN
in_data_in[19] => readdata_reg_lm1_histogram0_data_reg_q[19].DATAIN
in_data_in[20] => readdata_reg_lm1_histogram0_data_reg_q[20].DATAIN
in_data_in[21] => readdata_reg_lm1_histogram0_data_reg_q[21].DATAIN
in_data_in[22] => readdata_reg_lm1_histogram0_data_reg_q[22].DATAIN
in_data_in[23] => readdata_reg_lm1_histogram0_data_reg_q[23].DATAIN
in_data_in[24] => readdata_reg_lm1_histogram0_data_reg_q[24].DATAIN
in_data_in[25] => readdata_reg_lm1_histogram0_data_reg_q[25].DATAIN
in_data_in[26] => readdata_reg_lm1_histogram0_data_reg_q[26].DATAIN
in_data_in[27] => readdata_reg_lm1_histogram0_data_reg_q[27].DATAIN
in_data_in[28] => readdata_reg_lm1_histogram0_data_reg_q[28].DATAIN
in_data_in[29] => readdata_reg_lm1_histogram0_data_reg_q[29].DATAIN
in_data_in[30] => readdata_reg_lm1_histogram0_data_reg_q[30].DATAIN
in_data_in[31] => readdata_reg_lm1_histogram0_data_reg_q[31].DATAIN
in_valid_in[0] => readdata_reg_lm1_histogram0_valid_reg_q[0].DATAIN
clock => readdata_reg_lm1_histogram0_data_reg_q[0].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[1].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[2].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[3].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[4].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[5].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[6].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[7].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[8].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[9].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[10].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[11].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[12].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[13].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[14].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[15].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[16].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[17].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[18].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[19].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[20].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[21].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[22].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[23].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[24].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[25].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[26].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[27].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[28].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[29].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[30].CLK
clock => readdata_reg_lm1_histogram0_data_reg_q[31].CLK
clock => readdata_reg_lm1_histogram0_valid_reg_q[0].CLK
resetn => readdata_reg_lm1_histogram0_data_reg_q[0].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[1].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[2].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[3].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[4].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[5].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[6].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[7].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[8].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[9].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[10].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[11].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[12].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[13].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[14].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[15].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[16].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[17].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[18].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[19].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[20].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[21].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[22].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[23].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[24].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[25].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[26].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[27].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[28].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[29].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[30].ACLR
resetn => readdata_reg_lm1_histogram0_data_reg_q[31].ACLR
resetn => readdata_reg_lm1_histogram0_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1
clock => clock.IN2
clock2x => ~NO_FANOUT~
resetn => resetn.IN1
stream_base_addr[0] => ~NO_FANOUT~
stream_base_addr[1] => ~NO_FANOUT~
stream_base_addr[2] => ~NO_FANOUT~
stream_base_addr[3] => ~NO_FANOUT~
stream_base_addr[4] => ~NO_FANOUT~
stream_base_addr[5] => ~NO_FANOUT~
stream_base_addr[6] => ~NO_FANOUT~
stream_base_addr[7] => ~NO_FANOUT~
stream_base_addr[8] => ~NO_FANOUT~
stream_base_addr[9] => ~NO_FANOUT~
stream_base_addr[10] => ~NO_FANOUT~
stream_base_addr[11] => ~NO_FANOUT~
stream_base_addr[12] => ~NO_FANOUT~
stream_base_addr[13] => ~NO_FANOUT~
stream_base_addr[14] => ~NO_FANOUT~
stream_base_addr[15] => ~NO_FANOUT~
stream_base_addr[16] => ~NO_FANOUT~
stream_base_addr[17] => ~NO_FANOUT~
stream_base_addr[18] => ~NO_FANOUT~
stream_base_addr[19] => ~NO_FANOUT~
stream_base_addr[20] => ~NO_FANOUT~
stream_base_addr[21] => ~NO_FANOUT~
stream_base_addr[22] => ~NO_FANOUT~
stream_base_addr[23] => ~NO_FANOUT~
stream_base_addr[24] => ~NO_FANOUT~
stream_base_addr[25] => ~NO_FANOUT~
stream_base_addr[26] => ~NO_FANOUT~
stream_base_addr[27] => ~NO_FANOUT~
stream_base_addr[28] => ~NO_FANOUT~
stream_base_addr[29] => ~NO_FANOUT~
stream_base_addr[30] => ~NO_FANOUT~
stream_base_addr[31] => ~NO_FANOUT~
stream_size[0] => ~NO_FANOUT~
stream_size[1] => ~NO_FANOUT~
stream_size[2] => ~NO_FANOUT~
stream_size[3] => ~NO_FANOUT~
stream_size[4] => ~NO_FANOUT~
stream_size[5] => ~NO_FANOUT~
stream_size[6] => ~NO_FANOUT~
stream_size[7] => ~NO_FANOUT~
stream_size[8] => ~NO_FANOUT~
stream_size[9] => ~NO_FANOUT~
stream_size[10] => ~NO_FANOUT~
stream_size[11] => ~NO_FANOUT~
stream_size[12] => ~NO_FANOUT~
stream_size[13] => ~NO_FANOUT~
stream_size[14] => ~NO_FANOUT~
stream_size[15] => ~NO_FANOUT~
stream_size[16] => ~NO_FANOUT~
stream_size[17] => ~NO_FANOUT~
stream_size[18] => ~NO_FANOUT~
stream_size[19] => ~NO_FANOUT~
stream_size[20] => ~NO_FANOUT~
stream_size[21] => ~NO_FANOUT~
stream_size[22] => ~NO_FANOUT~
stream_size[23] => ~NO_FANOUT~
stream_size[24] => ~NO_FANOUT~
stream_size[25] => ~NO_FANOUT~
stream_size[26] => ~NO_FANOUT~
stream_size[27] => ~NO_FANOUT~
stream_size[28] => ~NO_FANOUT~
stream_size[29] => ~NO_FANOUT~
stream_size[30] => ~NO_FANOUT~
stream_size[31] => ~NO_FANOUT~
stream_reset => ~NO_FANOUT~
i_atomic_op[0] => ~NO_FANOUT~
i_atomic_op[1] => ~NO_FANOUT~
i_atomic_op[2] => ~NO_FANOUT~
o_stall <= lsu_pipelined_read:pipelined_read.o_stall
i_valid => lsu_i_valid.IN1
i_address[0] => address.IN0
i_address[1] => address.IN0
i_address[2] => address.IN0
i_address[3] => address.IN0
i_address[4] => address.IN0
i_address[5] => address.IN0
i_address[6] => address.IN0
i_address[7] => address.IN0
i_address[8] => address.IN0
i_address[9] => address.IN0
i_address[10] => address.IN0
i_address[11] => address.IN0
i_address[12] => address.IN0
i_address[13] => address.IN0
i_address[14] => address.IN0
i_address[15] => address.IN0
i_address[16] => address.IN0
i_address[17] => address.IN0
i_address[18] => address.IN0
i_address[19] => address.IN0
i_address[20] => address.IN0
i_address[21] => address.IN0
i_address[22] => address.IN0
i_address[23] => address.IN0
i_address[24] => address.IN0
i_address[25] => address.IN0
i_address[26] => address.IN0
i_address[27] => address.IN0
i_address[28] => address.IN0
i_address[29] => address.IN0
i_address[30] => address.IN0
i_address[31] => address.IN0
i_writedata[0] => ~NO_FANOUT~
i_writedata[1] => ~NO_FANOUT~
i_writedata[2] => ~NO_FANOUT~
i_writedata[3] => ~NO_FANOUT~
i_writedata[4] => ~NO_FANOUT~
i_writedata[5] => ~NO_FANOUT~
i_writedata[6] => ~NO_FANOUT~
i_writedata[7] => ~NO_FANOUT~
i_writedata[8] => ~NO_FANOUT~
i_writedata[9] => ~NO_FANOUT~
i_writedata[10] => ~NO_FANOUT~
i_writedata[11] => ~NO_FANOUT~
i_writedata[12] => ~NO_FANOUT~
i_writedata[13] => ~NO_FANOUT~
i_writedata[14] => ~NO_FANOUT~
i_writedata[15] => ~NO_FANOUT~
i_writedata[16] => ~NO_FANOUT~
i_writedata[17] => ~NO_FANOUT~
i_writedata[18] => ~NO_FANOUT~
i_writedata[19] => ~NO_FANOUT~
i_writedata[20] => ~NO_FANOUT~
i_writedata[21] => ~NO_FANOUT~
i_writedata[22] => ~NO_FANOUT~
i_writedata[23] => ~NO_FANOUT~
i_writedata[24] => ~NO_FANOUT~
i_writedata[25] => ~NO_FANOUT~
i_writedata[26] => ~NO_FANOUT~
i_writedata[27] => ~NO_FANOUT~
i_writedata[28] => ~NO_FANOUT~
i_writedata[29] => ~NO_FANOUT~
i_writedata[30] => ~NO_FANOUT~
i_writedata[31] => ~NO_FANOUT~
i_cmpdata[0] => ~NO_FANOUT~
i_cmpdata[1] => ~NO_FANOUT~
i_cmpdata[2] => ~NO_FANOUT~
i_cmpdata[3] => ~NO_FANOUT~
i_cmpdata[4] => ~NO_FANOUT~
i_cmpdata[5] => ~NO_FANOUT~
i_cmpdata[6] => ~NO_FANOUT~
i_cmpdata[7] => ~NO_FANOUT~
i_cmpdata[8] => ~NO_FANOUT~
i_cmpdata[9] => ~NO_FANOUT~
i_cmpdata[10] => ~NO_FANOUT~
i_cmpdata[11] => ~NO_FANOUT~
i_cmpdata[12] => ~NO_FANOUT~
i_cmpdata[13] => ~NO_FANOUT~
i_cmpdata[14] => ~NO_FANOUT~
i_cmpdata[15] => ~NO_FANOUT~
i_cmpdata[16] => ~NO_FANOUT~
i_cmpdata[17] => ~NO_FANOUT~
i_cmpdata[18] => ~NO_FANOUT~
i_cmpdata[19] => ~NO_FANOUT~
i_cmpdata[20] => ~NO_FANOUT~
i_cmpdata[21] => ~NO_FANOUT~
i_cmpdata[22] => ~NO_FANOUT~
i_cmpdata[23] => ~NO_FANOUT~
i_cmpdata[24] => ~NO_FANOUT~
i_cmpdata[25] => ~NO_FANOUT~
i_cmpdata[26] => ~NO_FANOUT~
i_cmpdata[27] => ~NO_FANOUT~
i_cmpdata[28] => ~NO_FANOUT~
i_cmpdata[29] => ~NO_FANOUT~
i_cmpdata[30] => ~NO_FANOUT~
i_cmpdata[31] => ~NO_FANOUT~
i_predicate => i_predicate.IN1
i_bitwiseor[0] => address.IN1
i_bitwiseor[1] => address.IN1
i_bitwiseor[2] => address.IN1
i_bitwiseor[3] => address.IN1
i_bitwiseor[4] => address.IN1
i_bitwiseor[5] => address.IN1
i_bitwiseor[6] => address.IN1
i_bitwiseor[7] => address.IN1
i_bitwiseor[8] => address.IN1
i_bitwiseor[9] => address.IN1
i_bitwiseor[10] => address.IN1
i_bitwiseor[11] => address.IN1
i_bitwiseor[12] => address.IN1
i_bitwiseor[13] => address.IN1
i_bitwiseor[14] => address.IN1
i_bitwiseor[15] => address.IN1
i_bitwiseor[16] => address.IN1
i_bitwiseor[17] => address.IN1
i_bitwiseor[18] => address.IN1
i_bitwiseor[19] => address.IN1
i_bitwiseor[20] => address.IN1
i_bitwiseor[21] => address.IN1
i_bitwiseor[22] => address.IN1
i_bitwiseor[23] => address.IN1
i_bitwiseor[24] => address.IN1
i_bitwiseor[25] => address.IN1
i_bitwiseor[26] => address.IN1
i_bitwiseor[27] => address.IN1
i_bitwiseor[28] => address.IN1
i_bitwiseor[29] => address.IN1
i_bitwiseor[30] => address.IN1
i_bitwiseor[31] => address.IN1
i_stall => lsu_i_stall.IN1
o_valid <= lsu_pipelined_read:pipelined_read.o_valid
o_empty <= lsu_pipelined_read:pipelined_read.o_empty
o_almost_empty <= lsu_pipelined_read:pipelined_read.o_almost_empty
o_readdata[0] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[1] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[2] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[3] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[4] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[5] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[6] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[7] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[8] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[9] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[10] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[11] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[12] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[13] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[14] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[15] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[16] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[17] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[18] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[19] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[20] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[21] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[22] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[23] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[24] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[25] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[26] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[27] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[28] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[29] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[30] <= lsu_pipelined_read:pipelined_read.o_readdata
o_readdata[31] <= lsu_pipelined_read:pipelined_read.o_readdata
avm_address[0] <= lsu_permute_address:u_permute_address.o_addr
avm_address[1] <= lsu_permute_address:u_permute_address.o_addr
avm_address[2] <= lsu_permute_address:u_permute_address.o_addr
avm_address[3] <= lsu_permute_address:u_permute_address.o_addr
avm_address[4] <= lsu_permute_address:u_permute_address.o_addr
avm_address[5] <= lsu_permute_address:u_permute_address.o_addr
avm_address[6] <= lsu_permute_address:u_permute_address.o_addr
avm_address[7] <= lsu_permute_address:u_permute_address.o_addr
avm_address[8] <= lsu_permute_address:u_permute_address.o_addr
avm_address[9] <= lsu_permute_address:u_permute_address.o_addr
avm_address[10] <= lsu_permute_address:u_permute_address.o_addr
avm_address[11] <= lsu_permute_address:u_permute_address.o_addr
avm_address[12] <= lsu_permute_address:u_permute_address.o_addr
avm_address[13] <= lsu_permute_address:u_permute_address.o_addr
avm_address[14] <= lsu_permute_address:u_permute_address.o_addr
avm_address[15] <= lsu_permute_address:u_permute_address.o_addr
avm_address[16] <= lsu_permute_address:u_permute_address.o_addr
avm_address[17] <= lsu_permute_address:u_permute_address.o_addr
avm_address[18] <= lsu_permute_address:u_permute_address.o_addr
avm_address[19] <= lsu_permute_address:u_permute_address.o_addr
avm_address[20] <= lsu_permute_address:u_permute_address.o_addr
avm_address[21] <= lsu_permute_address:u_permute_address.o_addr
avm_address[22] <= lsu_permute_address:u_permute_address.o_addr
avm_address[23] <= lsu_permute_address:u_permute_address.o_addr
avm_address[24] <= lsu_permute_address:u_permute_address.o_addr
avm_address[25] <= lsu_permute_address:u_permute_address.o_addr
avm_address[26] <= lsu_permute_address:u_permute_address.o_addr
avm_address[27] <= lsu_permute_address:u_permute_address.o_addr
avm_address[28] <= lsu_permute_address:u_permute_address.o_addr
avm_address[29] <= lsu_permute_address:u_permute_address.o_addr
avm_address[30] <= lsu_permute_address:u_permute_address.o_addr
avm_address[31] <= lsu_permute_address:u_permute_address.o_addr
avm_enable <= <VCC>
avm_read <= lsu_pipelined_read:pipelined_read.avm_read
avm_readdata[0] => avm_readdata[0].IN1
avm_readdata[1] => avm_readdata[1].IN1
avm_readdata[2] => avm_readdata[2].IN1
avm_readdata[3] => avm_readdata[3].IN1
avm_readdata[4] => avm_readdata[4].IN1
avm_readdata[5] => avm_readdata[5].IN1
avm_readdata[6] => avm_readdata[6].IN1
avm_readdata[7] => avm_readdata[7].IN1
avm_readdata[8] => avm_readdata[8].IN1
avm_readdata[9] => avm_readdata[9].IN1
avm_readdata[10] => avm_readdata[10].IN1
avm_readdata[11] => avm_readdata[11].IN1
avm_readdata[12] => avm_readdata[12].IN1
avm_readdata[13] => avm_readdata[13].IN1
avm_readdata[14] => avm_readdata[14].IN1
avm_readdata[15] => avm_readdata[15].IN1
avm_readdata[16] => avm_readdata[16].IN1
avm_readdata[17] => avm_readdata[17].IN1
avm_readdata[18] => avm_readdata[18].IN1
avm_readdata[19] => avm_readdata[19].IN1
avm_readdata[20] => avm_readdata[20].IN1
avm_readdata[21] => avm_readdata[21].IN1
avm_readdata[22] => avm_readdata[22].IN1
avm_readdata[23] => avm_readdata[23].IN1
avm_readdata[24] => avm_readdata[24].IN1
avm_readdata[25] => avm_readdata[25].IN1
avm_readdata[26] => avm_readdata[26].IN1
avm_readdata[27] => avm_readdata[27].IN1
avm_readdata[28] => avm_readdata[28].IN1
avm_readdata[29] => avm_readdata[29].IN1
avm_readdata[30] => avm_readdata[30].IN1
avm_readdata[31] => avm_readdata[31].IN1
avm_write <= <GND>
avm_writeack => o_writeack.DATAIN
avm_writedata[0] <= <GND>
avm_writedata[1] <= <GND>
avm_writedata[2] <= <GND>
avm_writedata[3] <= <GND>
avm_writedata[4] <= <GND>
avm_writedata[5] <= <GND>
avm_writedata[6] <= <GND>
avm_writedata[7] <= <GND>
avm_writedata[8] <= <GND>
avm_writedata[9] <= <GND>
avm_writedata[10] <= <GND>
avm_writedata[11] <= <GND>
avm_writedata[12] <= <GND>
avm_writedata[13] <= <GND>
avm_writedata[14] <= <GND>
avm_writedata[15] <= <GND>
avm_writedata[16] <= <GND>
avm_writedata[17] <= <GND>
avm_writedata[18] <= <GND>
avm_writedata[19] <= <GND>
avm_writedata[20] <= <GND>
avm_writedata[21] <= <GND>
avm_writedata[22] <= <GND>
avm_writedata[23] <= <GND>
avm_writedata[24] <= <GND>
avm_writedata[25] <= <GND>
avm_writedata[26] <= <GND>
avm_writedata[27] <= <GND>
avm_writedata[28] <= <GND>
avm_writedata[29] <= <GND>
avm_writedata[30] <= <GND>
avm_writedata[31] <= <GND>
avm_byteenable[0] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[1] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[2] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_byteenable[3] <= lsu_pipelined_read:pipelined_read.avm_byteenable
avm_waitrequest => avm_waitrequest.IN1
avm_readdatavalid => lsu_readdatavalid.IN1
avm_burstcount[0] <= <VCC>
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_input_fifo_depth[0] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[1] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[2] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[3] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_input_fifo_depth[4] <= lsu_pipelined_read:pipelined_read.o_input_fifo_depth
o_writeack <= avm_writeack.DB_MAX_OUTPUT_PORT_TYPE
i_byteenable[0] => ~NO_FANOUT~
i_byteenable[1] => ~NO_FANOUT~
i_byteenable[2] => ~NO_FANOUT~
i_byteenable[3] => ~NO_FANOUT~
flush => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_bw <= <GND>
profile_bw_incr[0] <= <GND>
profile_bw_incr[1] <= <GND>
profile_bw_incr[2] <= <GND>
profile_bw_incr[3] <= <GND>
profile_bw_incr[4] <= <GND>
profile_bw_incr[5] <= <GND>
profile_bw_incr[6] <= <GND>
profile_bw_incr[7] <= <GND>
profile_bw_incr[8] <= <GND>
profile_bw_incr[9] <= <GND>
profile_bw_incr[10] <= <GND>
profile_bw_incr[11] <= <GND>
profile_bw_incr[12] <= <GND>
profile_bw_incr[13] <= <GND>
profile_bw_incr[14] <= <GND>
profile_bw_incr[15] <= <GND>
profile_bw_incr[16] <= <GND>
profile_bw_incr[17] <= <GND>
profile_bw_incr[18] <= <GND>
profile_bw_incr[19] <= <GND>
profile_bw_incr[20] <= <GND>
profile_bw_incr[21] <= <GND>
profile_bw_incr[22] <= <GND>
profile_bw_incr[23] <= <GND>
profile_bw_incr[24] <= <GND>
profile_bw_incr[25] <= <GND>
profile_bw_incr[26] <= <GND>
profile_bw_incr[27] <= <GND>
profile_bw_incr[28] <= <GND>
profile_bw_incr[29] <= <GND>
profile_bw_incr[30] <= <GND>
profile_bw_incr[31] <= <GND>
profile_total_ivalid <= <GND>
profile_total_req <= <GND>
profile_i_stall_count <= <GND>
profile_o_stall_count <= <GND>
profile_avm_readwrite_count <= <GND>
profile_avm_burstcount_total <= <GND>
profile_avm_burstcount_total_incr[0] <= <GND>
profile_avm_burstcount_total_incr[1] <= <GND>
profile_avm_burstcount_total_incr[2] <= <GND>
profile_avm_burstcount_total_incr[3] <= <GND>
profile_avm_burstcount_total_incr[4] <= <GND>
profile_avm_burstcount_total_incr[5] <= <GND>
profile_avm_burstcount_total_incr[6] <= <GND>
profile_avm_burstcount_total_incr[7] <= <GND>
profile_avm_burstcount_total_incr[8] <= <GND>
profile_avm_burstcount_total_incr[9] <= <GND>
profile_avm_burstcount_total_incr[10] <= <GND>
profile_avm_burstcount_total_incr[11] <= <GND>
profile_avm_burstcount_total_incr[12] <= <GND>
profile_avm_burstcount_total_incr[13] <= <GND>
profile_avm_burstcount_total_incr[14] <= <GND>
profile_avm_burstcount_total_incr[15] <= <GND>
profile_avm_burstcount_total_incr[16] <= <GND>
profile_avm_burstcount_total_incr[17] <= <GND>
profile_avm_burstcount_total_incr[18] <= <GND>
profile_avm_burstcount_total_incr[19] <= <GND>
profile_avm_burstcount_total_incr[20] <= <GND>
profile_avm_burstcount_total_incr[21] <= <GND>
profile_avm_burstcount_total_incr[22] <= <GND>
profile_avm_burstcount_total_incr[23] <= <GND>
profile_avm_burstcount_total_incr[24] <= <GND>
profile_avm_burstcount_total_incr[25] <= <GND>
profile_avm_burstcount_total_incr[26] <= <GND>
profile_avm_burstcount_total_incr[27] <= <GND>
profile_avm_burstcount_total_incr[28] <= <GND>
profile_avm_burstcount_total_incr[29] <= <GND>
profile_avm_burstcount_total_incr[30] <= <GND>
profile_avm_burstcount_total_incr[31] <= <GND>
profile_req_cache_hit_count <= <GND>
profile_extra_unaligned_reqs <= <GND>
profile_avm_stall <= <GND>
profile_idle <= <GND>
ecc_err_status[0] <= lsu_pipelined_read:pipelined_read.ecc_err_status
ecc_err_status[1] <= lsu_pipelined_read:pipelined_read.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_permute_address:u_permute_address
i_addr[0] => o_addr[0].DATAIN
i_addr[1] => o_addr[1].DATAIN
i_addr[2] => o_addr[2].DATAIN
i_addr[3] => o_addr[3].DATAIN
i_addr[4] => o_addr[4].DATAIN
i_addr[5] => o_addr[5].DATAIN
i_addr[6] => o_addr[6].DATAIN
i_addr[7] => o_addr[7].DATAIN
i_addr[8] => o_addr[8].DATAIN
i_addr[9] => o_addr[9].DATAIN
i_addr[10] => o_addr[10].DATAIN
i_addr[11] => o_addr[11].DATAIN
i_addr[12] => o_addr[12].DATAIN
i_addr[13] => o_addr[13].DATAIN
i_addr[14] => o_addr[14].DATAIN
i_addr[15] => o_addr[15].DATAIN
i_addr[16] => o_addr[16].DATAIN
i_addr[17] => o_addr[17].DATAIN
i_addr[18] => o_addr[18].DATAIN
i_addr[19] => o_addr[19].DATAIN
i_addr[20] => o_addr[20].DATAIN
i_addr[21] => o_addr[21].DATAIN
i_addr[22] => o_addr[22].DATAIN
i_addr[23] => o_addr[23].DATAIN
i_addr[24] => o_addr[24].DATAIN
i_addr[25] => o_addr[25].DATAIN
i_addr[26] => o_addr[26].DATAIN
i_addr[27] => o_addr[27].DATAIN
i_addr[28] => o_addr[28].DATAIN
i_addr[29] => o_addr[29].DATAIN
i_addr[30] => o_addr[30].DATAIN
i_addr[31] => o_addr[31].DATAIN
o_addr[0] <= i_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= i_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= i_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= i_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= i_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= i_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= i_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= i_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= i_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= i_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= i_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= i_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= i_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= i_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= i_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= i_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= i_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= i_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= i_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= i_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_addr[20] <= i_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_addr[21] <= i_addr[21].DB_MAX_OUTPUT_PORT_TYPE
o_addr[22] <= i_addr[22].DB_MAX_OUTPUT_PORT_TYPE
o_addr[23] <= i_addr[23].DB_MAX_OUTPUT_PORT_TYPE
o_addr[24] <= i_addr[24].DB_MAX_OUTPUT_PORT_TYPE
o_addr[25] <= i_addr[25].DB_MAX_OUTPUT_PORT_TYPE
o_addr[26] <= i_addr[26].DB_MAX_OUTPUT_PORT_TYPE
o_addr[27] <= i_addr[27].DB_MAX_OUTPUT_PORT_TYPE
o_addr[28] <= i_addr[28].DB_MAX_OUTPUT_PORT_TYPE
o_addr[29] <= i_addr[29].DB_MAX_OUTPUT_PORT_TYPE
o_addr[30] <= i_addr[30].DB_MAX_OUTPUT_PORT_TYPE
o_addr[31] <= i_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read
clk => clk.IN4
resetn => resetn.IN1
i_predicate => nop.IN1
o_stall <= core_o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_valid => comb.IN1
i_valid => lsu_i_valid.IN0
i_address[0] => core_data_in[0].IN1
i_address[1] => core_data_in[1].IN1
i_address[2] => core_data_in[2].IN1
i_address[3] => core_data_in[3].IN1
i_address[4] => core_data_in[4].IN1
i_address[5] => core_data_in[5].IN1
i_address[6] => core_data_in[6].IN1
i_address[7] => core_data_in[7].IN1
i_address[8] => core_data_in[8].IN1
i_address[9] => core_data_in[9].IN1
i_address[10] => core_data_in[10].IN1
i_address[11] => core_data_in[11].IN1
i_address[12] => core_data_in[12].IN1
i_address[13] => core_data_in[13].IN1
i_address[14] => core_data_in[14].IN1
i_address[15] => core_data_in[15].IN1
i_address[16] => core_data_in[16].IN1
i_address[17] => core_data_in[17].IN1
i_address[18] => core_data_in[18].IN1
i_address[19] => core_data_in[19].IN1
i_address[20] => core_data_in[20].IN1
i_address[21] => core_data_in[21].IN1
i_address[22] => core_data_in[22].IN1
i_address[23] => core_data_in[23].IN1
i_address[24] => core_data_in[24].IN1
i_address[25] => core_data_in[25].IN1
i_address[26] => core_data_in[26].IN1
i_address[27] => core_data_in[27].IN1
i_address[28] => core_data_in[28].IN1
i_address[29] => core_data_in[29].IN1
i_address[30] => core_data_in[30].IN1
i_address[31] => core_data_in[31].IN1
i_stall => lsu_i_stall.IN1
i_stall => comb.IN1
o_valid <= core_o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_readdata[0] <= hld_fifo:data_fifo.o_data
o_readdata[1] <= hld_fifo:data_fifo.o_data
o_readdata[2] <= hld_fifo:data_fifo.o_data
o_readdata[3] <= hld_fifo:data_fifo.o_data
o_readdata[4] <= hld_fifo:data_fifo.o_data
o_readdata[5] <= hld_fifo:data_fifo.o_data
o_readdata[6] <= hld_fifo:data_fifo.o_data
o_readdata[7] <= hld_fifo:data_fifo.o_data
o_readdata[8] <= hld_fifo:data_fifo.o_data
o_readdata[9] <= hld_fifo:data_fifo.o_data
o_readdata[10] <= hld_fifo:data_fifo.o_data
o_readdata[11] <= hld_fifo:data_fifo.o_data
o_readdata[12] <= hld_fifo:data_fifo.o_data
o_readdata[13] <= hld_fifo:data_fifo.o_data
o_readdata[14] <= hld_fifo:data_fifo.o_data
o_readdata[15] <= hld_fifo:data_fifo.o_data
o_readdata[16] <= hld_fifo:data_fifo.o_data
o_readdata[17] <= hld_fifo:data_fifo.o_data
o_readdata[18] <= hld_fifo:data_fifo.o_data
o_readdata[19] <= hld_fifo:data_fifo.o_data
o_readdata[20] <= hld_fifo:data_fifo.o_data
o_readdata[21] <= hld_fifo:data_fifo.o_data
o_readdata[22] <= hld_fifo:data_fifo.o_data
o_readdata[23] <= hld_fifo:data_fifo.o_data
o_readdata[24] <= hld_fifo:data_fifo.o_data
o_readdata[25] <= hld_fifo:data_fifo.o_data
o_readdata[26] <= hld_fifo:data_fifo.o_data
o_readdata[27] <= hld_fifo:data_fifo.o_data
o_readdata[28] <= hld_fifo:data_fifo.o_data
o_readdata[29] <= hld_fifo:data_fifo.o_data
o_readdata[30] <= hld_fifo:data_fifo.o_data
o_readdata[31] <= hld_fifo:data_fifo.o_data
o_active <= o_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_empty <= <GND>
o_almost_empty <= <GND>
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= hld_fifo:input_fifo.o_data
avm_address[3] <= hld_fifo:input_fifo.o_data
avm_address[4] <= hld_fifo:input_fifo.o_data
avm_address[5] <= hld_fifo:input_fifo.o_data
avm_address[6] <= hld_fifo:input_fifo.o_data
avm_address[7] <= hld_fifo:input_fifo.o_data
avm_address[8] <= hld_fifo:input_fifo.o_data
avm_address[9] <= hld_fifo:input_fifo.o_data
avm_address[10] <= hld_fifo:input_fifo.o_data
avm_address[11] <= hld_fifo:input_fifo.o_data
avm_address[12] <= hld_fifo:input_fifo.o_data
avm_address[13] <= hld_fifo:input_fifo.o_data
avm_address[14] <= hld_fifo:input_fifo.o_data
avm_address[15] <= hld_fifo:input_fifo.o_data
avm_address[16] <= hld_fifo:input_fifo.o_data
avm_address[17] <= hld_fifo:input_fifo.o_data
avm_address[18] <= hld_fifo:input_fifo.o_data
avm_address[19] <= hld_fifo:input_fifo.o_data
avm_address[20] <= hld_fifo:input_fifo.o_data
avm_address[21] <= hld_fifo:input_fifo.o_data
avm_address[22] <= hld_fifo:input_fifo.o_data
avm_address[23] <= hld_fifo:input_fifo.o_data
avm_address[24] <= hld_fifo:input_fifo.o_data
avm_address[25] <= hld_fifo:input_fifo.o_data
avm_address[26] <= hld_fifo:input_fifo.o_data
avm_address[27] <= hld_fifo:input_fifo.o_data
avm_address[28] <= hld_fifo:input_fifo.o_data
avm_address[29] <= hld_fifo:input_fifo.o_data
avm_address[30] <= hld_fifo:input_fifo.o_data
avm_address[31] <= hld_fifo:input_fifo.o_data
avm_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] => rdata[0].IN1
avm_readdata[1] => rdata[1].IN1
avm_readdata[2] => rdata[2].IN1
avm_readdata[3] => rdata[3].IN1
avm_readdata[4] => rdata[4].IN1
avm_readdata[5] => rdata[5].IN1
avm_readdata[6] => rdata[6].IN1
avm_readdata[7] => rdata[7].IN1
avm_readdata[8] => rdata[8].IN1
avm_readdata[9] => rdata[9].IN1
avm_readdata[10] => rdata[10].IN1
avm_readdata[11] => rdata[11].IN1
avm_readdata[12] => rdata[12].IN1
avm_readdata[13] => rdata[13].IN1
avm_readdata[14] => rdata[14].IN1
avm_readdata[15] => rdata[15].IN1
avm_readdata[16] => rdata[16].IN1
avm_readdata[17] => rdata[17].IN1
avm_readdata[18] => rdata[18].IN1
avm_readdata[19] => rdata[19].IN1
avm_readdata[20] => rdata[20].IN1
avm_readdata[21] => rdata[21].IN1
avm_readdata[22] => rdata[22].IN1
avm_readdata[23] => rdata[23].IN1
avm_readdata[24] => rdata[24].IN1
avm_readdata[25] => rdata[25].IN1
avm_readdata[26] => rdata[26].IN1
avm_readdata[27] => rdata[27].IN1
avm_readdata[28] => rdata[28].IN1
avm_readdata[29] => rdata[29].IN1
avm_readdata[30] => rdata[30].IN1
avm_readdata[31] => rdata[31].IN1
avm_waitrequest => stall_to_fifo.IN1
avm_waitrequest => read_accepted.IN1
avm_byteenable[0] <= <VCC>
avm_byteenable[1] <= <VCC>
avm_byteenable[2] <= <VCC>
avm_byteenable[3] <= <VCC>
avm_readdatavalid => avm_readdatavalid.IN1
o_input_fifo_depth[0] <= <GND>
o_input_fifo_depth[1] <= <GND>
o_input_fifo_depth[2] <= <GND>
o_input_fifo_depth[3] <= <GND>
o_input_fifo_depth[4] <= <GND>
ecc_err_status[0] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[1] <= ecc_err_status.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
o_stall <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.stall_out
o_almost_full <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_full
o_valid <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
o_data[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.almost_empty
o_empty <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.valid_out
ecc_err_status[0] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_E.IN2
data_in[0] => data_in[0].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => advance_write_addr_E.IN1
stall_in => always5.IN0
stall_in => sel_new_data_E.OUTPUTSELECT
stall_in => advance_read_addr_E.IN1
stall_in => always4.IN1
stall_in => data_out_clock_en_E.IN1
stall_in => read_from_fifo_E.IN1
stall_in => always5.IN1
stall_in => try_read_from_fifo_E.IN2
almost_empty <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= read_from_fifo_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_occ_gte_one_E <= occ_gte_one_E.DB_MAX_OUTPUT_PORT_TYPE
zlram_stall_out_E <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component
wren => dpram_g432:auto_generated.wren
data[0] => dpram_g432:auto_generated.data[0]
wraddress[0] => dpram_g432:auto_generated.wraddress[0]
wraddress[1] => dpram_g432:auto_generated.wraddress[1]
wraddress[2] => dpram_g432:auto_generated.wraddress[2]
wraddress[3] => dpram_g432:auto_generated.wraddress[3]
wraddress[4] => dpram_g432:auto_generated.wraddress[4]
inclock => dpram_g432:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_g432:auto_generated.rdaddress[0]
rdaddress[1] => dpram_g432:auto_generated.rdaddress[1]
rdaddress[2] => dpram_g432:auto_generated.rdaddress[2]
rdaddress[3] => dpram_g432:auto_generated.rdaddress[3]
rdaddress[4] => dpram_g432:auto_generated.rdaddress[4]
outclock => dpram_g432:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_g432:auto_generated.q[0]


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated
data[0] => lutrama0.PORTADATAIN
inclock => lutrama0.CLK0
outclock => ~NO_FANOUT~
q[0] <= lutrama0.PORTBDATAOUT
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wren => lutrama0.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always3.IN0
incr_raw => always3.IN0
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo
clock => clock.IN1
resetn => resetn.IN1
i_valid => valid_in.IN1
i_data[0] => data_in[0].IN1
i_data[1] => data_in[1].IN1
i_data[2] => data_in[2].IN1
i_data[3] => data_in[3].IN1
i_data[4] => data_in[4].IN1
i_data[5] => data_in[5].IN1
i_data[6] => data_in[6].IN1
i_data[7] => data_in[7].IN1
i_data[8] => data_in[8].IN1
i_data[9] => data_in[9].IN1
i_data[10] => data_in[10].IN1
i_data[11] => data_in[11].IN1
i_data[12] => data_in[12].IN1
i_data[13] => data_in[13].IN1
i_data[14] => data_in[14].IN1
i_data[15] => data_in[15].IN1
i_data[16] => data_in[16].IN1
i_data[17] => data_in[17].IN1
i_data[18] => data_in[18].IN1
i_data[19] => data_in[19].IN1
i_data[20] => data_in[20].IN1
i_data[21] => data_in[21].IN1
i_data[22] => data_in[22].IN1
i_data[23] => data_in[23].IN1
i_data[24] => data_in[24].IN1
i_data[25] => data_in[25].IN1
i_data[26] => data_in[26].IN1
i_data[27] => data_in[27].IN1
i_data[28] => data_in[28].IN1
i_data[29] => data_in[29].IN1
i_data[30] => data_in[30].IN1
i_data[31] => data_in[31].IN1
o_stall <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.stall_out
o_almost_full <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_full
o_valid <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
o_data[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[2] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[3] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[4] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[5] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[6] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[7] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[8] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[9] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[10] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[11] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[12] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[13] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[14] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[15] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[16] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[17] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[18] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[19] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[20] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[21] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[22] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[23] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[24] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[25] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[26] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[27] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[28] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[29] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[30] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
o_data[31] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.data_out
i_stall => stall_in.IN1
o_almost_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.almost_empty
o_empty <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.valid_out
ecc_err_status[0] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status
ecc_err_status[1] <= acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst.ecc_err_status


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst
clock => clock.IN7
resetn => resetn.IN1
valid_in => try_write_into_fifo_EV.IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
stall_out <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
almost_full <= acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst.threshold_reached
valid_out <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[1] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[2] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[3] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[4] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[5] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[6] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[7] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[8] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[9] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[10] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[11] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[12] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[13] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[14] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[15] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[16] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[17] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[18] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[19] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[20] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[21] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[22] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[23] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[24] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[25] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[26] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[27] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[28] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[29] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[30] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
data_out[31] <= altdpram:gen_ram.gen_mlab.altdpram_component.q
stall_in => try_feed_prefetch_ES.IN1
stall_in => always6.IN1
stall_in => read_from_fifo_ES.IN1
stall_in => try_read_from_fifo_EV.IN1
almost_empty <= valid_out_ES.DB_MAX_OUTPUT_PORT_TYPE
forced_read_out <= forced_read_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component
wren => dpram_er32:auto_generated.wren
data[0] => dpram_er32:auto_generated.data[0]
data[1] => dpram_er32:auto_generated.data[1]
data[2] => dpram_er32:auto_generated.data[2]
data[3] => dpram_er32:auto_generated.data[3]
data[4] => dpram_er32:auto_generated.data[4]
data[5] => dpram_er32:auto_generated.data[5]
data[6] => dpram_er32:auto_generated.data[6]
data[7] => dpram_er32:auto_generated.data[7]
data[8] => dpram_er32:auto_generated.data[8]
data[9] => dpram_er32:auto_generated.data[9]
data[10] => dpram_er32:auto_generated.data[10]
data[11] => dpram_er32:auto_generated.data[11]
data[12] => dpram_er32:auto_generated.data[12]
data[13] => dpram_er32:auto_generated.data[13]
data[14] => dpram_er32:auto_generated.data[14]
data[15] => dpram_er32:auto_generated.data[15]
data[16] => dpram_er32:auto_generated.data[16]
data[17] => dpram_er32:auto_generated.data[17]
data[18] => dpram_er32:auto_generated.data[18]
data[19] => dpram_er32:auto_generated.data[19]
data[20] => dpram_er32:auto_generated.data[20]
data[21] => dpram_er32:auto_generated.data[21]
data[22] => dpram_er32:auto_generated.data[22]
data[23] => dpram_er32:auto_generated.data[23]
data[24] => dpram_er32:auto_generated.data[24]
data[25] => dpram_er32:auto_generated.data[25]
data[26] => dpram_er32:auto_generated.data[26]
data[27] => dpram_er32:auto_generated.data[27]
data[28] => dpram_er32:auto_generated.data[28]
data[29] => dpram_er32:auto_generated.data[29]
data[30] => dpram_er32:auto_generated.data[30]
data[31] => dpram_er32:auto_generated.data[31]
wraddress[0] => dpram_er32:auto_generated.wraddress[0]
wraddress[1] => dpram_er32:auto_generated.wraddress[1]
wraddress[2] => dpram_er32:auto_generated.wraddress[2]
wraddress[3] => dpram_er32:auto_generated.wraddress[3]
wraddress[4] => dpram_er32:auto_generated.wraddress[4]
inclock => dpram_er32:auto_generated.inclock
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => dpram_er32:auto_generated.rdaddress[0]
rdaddress[1] => dpram_er32:auto_generated.rdaddress[1]
rdaddress[2] => dpram_er32:auto_generated.rdaddress[2]
rdaddress[3] => dpram_er32:auto_generated.rdaddress[3]
rdaddress[4] => dpram_er32:auto_generated.rdaddress[4]
outclock => dpram_er32:auto_generated.outclock
outclocken => dpram_er32:auto_generated.outclocken
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= dpram_er32:auto_generated.q[0]
q[1] <= dpram_er32:auto_generated.q[1]
q[2] <= dpram_er32:auto_generated.q[2]
q[3] <= dpram_er32:auto_generated.q[3]
q[4] <= dpram_er32:auto_generated.q[4]
q[5] <= dpram_er32:auto_generated.q[5]
q[6] <= dpram_er32:auto_generated.q[6]
q[7] <= dpram_er32:auto_generated.q[7]
q[8] <= dpram_er32:auto_generated.q[8]
q[9] <= dpram_er32:auto_generated.q[9]
q[10] <= dpram_er32:auto_generated.q[10]
q[11] <= dpram_er32:auto_generated.q[11]
q[12] <= dpram_er32:auto_generated.q[12]
q[13] <= dpram_er32:auto_generated.q[13]
q[14] <= dpram_er32:auto_generated.q[14]
q[15] <= dpram_er32:auto_generated.q[15]
q[16] <= dpram_er32:auto_generated.q[16]
q[17] <= dpram_er32:auto_generated.q[17]
q[18] <= dpram_er32:auto_generated.q[18]
q[19] <= dpram_er32:auto_generated.q[19]
q[20] <= dpram_er32:auto_generated.q[20]
q[21] <= dpram_er32:auto_generated.q[21]
q[22] <= dpram_er32:auto_generated.q[22]
q[23] <= dpram_er32:auto_generated.q[23]
q[24] <= dpram_er32:auto_generated.q[24]
q[25] <= dpram_er32:auto_generated.q[25]
q[26] <= dpram_er32:auto_generated.q[26]
q[27] <= dpram_er32:auto_generated.q[27]
q[28] <= dpram_er32:auto_generated.q[28]
q[29] <= dpram_er32:auto_generated.q[29]
q[30] <= dpram_er32:auto_generated.q[30]
q[31] <= dpram_er32:auto_generated.q[31]


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated
data[0] => lutrama0.PORTADATAIN
data[1] => lutrama1.PORTADATAIN
data[2] => lutrama2.PORTADATAIN
data[3] => lutrama3.PORTADATAIN
data[4] => lutrama4.PORTADATAIN
data[5] => lutrama5.PORTADATAIN
data[6] => lutrama6.PORTADATAIN
data[7] => lutrama7.PORTADATAIN
data[8] => lutrama8.PORTADATAIN
data[9] => lutrama9.PORTADATAIN
data[10] => lutrama10.PORTADATAIN
data[11] => lutrama11.PORTADATAIN
data[12] => lutrama12.PORTADATAIN
data[13] => lutrama13.PORTADATAIN
data[14] => lutrama14.PORTADATAIN
data[15] => lutrama15.PORTADATAIN
data[16] => lutrama16.PORTADATAIN
data[17] => lutrama17.PORTADATAIN
data[18] => lutrama18.PORTADATAIN
data[19] => lutrama19.PORTADATAIN
data[20] => lutrama20.PORTADATAIN
data[21] => lutrama21.PORTADATAIN
data[22] => lutrama22.PORTADATAIN
data[23] => lutrama23.PORTADATAIN
data[24] => lutrama24.PORTADATAIN
data[25] => lutrama25.PORTADATAIN
data[26] => lutrama26.PORTADATAIN
data[27] => lutrama27.PORTADATAIN
data[28] => lutrama28.PORTADATAIN
data[29] => lutrama29.PORTADATAIN
data[30] => lutrama30.PORTADATAIN
data[31] => lutrama31.PORTADATAIN
inclock => lutrama0.CLK0
inclock => lutrama1.CLK0
inclock => lutrama2.CLK0
inclock => lutrama3.CLK0
inclock => lutrama4.CLK0
inclock => lutrama5.CLK0
inclock => lutrama6.CLK0
inclock => lutrama7.CLK0
inclock => lutrama8.CLK0
inclock => lutrama9.CLK0
inclock => lutrama10.CLK0
inclock => lutrama11.CLK0
inclock => lutrama12.CLK0
inclock => lutrama13.CLK0
inclock => lutrama14.CLK0
inclock => lutrama15.CLK0
inclock => lutrama16.CLK0
inclock => lutrama17.CLK0
inclock => lutrama18.CLK0
inclock => lutrama19.CLK0
inclock => lutrama20.CLK0
inclock => lutrama21.CLK0
inclock => lutrama22.CLK0
inclock => lutrama23.CLK0
inclock => lutrama24.CLK0
inclock => lutrama25.CLK0
inclock => lutrama26.CLK0
inclock => lutrama27.CLK0
inclock => lutrama28.CLK0
inclock => lutrama29.CLK0
inclock => lutrama30.CLK0
inclock => lutrama31.CLK0
outclock => dataout_reg[31].CLK
outclock => dataout_reg[30].CLK
outclock => dataout_reg[29].CLK
outclock => dataout_reg[28].CLK
outclock => dataout_reg[27].CLK
outclock => dataout_reg[26].CLK
outclock => dataout_reg[25].CLK
outclock => dataout_reg[24].CLK
outclock => dataout_reg[23].CLK
outclock => dataout_reg[22].CLK
outclock => dataout_reg[21].CLK
outclock => dataout_reg[20].CLK
outclock => dataout_reg[19].CLK
outclock => dataout_reg[18].CLK
outclock => dataout_reg[17].CLK
outclock => dataout_reg[16].CLK
outclock => dataout_reg[15].CLK
outclock => dataout_reg[14].CLK
outclock => dataout_reg[13].CLK
outclock => dataout_reg[12].CLK
outclock => dataout_reg[11].CLK
outclock => dataout_reg[10].CLK
outclock => dataout_reg[9].CLK
outclock => dataout_reg[8].CLK
outclock => dataout_reg[7].CLK
outclock => dataout_reg[6].CLK
outclock => dataout_reg[5].CLK
outclock => dataout_reg[4].CLK
outclock => dataout_reg[3].CLK
outclock => dataout_reg[2].CLK
outclock => dataout_reg[1].CLK
outclock => dataout_reg[0].CLK
outclocken => dataout_reg[31].ENA
outclocken => dataout_reg[30].ENA
outclocken => dataout_reg[29].ENA
outclocken => dataout_reg[28].ENA
outclocken => dataout_reg[27].ENA
outclocken => dataout_reg[26].ENA
outclocken => dataout_reg[25].ENA
outclocken => dataout_reg[24].ENA
outclocken => dataout_reg[23].ENA
outclocken => dataout_reg[22].ENA
outclocken => dataout_reg[21].ENA
outclocken => dataout_reg[20].ENA
outclocken => dataout_reg[19].ENA
outclocken => dataout_reg[18].ENA
outclocken => dataout_reg[17].ENA
outclocken => dataout_reg[16].ENA
outclocken => dataout_reg[15].ENA
outclocken => dataout_reg[14].ENA
outclocken => dataout_reg[13].ENA
outclocken => dataout_reg[12].ENA
outclocken => dataout_reg[11].ENA
outclocken => dataout_reg[10].ENA
outclocken => dataout_reg[9].ENA
outclocken => dataout_reg[8].ENA
outclocken => dataout_reg[7].ENA
outclocken => dataout_reg[6].ENA
outclocken => dataout_reg[5].ENA
outclocken => dataout_reg[4].ENA
outclocken => dataout_reg[3].ENA
outclocken => dataout_reg[2].ENA
outclocken => dataout_reg[1].ENA
outclocken => dataout_reg[0].ENA
q[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => lutrama0.PORTBADDR
rdaddress[0] => lutrama1.PORTBADDR
rdaddress[0] => lutrama2.PORTBADDR
rdaddress[0] => lutrama3.PORTBADDR
rdaddress[0] => lutrama4.PORTBADDR
rdaddress[0] => lutrama5.PORTBADDR
rdaddress[0] => lutrama6.PORTBADDR
rdaddress[0] => lutrama7.PORTBADDR
rdaddress[0] => lutrama8.PORTBADDR
rdaddress[0] => lutrama9.PORTBADDR
rdaddress[0] => lutrama10.PORTBADDR
rdaddress[0] => lutrama11.PORTBADDR
rdaddress[0] => lutrama12.PORTBADDR
rdaddress[0] => lutrama13.PORTBADDR
rdaddress[0] => lutrama14.PORTBADDR
rdaddress[0] => lutrama15.PORTBADDR
rdaddress[0] => lutrama16.PORTBADDR
rdaddress[0] => lutrama17.PORTBADDR
rdaddress[0] => lutrama18.PORTBADDR
rdaddress[0] => lutrama19.PORTBADDR
rdaddress[0] => lutrama20.PORTBADDR
rdaddress[0] => lutrama21.PORTBADDR
rdaddress[0] => lutrama22.PORTBADDR
rdaddress[0] => lutrama23.PORTBADDR
rdaddress[0] => lutrama24.PORTBADDR
rdaddress[0] => lutrama25.PORTBADDR
rdaddress[0] => lutrama26.PORTBADDR
rdaddress[0] => lutrama27.PORTBADDR
rdaddress[0] => lutrama28.PORTBADDR
rdaddress[0] => lutrama29.PORTBADDR
rdaddress[0] => lutrama30.PORTBADDR
rdaddress[0] => lutrama31.PORTBADDR
rdaddress[1] => lutrama0.PORTBADDR1
rdaddress[1] => lutrama1.PORTBADDR1
rdaddress[1] => lutrama2.PORTBADDR1
rdaddress[1] => lutrama3.PORTBADDR1
rdaddress[1] => lutrama4.PORTBADDR1
rdaddress[1] => lutrama5.PORTBADDR1
rdaddress[1] => lutrama6.PORTBADDR1
rdaddress[1] => lutrama7.PORTBADDR1
rdaddress[1] => lutrama8.PORTBADDR1
rdaddress[1] => lutrama9.PORTBADDR1
rdaddress[1] => lutrama10.PORTBADDR1
rdaddress[1] => lutrama11.PORTBADDR1
rdaddress[1] => lutrama12.PORTBADDR1
rdaddress[1] => lutrama13.PORTBADDR1
rdaddress[1] => lutrama14.PORTBADDR1
rdaddress[1] => lutrama15.PORTBADDR1
rdaddress[1] => lutrama16.PORTBADDR1
rdaddress[1] => lutrama17.PORTBADDR1
rdaddress[1] => lutrama18.PORTBADDR1
rdaddress[1] => lutrama19.PORTBADDR1
rdaddress[1] => lutrama20.PORTBADDR1
rdaddress[1] => lutrama21.PORTBADDR1
rdaddress[1] => lutrama22.PORTBADDR1
rdaddress[1] => lutrama23.PORTBADDR1
rdaddress[1] => lutrama24.PORTBADDR1
rdaddress[1] => lutrama25.PORTBADDR1
rdaddress[1] => lutrama26.PORTBADDR1
rdaddress[1] => lutrama27.PORTBADDR1
rdaddress[1] => lutrama28.PORTBADDR1
rdaddress[1] => lutrama29.PORTBADDR1
rdaddress[1] => lutrama30.PORTBADDR1
rdaddress[1] => lutrama31.PORTBADDR1
rdaddress[2] => lutrama0.PORTBADDR2
rdaddress[2] => lutrama1.PORTBADDR2
rdaddress[2] => lutrama2.PORTBADDR2
rdaddress[2] => lutrama3.PORTBADDR2
rdaddress[2] => lutrama4.PORTBADDR2
rdaddress[2] => lutrama5.PORTBADDR2
rdaddress[2] => lutrama6.PORTBADDR2
rdaddress[2] => lutrama7.PORTBADDR2
rdaddress[2] => lutrama8.PORTBADDR2
rdaddress[2] => lutrama9.PORTBADDR2
rdaddress[2] => lutrama10.PORTBADDR2
rdaddress[2] => lutrama11.PORTBADDR2
rdaddress[2] => lutrama12.PORTBADDR2
rdaddress[2] => lutrama13.PORTBADDR2
rdaddress[2] => lutrama14.PORTBADDR2
rdaddress[2] => lutrama15.PORTBADDR2
rdaddress[2] => lutrama16.PORTBADDR2
rdaddress[2] => lutrama17.PORTBADDR2
rdaddress[2] => lutrama18.PORTBADDR2
rdaddress[2] => lutrama19.PORTBADDR2
rdaddress[2] => lutrama20.PORTBADDR2
rdaddress[2] => lutrama21.PORTBADDR2
rdaddress[2] => lutrama22.PORTBADDR2
rdaddress[2] => lutrama23.PORTBADDR2
rdaddress[2] => lutrama24.PORTBADDR2
rdaddress[2] => lutrama25.PORTBADDR2
rdaddress[2] => lutrama26.PORTBADDR2
rdaddress[2] => lutrama27.PORTBADDR2
rdaddress[2] => lutrama28.PORTBADDR2
rdaddress[2] => lutrama29.PORTBADDR2
rdaddress[2] => lutrama30.PORTBADDR2
rdaddress[2] => lutrama31.PORTBADDR2
rdaddress[3] => lutrama0.PORTBADDR3
rdaddress[3] => lutrama1.PORTBADDR3
rdaddress[3] => lutrama2.PORTBADDR3
rdaddress[3] => lutrama3.PORTBADDR3
rdaddress[3] => lutrama4.PORTBADDR3
rdaddress[3] => lutrama5.PORTBADDR3
rdaddress[3] => lutrama6.PORTBADDR3
rdaddress[3] => lutrama7.PORTBADDR3
rdaddress[3] => lutrama8.PORTBADDR3
rdaddress[3] => lutrama9.PORTBADDR3
rdaddress[3] => lutrama10.PORTBADDR3
rdaddress[3] => lutrama11.PORTBADDR3
rdaddress[3] => lutrama12.PORTBADDR3
rdaddress[3] => lutrama13.PORTBADDR3
rdaddress[3] => lutrama14.PORTBADDR3
rdaddress[3] => lutrama15.PORTBADDR3
rdaddress[3] => lutrama16.PORTBADDR3
rdaddress[3] => lutrama17.PORTBADDR3
rdaddress[3] => lutrama18.PORTBADDR3
rdaddress[3] => lutrama19.PORTBADDR3
rdaddress[3] => lutrama20.PORTBADDR3
rdaddress[3] => lutrama21.PORTBADDR3
rdaddress[3] => lutrama22.PORTBADDR3
rdaddress[3] => lutrama23.PORTBADDR3
rdaddress[3] => lutrama24.PORTBADDR3
rdaddress[3] => lutrama25.PORTBADDR3
rdaddress[3] => lutrama26.PORTBADDR3
rdaddress[3] => lutrama27.PORTBADDR3
rdaddress[3] => lutrama28.PORTBADDR3
rdaddress[3] => lutrama29.PORTBADDR3
rdaddress[3] => lutrama30.PORTBADDR3
rdaddress[3] => lutrama31.PORTBADDR3
rdaddress[4] => lutrama0.PORTBADDR4
rdaddress[4] => lutrama1.PORTBADDR4
rdaddress[4] => lutrama2.PORTBADDR4
rdaddress[4] => lutrama3.PORTBADDR4
rdaddress[4] => lutrama4.PORTBADDR4
rdaddress[4] => lutrama5.PORTBADDR4
rdaddress[4] => lutrama6.PORTBADDR4
rdaddress[4] => lutrama7.PORTBADDR4
rdaddress[4] => lutrama8.PORTBADDR4
rdaddress[4] => lutrama9.PORTBADDR4
rdaddress[4] => lutrama10.PORTBADDR4
rdaddress[4] => lutrama11.PORTBADDR4
rdaddress[4] => lutrama12.PORTBADDR4
rdaddress[4] => lutrama13.PORTBADDR4
rdaddress[4] => lutrama14.PORTBADDR4
rdaddress[4] => lutrama15.PORTBADDR4
rdaddress[4] => lutrama16.PORTBADDR4
rdaddress[4] => lutrama17.PORTBADDR4
rdaddress[4] => lutrama18.PORTBADDR4
rdaddress[4] => lutrama19.PORTBADDR4
rdaddress[4] => lutrama20.PORTBADDR4
rdaddress[4] => lutrama21.PORTBADDR4
rdaddress[4] => lutrama22.PORTBADDR4
rdaddress[4] => lutrama23.PORTBADDR4
rdaddress[4] => lutrama24.PORTBADDR4
rdaddress[4] => lutrama25.PORTBADDR4
rdaddress[4] => lutrama26.PORTBADDR4
rdaddress[4] => lutrama27.PORTBADDR4
rdaddress[4] => lutrama28.PORTBADDR4
rdaddress[4] => lutrama29.PORTBADDR4
rdaddress[4] => lutrama30.PORTBADDR4
rdaddress[4] => lutrama31.PORTBADDR4
wraddress[0] => lutrama0.PORTAADDR
wraddress[0] => lutrama1.PORTAADDR
wraddress[0] => lutrama2.PORTAADDR
wraddress[0] => lutrama3.PORTAADDR
wraddress[0] => lutrama4.PORTAADDR
wraddress[0] => lutrama5.PORTAADDR
wraddress[0] => lutrama6.PORTAADDR
wraddress[0] => lutrama7.PORTAADDR
wraddress[0] => lutrama8.PORTAADDR
wraddress[0] => lutrama9.PORTAADDR
wraddress[0] => lutrama10.PORTAADDR
wraddress[0] => lutrama11.PORTAADDR
wraddress[0] => lutrama12.PORTAADDR
wraddress[0] => lutrama13.PORTAADDR
wraddress[0] => lutrama14.PORTAADDR
wraddress[0] => lutrama15.PORTAADDR
wraddress[0] => lutrama16.PORTAADDR
wraddress[0] => lutrama17.PORTAADDR
wraddress[0] => lutrama18.PORTAADDR
wraddress[0] => lutrama19.PORTAADDR
wraddress[0] => lutrama20.PORTAADDR
wraddress[0] => lutrama21.PORTAADDR
wraddress[0] => lutrama22.PORTAADDR
wraddress[0] => lutrama23.PORTAADDR
wraddress[0] => lutrama24.PORTAADDR
wraddress[0] => lutrama25.PORTAADDR
wraddress[0] => lutrama26.PORTAADDR
wraddress[0] => lutrama27.PORTAADDR
wraddress[0] => lutrama28.PORTAADDR
wraddress[0] => lutrama29.PORTAADDR
wraddress[0] => lutrama30.PORTAADDR
wraddress[0] => lutrama31.PORTAADDR
wraddress[1] => lutrama0.PORTAADDR1
wraddress[1] => lutrama1.PORTAADDR1
wraddress[1] => lutrama2.PORTAADDR1
wraddress[1] => lutrama3.PORTAADDR1
wraddress[1] => lutrama4.PORTAADDR1
wraddress[1] => lutrama5.PORTAADDR1
wraddress[1] => lutrama6.PORTAADDR1
wraddress[1] => lutrama7.PORTAADDR1
wraddress[1] => lutrama8.PORTAADDR1
wraddress[1] => lutrama9.PORTAADDR1
wraddress[1] => lutrama10.PORTAADDR1
wraddress[1] => lutrama11.PORTAADDR1
wraddress[1] => lutrama12.PORTAADDR1
wraddress[1] => lutrama13.PORTAADDR1
wraddress[1] => lutrama14.PORTAADDR1
wraddress[1] => lutrama15.PORTAADDR1
wraddress[1] => lutrama16.PORTAADDR1
wraddress[1] => lutrama17.PORTAADDR1
wraddress[1] => lutrama18.PORTAADDR1
wraddress[1] => lutrama19.PORTAADDR1
wraddress[1] => lutrama20.PORTAADDR1
wraddress[1] => lutrama21.PORTAADDR1
wraddress[1] => lutrama22.PORTAADDR1
wraddress[1] => lutrama23.PORTAADDR1
wraddress[1] => lutrama24.PORTAADDR1
wraddress[1] => lutrama25.PORTAADDR1
wraddress[1] => lutrama26.PORTAADDR1
wraddress[1] => lutrama27.PORTAADDR1
wraddress[1] => lutrama28.PORTAADDR1
wraddress[1] => lutrama29.PORTAADDR1
wraddress[1] => lutrama30.PORTAADDR1
wraddress[1] => lutrama31.PORTAADDR1
wraddress[2] => lutrama0.PORTAADDR2
wraddress[2] => lutrama1.PORTAADDR2
wraddress[2] => lutrama2.PORTAADDR2
wraddress[2] => lutrama3.PORTAADDR2
wraddress[2] => lutrama4.PORTAADDR2
wraddress[2] => lutrama5.PORTAADDR2
wraddress[2] => lutrama6.PORTAADDR2
wraddress[2] => lutrama7.PORTAADDR2
wraddress[2] => lutrama8.PORTAADDR2
wraddress[2] => lutrama9.PORTAADDR2
wraddress[2] => lutrama10.PORTAADDR2
wraddress[2] => lutrama11.PORTAADDR2
wraddress[2] => lutrama12.PORTAADDR2
wraddress[2] => lutrama13.PORTAADDR2
wraddress[2] => lutrama14.PORTAADDR2
wraddress[2] => lutrama15.PORTAADDR2
wraddress[2] => lutrama16.PORTAADDR2
wraddress[2] => lutrama17.PORTAADDR2
wraddress[2] => lutrama18.PORTAADDR2
wraddress[2] => lutrama19.PORTAADDR2
wraddress[2] => lutrama20.PORTAADDR2
wraddress[2] => lutrama21.PORTAADDR2
wraddress[2] => lutrama22.PORTAADDR2
wraddress[2] => lutrama23.PORTAADDR2
wraddress[2] => lutrama24.PORTAADDR2
wraddress[2] => lutrama25.PORTAADDR2
wraddress[2] => lutrama26.PORTAADDR2
wraddress[2] => lutrama27.PORTAADDR2
wraddress[2] => lutrama28.PORTAADDR2
wraddress[2] => lutrama29.PORTAADDR2
wraddress[2] => lutrama30.PORTAADDR2
wraddress[2] => lutrama31.PORTAADDR2
wraddress[3] => lutrama0.PORTAADDR3
wraddress[3] => lutrama1.PORTAADDR3
wraddress[3] => lutrama2.PORTAADDR3
wraddress[3] => lutrama3.PORTAADDR3
wraddress[3] => lutrama4.PORTAADDR3
wraddress[3] => lutrama5.PORTAADDR3
wraddress[3] => lutrama6.PORTAADDR3
wraddress[3] => lutrama7.PORTAADDR3
wraddress[3] => lutrama8.PORTAADDR3
wraddress[3] => lutrama9.PORTAADDR3
wraddress[3] => lutrama10.PORTAADDR3
wraddress[3] => lutrama11.PORTAADDR3
wraddress[3] => lutrama12.PORTAADDR3
wraddress[3] => lutrama13.PORTAADDR3
wraddress[3] => lutrama14.PORTAADDR3
wraddress[3] => lutrama15.PORTAADDR3
wraddress[3] => lutrama16.PORTAADDR3
wraddress[3] => lutrama17.PORTAADDR3
wraddress[3] => lutrama18.PORTAADDR3
wraddress[3] => lutrama19.PORTAADDR3
wraddress[3] => lutrama20.PORTAADDR3
wraddress[3] => lutrama21.PORTAADDR3
wraddress[3] => lutrama22.PORTAADDR3
wraddress[3] => lutrama23.PORTAADDR3
wraddress[3] => lutrama24.PORTAADDR3
wraddress[3] => lutrama25.PORTAADDR3
wraddress[3] => lutrama26.PORTAADDR3
wraddress[3] => lutrama27.PORTAADDR3
wraddress[3] => lutrama28.PORTAADDR3
wraddress[3] => lutrama29.PORTAADDR3
wraddress[3] => lutrama30.PORTAADDR3
wraddress[3] => lutrama31.PORTAADDR3
wraddress[4] => lutrama0.PORTAADDR4
wraddress[4] => lutrama1.PORTAADDR4
wraddress[4] => lutrama2.PORTAADDR4
wraddress[4] => lutrama3.PORTAADDR4
wraddress[4] => lutrama4.PORTAADDR4
wraddress[4] => lutrama5.PORTAADDR4
wraddress[4] => lutrama6.PORTAADDR4
wraddress[4] => lutrama7.PORTAADDR4
wraddress[4] => lutrama8.PORTAADDR4
wraddress[4] => lutrama9.PORTAADDR4
wraddress[4] => lutrama10.PORTAADDR4
wraddress[4] => lutrama11.PORTAADDR4
wraddress[4] => lutrama12.PORTAADDR4
wraddress[4] => lutrama13.PORTAADDR4
wraddress[4] => lutrama14.PORTAADDR4
wraddress[4] => lutrama15.PORTAADDR4
wraddress[4] => lutrama16.PORTAADDR4
wraddress[4] => lutrama17.PORTAADDR4
wraddress[4] => lutrama18.PORTAADDR4
wraddress[4] => lutrama19.PORTAADDR4
wraddress[4] => lutrama20.PORTAADDR4
wraddress[4] => lutrama21.PORTAADDR4
wraddress[4] => lutrama22.PORTAADDR4
wraddress[4] => lutrama23.PORTAADDR4
wraddress[4] => lutrama24.PORTAADDR4
wraddress[4] => lutrama25.PORTAADDR4
wraddress[4] => lutrama26.PORTAADDR4
wraddress[4] => lutrama27.PORTAADDR4
wraddress[4] => lutrama28.PORTAADDR4
wraddress[4] => lutrama29.PORTAADDR4
wraddress[4] => lutrama30.PORTAADDR4
wraddress[4] => lutrama31.PORTAADDR4
wren => lutrama0.ENA0
wren => lutrama1.ENA0
wren => lutrama2.ENA0
wren => lutrama3.ENA0
wren => lutrama4.ENA0
wren => lutrama5.ENA0
wren => lutrama6.ENA0
wren => lutrama7.ENA0
wren => lutrama8.ENA0
wren => lutrama9.ENA0
wren => lutrama10.ENA0
wren => lutrama11.ENA0
wren => lutrama12.ENA0
wren => lutrama13.ENA0
wren => lutrama14.ENA0
wren => lutrama15.ENA0
wren => lutrama16.ENA0
wren => lutrama17.ENA0
wren => lutrama18.ENA0
wren => lutrama19.ENA0
wren => lutrama20.ENA0
wren => lutrama21.ENA0
wren => lutrama22.ENA0
wren => lutrama23.ENA0
wren => lutrama24.ENA0
wren => lutrama25.ENA0
wren => lutrama26.ENA0
wren => lutrama27.ENA0
wren => lutrama28.ENA0
wren => lutrama29.ENA0
wren => lutrama30.ENA0
wren => lutrama31.ENA0


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst
clock => clock.IN2
resetn => resetn.IN1
enable => enable.IN1
state[0] <= fibonacci_lfsr:lfsr_inst.state
state[1] <= fibonacci_lfsr:lfsr_inst.state
state[2] <= fibonacci_lfsr:lfsr_inst.state
state[3] <= fibonacci_lfsr:lfsr_inst.state
state[4] <= fibonacci_lfsr:lfsr_inst.state


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => state[3]~reg0.CLK
clock => state[4]~reg0.CLK
aclrn => state[0]~reg0.ACLR
aclrn => state[1]~reg0.ACLR
aclrn => state[2]~reg0.ACLR
aclrn => state[3]~reg0.ACLR
aclrn => state[4]~reg0.ACLR
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
sclrn => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => threshold_reached.OUTPUTSELECT
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => always3.IN1
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst
clock => clock.IN1
resetn => resetn.IN1
incr_no_overflow => lo.IN1
incr_no_overflow => lo.IN0
incr_no_overflow => lo.IN0
incr_raw => always4.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_no_underflow => lo.IN1
decr_raw => threshold_reached.OUTPUTSELECT
threshold_reached <= threshold_reached~reg0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21|lsu_top:thei_llvm_fpga_mem_lm1_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst
clk => GEN_SYNCHRONIZER.synchronizer_body[0].CLK
clk => GEN_SYNCHRONIZER.synchronizer_body[1].CLK
clk => GEN_SYNCHRONIZER.synchronizer_head.CLK
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[0].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_body[1].ACLR
i_resetn => GEN_SYNCHRONIZER.synchronizer_head.ACLR
o_aclrn <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= resetn_synchronized.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2_sr_1:thebb_histogram_B2_sr_1_aunroll_x
in_i_data_0_tpl[0] => data_mux_0_x_q.DATAA
in_i_data_0_tpl[0] => sr_0_x_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data_0_tpl[0] <= data_mux_0_x_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_0_x_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_0_x_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_loop_limiter_0:theloop_limiter_histogram0
in_i_stall[0] => limiter_i_stall_bitsignaltemp.IN1
in_i_stall_exit[0] => limiter_i_stall_exit_bitsignaltemp.IN1
in_i_valid[0] => limiter_i_valid_bitsignaltemp.IN1
in_i_valid_exit[0] => limiter_i_valid_exit_bitsignaltemp.IN1
out_o_stall[0] <= acl_loop_limiter:thelimiter.o_stall
out_o_valid[0] <= acl_loop_limiter:thelimiter.o_valid
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_loop_limiter_0:theloop_limiter_histogram0|acl_loop_limiter:thelimiter
clock => clock.IN1
resetn => resetn.IN1
i_valid[0] => inc_bin[0].IN0
i_valid[0] => o_valid.IN1
i_valid[0] => LessThan2.IN1
i_stall[0] => o_stall.IN1
i_stall[0] => inc_bin[0].IN1
i_valid_exit[0] => dec_bin[0].IN0
i_stall_exit[0] => dec_bin[0].IN1
o_valid[0] <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
o_stall[0] <= o_stall.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_loop_limiter_0:theloop_limiter_histogram0|acl_loop_limiter:thelimiter|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_i_llvm_fpga_pipeline_keep_going13_1_sr:thei_llvm_fpga_pipeline_keep_going13_histogram1_sr
in_i_data[0] => data_mux_q.DATAA
in_i_data[0] => sr_q[0].DATAIN
in_i_stall[0] => stall_and_valid_q[0].IN1
in_i_valid[0] => combined_valid_q.IN1
out_o_data[0] <= data_mux_q.DB_MAX_OUTPUT_PORT_TYPE
out_o_stall[0] <= sr_valid_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_o_valid[0] <= combined_valid_q.DB_MAX_OUTPUT_PORT_TYPE
clock => sr_valid_q[0].CLK
clock => sr_q[0].CLK
resetn => sr_valid_q[0].ACLR
resetn => sr_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start
in_feedback_in_1[0] => in_feedback_in_1[0].IN1
out_feedback_stall_out_1[0] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_feedback_stall_out_1
in_feedback_valid_in_1[0] => in_feedback_valid_in_1[0].IN1
in_iord_bl_call_histogram_i_fifodata[0] => in_iord_bl_call_histogram_i_fifodata[0].IN1
in_iord_bl_call_histogram_i_fifodata[1] => in_iord_bl_call_histogram_i_fifodata[1].IN1
in_iord_bl_call_histogram_i_fifodata[2] => in_iord_bl_call_histogram_i_fifodata[2].IN1
in_iord_bl_call_histogram_i_fifodata[3] => in_iord_bl_call_histogram_i_fifodata[3].IN1
in_iord_bl_call_histogram_i_fifodata[4] => in_iord_bl_call_histogram_i_fifodata[4].IN1
in_iord_bl_call_histogram_i_fifodata[5] => in_iord_bl_call_histogram_i_fifodata[5].IN1
in_iord_bl_call_histogram_i_fifodata[6] => in_iord_bl_call_histogram_i_fifodata[6].IN1
in_iord_bl_call_histogram_i_fifodata[7] => in_iord_bl_call_histogram_i_fifodata[7].IN1
in_iord_bl_call_histogram_i_fifodata[8] => in_iord_bl_call_histogram_i_fifodata[8].IN1
in_iord_bl_call_histogram_i_fifodata[9] => in_iord_bl_call_histogram_i_fifodata[9].IN1
in_iord_bl_call_histogram_i_fifodata[10] => in_iord_bl_call_histogram_i_fifodata[10].IN1
in_iord_bl_call_histogram_i_fifodata[11] => in_iord_bl_call_histogram_i_fifodata[11].IN1
in_iord_bl_call_histogram_i_fifodata[12] => in_iord_bl_call_histogram_i_fifodata[12].IN1
in_iord_bl_call_histogram_i_fifodata[13] => in_iord_bl_call_histogram_i_fifodata[13].IN1
in_iord_bl_call_histogram_i_fifodata[14] => in_iord_bl_call_histogram_i_fifodata[14].IN1
in_iord_bl_call_histogram_i_fifodata[15] => in_iord_bl_call_histogram_i_fifodata[15].IN1
in_iord_bl_call_histogram_i_fifodata[16] => in_iord_bl_call_histogram_i_fifodata[16].IN1
in_iord_bl_call_histogram_i_fifodata[17] => in_iord_bl_call_histogram_i_fifodata[17].IN1
in_iord_bl_call_histogram_i_fifodata[18] => in_iord_bl_call_histogram_i_fifodata[18].IN1
in_iord_bl_call_histogram_i_fifodata[19] => in_iord_bl_call_histogram_i_fifodata[19].IN1
in_iord_bl_call_histogram_i_fifodata[20] => in_iord_bl_call_histogram_i_fifodata[20].IN1
in_iord_bl_call_histogram_i_fifodata[21] => in_iord_bl_call_histogram_i_fifodata[21].IN1
in_iord_bl_call_histogram_i_fifodata[22] => in_iord_bl_call_histogram_i_fifodata[22].IN1
in_iord_bl_call_histogram_i_fifodata[23] => in_iord_bl_call_histogram_i_fifodata[23].IN1
in_iord_bl_call_histogram_i_fifodata[24] => in_iord_bl_call_histogram_i_fifodata[24].IN1
in_iord_bl_call_histogram_i_fifodata[25] => in_iord_bl_call_histogram_i_fifodata[25].IN1
in_iord_bl_call_histogram_i_fifodata[26] => in_iord_bl_call_histogram_i_fifodata[26].IN1
in_iord_bl_call_histogram_i_fifodata[27] => in_iord_bl_call_histogram_i_fifodata[27].IN1
in_iord_bl_call_histogram_i_fifodata[28] => in_iord_bl_call_histogram_i_fifodata[28].IN1
in_iord_bl_call_histogram_i_fifodata[29] => in_iord_bl_call_histogram_i_fifodata[29].IN1
in_iord_bl_call_histogram_i_fifodata[30] => in_iord_bl_call_histogram_i_fifodata[30].IN1
in_iord_bl_call_histogram_i_fifodata[31] => in_iord_bl_call_histogram_i_fifodata[31].IN1
in_iord_bl_call_histogram_i_fifodata[32] => in_iord_bl_call_histogram_i_fifodata[32].IN1
in_iord_bl_call_histogram_i_fifodata[33] => in_iord_bl_call_histogram_i_fifodata[33].IN1
in_iord_bl_call_histogram_i_fifodata[34] => in_iord_bl_call_histogram_i_fifodata[34].IN1
in_iord_bl_call_histogram_i_fifodata[35] => in_iord_bl_call_histogram_i_fifodata[35].IN1
in_iord_bl_call_histogram_i_fifodata[36] => in_iord_bl_call_histogram_i_fifodata[36].IN1
in_iord_bl_call_histogram_i_fifodata[37] => in_iord_bl_call_histogram_i_fifodata[37].IN1
in_iord_bl_call_histogram_i_fifodata[38] => in_iord_bl_call_histogram_i_fifodata[38].IN1
in_iord_bl_call_histogram_i_fifodata[39] => in_iord_bl_call_histogram_i_fifodata[39].IN1
in_iord_bl_call_histogram_i_fifodata[40] => in_iord_bl_call_histogram_i_fifodata[40].IN1
in_iord_bl_call_histogram_i_fifodata[41] => in_iord_bl_call_histogram_i_fifodata[41].IN1
in_iord_bl_call_histogram_i_fifodata[42] => in_iord_bl_call_histogram_i_fifodata[42].IN1
in_iord_bl_call_histogram_i_fifodata[43] => in_iord_bl_call_histogram_i_fifodata[43].IN1
in_iord_bl_call_histogram_i_fifodata[44] => in_iord_bl_call_histogram_i_fifodata[44].IN1
in_iord_bl_call_histogram_i_fifodata[45] => in_iord_bl_call_histogram_i_fifodata[45].IN1
in_iord_bl_call_histogram_i_fifodata[46] => in_iord_bl_call_histogram_i_fifodata[46].IN1
in_iord_bl_call_histogram_i_fifodata[47] => in_iord_bl_call_histogram_i_fifodata[47].IN1
in_iord_bl_call_histogram_i_fifodata[48] => in_iord_bl_call_histogram_i_fifodata[48].IN1
in_iord_bl_call_histogram_i_fifodata[49] => in_iord_bl_call_histogram_i_fifodata[49].IN1
in_iord_bl_call_histogram_i_fifodata[50] => in_iord_bl_call_histogram_i_fifodata[50].IN1
in_iord_bl_call_histogram_i_fifodata[51] => in_iord_bl_call_histogram_i_fifodata[51].IN1
in_iord_bl_call_histogram_i_fifodata[52] => in_iord_bl_call_histogram_i_fifodata[52].IN1
in_iord_bl_call_histogram_i_fifodata[53] => in_iord_bl_call_histogram_i_fifodata[53].IN1
in_iord_bl_call_histogram_i_fifodata[54] => in_iord_bl_call_histogram_i_fifodata[54].IN1
in_iord_bl_call_histogram_i_fifodata[55] => in_iord_bl_call_histogram_i_fifodata[55].IN1
in_iord_bl_call_histogram_i_fifodata[56] => in_iord_bl_call_histogram_i_fifodata[56].IN1
in_iord_bl_call_histogram_i_fifodata[57] => in_iord_bl_call_histogram_i_fifodata[57].IN1
in_iord_bl_call_histogram_i_fifodata[58] => in_iord_bl_call_histogram_i_fifodata[58].IN1
in_iord_bl_call_histogram_i_fifodata[59] => in_iord_bl_call_histogram_i_fifodata[59].IN1
in_iord_bl_call_histogram_i_fifodata[60] => in_iord_bl_call_histogram_i_fifodata[60].IN1
in_iord_bl_call_histogram_i_fifodata[61] => in_iord_bl_call_histogram_i_fifodata[61].IN1
in_iord_bl_call_histogram_i_fifodata[62] => in_iord_bl_call_histogram_i_fifodata[62].IN1
in_iord_bl_call_histogram_i_fifodata[63] => in_iord_bl_call_histogram_i_fifodata[63].IN1
in_iord_bl_call_histogram_i_fifodata[64] => in_iord_bl_call_histogram_i_fifodata[64].IN1
in_iord_bl_call_histogram_i_fifodata[65] => in_iord_bl_call_histogram_i_fifodata[65].IN1
in_iord_bl_call_histogram_i_fifodata[66] => in_iord_bl_call_histogram_i_fifodata[66].IN1
in_iord_bl_call_histogram_i_fifodata[67] => in_iord_bl_call_histogram_i_fifodata[67].IN1
in_iord_bl_call_histogram_i_fifodata[68] => in_iord_bl_call_histogram_i_fifodata[68].IN1
in_iord_bl_call_histogram_i_fifodata[69] => in_iord_bl_call_histogram_i_fifodata[69].IN1
in_iord_bl_call_histogram_i_fifodata[70] => in_iord_bl_call_histogram_i_fifodata[70].IN1
in_iord_bl_call_histogram_i_fifodata[71] => in_iord_bl_call_histogram_i_fifodata[71].IN1
in_iord_bl_call_histogram_i_fifodata[72] => in_iord_bl_call_histogram_i_fifodata[72].IN1
in_iord_bl_call_histogram_i_fifodata[73] => in_iord_bl_call_histogram_i_fifodata[73].IN1
in_iord_bl_call_histogram_i_fifodata[74] => in_iord_bl_call_histogram_i_fifodata[74].IN1
in_iord_bl_call_histogram_i_fifodata[75] => in_iord_bl_call_histogram_i_fifodata[75].IN1
in_iord_bl_call_histogram_i_fifodata[76] => in_iord_bl_call_histogram_i_fifodata[76].IN1
in_iord_bl_call_histogram_i_fifodata[77] => in_iord_bl_call_histogram_i_fifodata[77].IN1
in_iord_bl_call_histogram_i_fifodata[78] => in_iord_bl_call_histogram_i_fifodata[78].IN1
in_iord_bl_call_histogram_i_fifodata[79] => in_iord_bl_call_histogram_i_fifodata[79].IN1
in_iord_bl_call_histogram_i_fifodata[80] => in_iord_bl_call_histogram_i_fifodata[80].IN1
in_iord_bl_call_histogram_i_fifodata[81] => in_iord_bl_call_histogram_i_fifodata[81].IN1
in_iord_bl_call_histogram_i_fifodata[82] => in_iord_bl_call_histogram_i_fifodata[82].IN1
in_iord_bl_call_histogram_i_fifodata[83] => in_iord_bl_call_histogram_i_fifodata[83].IN1
in_iord_bl_call_histogram_i_fifodata[84] => in_iord_bl_call_histogram_i_fifodata[84].IN1
in_iord_bl_call_histogram_i_fifodata[85] => in_iord_bl_call_histogram_i_fifodata[85].IN1
in_iord_bl_call_histogram_i_fifodata[86] => in_iord_bl_call_histogram_i_fifodata[86].IN1
in_iord_bl_call_histogram_i_fifodata[87] => in_iord_bl_call_histogram_i_fifodata[87].IN1
in_iord_bl_call_histogram_i_fifodata[88] => in_iord_bl_call_histogram_i_fifodata[88].IN1
in_iord_bl_call_histogram_i_fifodata[89] => in_iord_bl_call_histogram_i_fifodata[89].IN1
in_iord_bl_call_histogram_i_fifodata[90] => in_iord_bl_call_histogram_i_fifodata[90].IN1
in_iord_bl_call_histogram_i_fifodata[91] => in_iord_bl_call_histogram_i_fifodata[91].IN1
in_iord_bl_call_histogram_i_fifodata[92] => in_iord_bl_call_histogram_i_fifodata[92].IN1
in_iord_bl_call_histogram_i_fifodata[93] => in_iord_bl_call_histogram_i_fifodata[93].IN1
in_iord_bl_call_histogram_i_fifodata[94] => in_iord_bl_call_histogram_i_fifodata[94].IN1
in_iord_bl_call_histogram_i_fifodata[95] => in_iord_bl_call_histogram_i_fifodata[95].IN1
in_iord_bl_call_histogram_i_fifodata[96] => in_iord_bl_call_histogram_i_fifodata[96].IN1
in_iord_bl_call_histogram_i_fifodata[97] => in_iord_bl_call_histogram_i_fifodata[97].IN1
in_iord_bl_call_histogram_i_fifodata[98] => in_iord_bl_call_histogram_i_fifodata[98].IN1
in_iord_bl_call_histogram_i_fifodata[99] => in_iord_bl_call_histogram_i_fifodata[99].IN1
in_iord_bl_call_histogram_i_fifodata[100] => in_iord_bl_call_histogram_i_fifodata[100].IN1
in_iord_bl_call_histogram_i_fifodata[101] => in_iord_bl_call_histogram_i_fifodata[101].IN1
in_iord_bl_call_histogram_i_fifodata[102] => in_iord_bl_call_histogram_i_fifodata[102].IN1
in_iord_bl_call_histogram_i_fifodata[103] => in_iord_bl_call_histogram_i_fifodata[103].IN1
in_iord_bl_call_histogram_i_fifodata[104] => in_iord_bl_call_histogram_i_fifodata[104].IN1
in_iord_bl_call_histogram_i_fifodata[105] => in_iord_bl_call_histogram_i_fifodata[105].IN1
in_iord_bl_call_histogram_i_fifodata[106] => in_iord_bl_call_histogram_i_fifodata[106].IN1
in_iord_bl_call_histogram_i_fifodata[107] => in_iord_bl_call_histogram_i_fifodata[107].IN1
in_iord_bl_call_histogram_i_fifodata[108] => in_iord_bl_call_histogram_i_fifodata[108].IN1
in_iord_bl_call_histogram_i_fifodata[109] => in_iord_bl_call_histogram_i_fifodata[109].IN1
in_iord_bl_call_histogram_i_fifodata[110] => in_iord_bl_call_histogram_i_fifodata[110].IN1
in_iord_bl_call_histogram_i_fifodata[111] => in_iord_bl_call_histogram_i_fifodata[111].IN1
in_iord_bl_call_histogram_i_fifodata[112] => in_iord_bl_call_histogram_i_fifodata[112].IN1
in_iord_bl_call_histogram_i_fifodata[113] => in_iord_bl_call_histogram_i_fifodata[113].IN1
in_iord_bl_call_histogram_i_fifodata[114] => in_iord_bl_call_histogram_i_fifodata[114].IN1
in_iord_bl_call_histogram_i_fifodata[115] => in_iord_bl_call_histogram_i_fifodata[115].IN1
in_iord_bl_call_histogram_i_fifodata[116] => in_iord_bl_call_histogram_i_fifodata[116].IN1
in_iord_bl_call_histogram_i_fifodata[117] => in_iord_bl_call_histogram_i_fifodata[117].IN1
in_iord_bl_call_histogram_i_fifodata[118] => in_iord_bl_call_histogram_i_fifodata[118].IN1
in_iord_bl_call_histogram_i_fifodata[119] => in_iord_bl_call_histogram_i_fifodata[119].IN1
in_iord_bl_call_histogram_i_fifodata[120] => in_iord_bl_call_histogram_i_fifodata[120].IN1
in_iord_bl_call_histogram_i_fifodata[121] => in_iord_bl_call_histogram_i_fifodata[121].IN1
in_iord_bl_call_histogram_i_fifodata[122] => in_iord_bl_call_histogram_i_fifodata[122].IN1
in_iord_bl_call_histogram_i_fifodata[123] => in_iord_bl_call_histogram_i_fifodata[123].IN1
in_iord_bl_call_histogram_i_fifodata[124] => in_iord_bl_call_histogram_i_fifodata[124].IN1
in_iord_bl_call_histogram_i_fifodata[125] => in_iord_bl_call_histogram_i_fifodata[125].IN1
in_iord_bl_call_histogram_i_fifodata[126] => in_iord_bl_call_histogram_i_fifodata[126].IN1
in_iord_bl_call_histogram_i_fifodata[127] => in_iord_bl_call_histogram_i_fifodata[127].IN1
in_iord_bl_call_histogram_i_fifodata[128] => in_iord_bl_call_histogram_i_fifodata[128].IN1
in_iord_bl_call_histogram_i_fifodata[129] => in_iord_bl_call_histogram_i_fifodata[129].IN1
in_iord_bl_call_histogram_i_fifodata[130] => in_iord_bl_call_histogram_i_fifodata[130].IN1
in_iord_bl_call_histogram_i_fifodata[131] => in_iord_bl_call_histogram_i_fifodata[131].IN1
in_iord_bl_call_histogram_i_fifodata[132] => in_iord_bl_call_histogram_i_fifodata[132].IN1
in_iord_bl_call_histogram_i_fifodata[133] => in_iord_bl_call_histogram_i_fifodata[133].IN1
in_iord_bl_call_histogram_i_fifodata[134] => in_iord_bl_call_histogram_i_fifodata[134].IN1
in_iord_bl_call_histogram_i_fifodata[135] => in_iord_bl_call_histogram_i_fifodata[135].IN1
in_iord_bl_call_histogram_i_fifodata[136] => in_iord_bl_call_histogram_i_fifodata[136].IN1
in_iord_bl_call_histogram_i_fifodata[137] => in_iord_bl_call_histogram_i_fifodata[137].IN1
in_iord_bl_call_histogram_i_fifodata[138] => in_iord_bl_call_histogram_i_fifodata[138].IN1
in_iord_bl_call_histogram_i_fifodata[139] => in_iord_bl_call_histogram_i_fifodata[139].IN1
in_iord_bl_call_histogram_i_fifodata[140] => in_iord_bl_call_histogram_i_fifodata[140].IN1
in_iord_bl_call_histogram_i_fifodata[141] => in_iord_bl_call_histogram_i_fifodata[141].IN1
in_iord_bl_call_histogram_i_fifodata[142] => in_iord_bl_call_histogram_i_fifodata[142].IN1
in_iord_bl_call_histogram_i_fifodata[143] => in_iord_bl_call_histogram_i_fifodata[143].IN1
in_iord_bl_call_histogram_i_fifodata[144] => in_iord_bl_call_histogram_i_fifodata[144].IN1
in_iord_bl_call_histogram_i_fifodata[145] => in_iord_bl_call_histogram_i_fifodata[145].IN1
in_iord_bl_call_histogram_i_fifodata[146] => in_iord_bl_call_histogram_i_fifodata[146].IN1
in_iord_bl_call_histogram_i_fifodata[147] => in_iord_bl_call_histogram_i_fifodata[147].IN1
in_iord_bl_call_histogram_i_fifodata[148] => in_iord_bl_call_histogram_i_fifodata[148].IN1
in_iord_bl_call_histogram_i_fifodata[149] => in_iord_bl_call_histogram_i_fifodata[149].IN1
in_iord_bl_call_histogram_i_fifodata[150] => in_iord_bl_call_histogram_i_fifodata[150].IN1
in_iord_bl_call_histogram_i_fifodata[151] => in_iord_bl_call_histogram_i_fifodata[151].IN1
in_iord_bl_call_histogram_i_fifodata[152] => in_iord_bl_call_histogram_i_fifodata[152].IN1
in_iord_bl_call_histogram_i_fifodata[153] => in_iord_bl_call_histogram_i_fifodata[153].IN1
in_iord_bl_call_histogram_i_fifodata[154] => in_iord_bl_call_histogram_i_fifodata[154].IN1
in_iord_bl_call_histogram_i_fifodata[155] => in_iord_bl_call_histogram_i_fifodata[155].IN1
in_iord_bl_call_histogram_i_fifodata[156] => in_iord_bl_call_histogram_i_fifodata[156].IN1
in_iord_bl_call_histogram_i_fifodata[157] => in_iord_bl_call_histogram_i_fifodata[157].IN1
in_iord_bl_call_histogram_i_fifodata[158] => in_iord_bl_call_histogram_i_fifodata[158].IN1
in_iord_bl_call_histogram_i_fifodata[159] => in_iord_bl_call_histogram_i_fifodata[159].IN1
in_iord_bl_call_histogram_i_fifodata[160] => in_iord_bl_call_histogram_i_fifodata[160].IN1
in_iord_bl_call_histogram_i_fifodata[161] => in_iord_bl_call_histogram_i_fifodata[161].IN1
in_iord_bl_call_histogram_i_fifodata[162] => in_iord_bl_call_histogram_i_fifodata[162].IN1
in_iord_bl_call_histogram_i_fifodata[163] => in_iord_bl_call_histogram_i_fifodata[163].IN1
in_iord_bl_call_histogram_i_fifodata[164] => in_iord_bl_call_histogram_i_fifodata[164].IN1
in_iord_bl_call_histogram_i_fifodata[165] => in_iord_bl_call_histogram_i_fifodata[165].IN1
in_iord_bl_call_histogram_i_fifodata[166] => in_iord_bl_call_histogram_i_fifodata[166].IN1
in_iord_bl_call_histogram_i_fifodata[167] => in_iord_bl_call_histogram_i_fifodata[167].IN1
in_iord_bl_call_histogram_i_fifodata[168] => in_iord_bl_call_histogram_i_fifodata[168].IN1
in_iord_bl_call_histogram_i_fifodata[169] => in_iord_bl_call_histogram_i_fifodata[169].IN1
in_iord_bl_call_histogram_i_fifodata[170] => in_iord_bl_call_histogram_i_fifodata[170].IN1
in_iord_bl_call_histogram_i_fifodata[171] => in_iord_bl_call_histogram_i_fifodata[171].IN1
in_iord_bl_call_histogram_i_fifodata[172] => in_iord_bl_call_histogram_i_fifodata[172].IN1
in_iord_bl_call_histogram_i_fifodata[173] => in_iord_bl_call_histogram_i_fifodata[173].IN1
in_iord_bl_call_histogram_i_fifodata[174] => in_iord_bl_call_histogram_i_fifodata[174].IN1
in_iord_bl_call_histogram_i_fifodata[175] => in_iord_bl_call_histogram_i_fifodata[175].IN1
in_iord_bl_call_histogram_i_fifodata[176] => in_iord_bl_call_histogram_i_fifodata[176].IN1
in_iord_bl_call_histogram_i_fifodata[177] => in_iord_bl_call_histogram_i_fifodata[177].IN1
in_iord_bl_call_histogram_i_fifodata[178] => in_iord_bl_call_histogram_i_fifodata[178].IN1
in_iord_bl_call_histogram_i_fifodata[179] => in_iord_bl_call_histogram_i_fifodata[179].IN1
in_iord_bl_call_histogram_i_fifodata[180] => in_iord_bl_call_histogram_i_fifodata[180].IN1
in_iord_bl_call_histogram_i_fifodata[181] => in_iord_bl_call_histogram_i_fifodata[181].IN1
in_iord_bl_call_histogram_i_fifodata[182] => in_iord_bl_call_histogram_i_fifodata[182].IN1
in_iord_bl_call_histogram_i_fifodata[183] => in_iord_bl_call_histogram_i_fifodata[183].IN1
in_iord_bl_call_histogram_i_fifodata[184] => in_iord_bl_call_histogram_i_fifodata[184].IN1
in_iord_bl_call_histogram_i_fifodata[185] => in_iord_bl_call_histogram_i_fifodata[185].IN1
in_iord_bl_call_histogram_i_fifodata[186] => in_iord_bl_call_histogram_i_fifodata[186].IN1
in_iord_bl_call_histogram_i_fifodata[187] => in_iord_bl_call_histogram_i_fifodata[187].IN1
in_iord_bl_call_histogram_i_fifodata[188] => in_iord_bl_call_histogram_i_fifodata[188].IN1
in_iord_bl_call_histogram_i_fifodata[189] => in_iord_bl_call_histogram_i_fifodata[189].IN1
in_iord_bl_call_histogram_i_fifodata[190] => in_iord_bl_call_histogram_i_fifodata[190].IN1
in_iord_bl_call_histogram_i_fifodata[191] => in_iord_bl_call_histogram_i_fifodata[191].IN1
in_iord_bl_call_histogram_i_fifodata[192] => in_iord_bl_call_histogram_i_fifodata[192].IN1
in_iord_bl_call_histogram_i_fifodata[193] => in_iord_bl_call_histogram_i_fifodata[193].IN1
in_iord_bl_call_histogram_i_fifodata[194] => in_iord_bl_call_histogram_i_fifodata[194].IN1
in_iord_bl_call_histogram_i_fifodata[195] => in_iord_bl_call_histogram_i_fifodata[195].IN1
in_iord_bl_call_histogram_i_fifodata[196] => in_iord_bl_call_histogram_i_fifodata[196].IN1
in_iord_bl_call_histogram_i_fifodata[197] => in_iord_bl_call_histogram_i_fifodata[197].IN1
in_iord_bl_call_histogram_i_fifodata[198] => in_iord_bl_call_histogram_i_fifodata[198].IN1
in_iord_bl_call_histogram_i_fifodata[199] => in_iord_bl_call_histogram_i_fifodata[199].IN1
in_iord_bl_call_histogram_i_fifodata[200] => in_iord_bl_call_histogram_i_fifodata[200].IN1
in_iord_bl_call_histogram_i_fifodata[201] => in_iord_bl_call_histogram_i_fifodata[201].IN1
in_iord_bl_call_histogram_i_fifodata[202] => in_iord_bl_call_histogram_i_fifodata[202].IN1
in_iord_bl_call_histogram_i_fifodata[203] => in_iord_bl_call_histogram_i_fifodata[203].IN1
in_iord_bl_call_histogram_i_fifodata[204] => in_iord_bl_call_histogram_i_fifodata[204].IN1
in_iord_bl_call_histogram_i_fifodata[205] => in_iord_bl_call_histogram_i_fifodata[205].IN1
in_iord_bl_call_histogram_i_fifodata[206] => in_iord_bl_call_histogram_i_fifodata[206].IN1
in_iord_bl_call_histogram_i_fifodata[207] => in_iord_bl_call_histogram_i_fifodata[207].IN1
in_iord_bl_call_histogram_i_fifodata[208] => in_iord_bl_call_histogram_i_fifodata[208].IN1
in_iord_bl_call_histogram_i_fifodata[209] => in_iord_bl_call_histogram_i_fifodata[209].IN1
in_iord_bl_call_histogram_i_fifodata[210] => in_iord_bl_call_histogram_i_fifodata[210].IN1
in_iord_bl_call_histogram_i_fifodata[211] => in_iord_bl_call_histogram_i_fifodata[211].IN1
in_iord_bl_call_histogram_i_fifodata[212] => in_iord_bl_call_histogram_i_fifodata[212].IN1
in_iord_bl_call_histogram_i_fifodata[213] => in_iord_bl_call_histogram_i_fifodata[213].IN1
in_iord_bl_call_histogram_i_fifodata[214] => in_iord_bl_call_histogram_i_fifodata[214].IN1
in_iord_bl_call_histogram_i_fifodata[215] => in_iord_bl_call_histogram_i_fifodata[215].IN1
in_iord_bl_call_histogram_i_fifodata[216] => in_iord_bl_call_histogram_i_fifodata[216].IN1
in_iord_bl_call_histogram_i_fifodata[217] => in_iord_bl_call_histogram_i_fifodata[217].IN1
in_iord_bl_call_histogram_i_fifodata[218] => in_iord_bl_call_histogram_i_fifodata[218].IN1
in_iord_bl_call_histogram_i_fifodata[219] => in_iord_bl_call_histogram_i_fifodata[219].IN1
in_iord_bl_call_histogram_i_fifodata[220] => in_iord_bl_call_histogram_i_fifodata[220].IN1
in_iord_bl_call_histogram_i_fifodata[221] => in_iord_bl_call_histogram_i_fifodata[221].IN1
in_iord_bl_call_histogram_i_fifodata[222] => in_iord_bl_call_histogram_i_fifodata[222].IN1
in_iord_bl_call_histogram_i_fifodata[223] => in_iord_bl_call_histogram_i_fifodata[223].IN1
in_iord_bl_call_histogram_i_fifodata[224] => in_iord_bl_call_histogram_i_fifodata[224].IN1
in_iord_bl_call_histogram_i_fifodata[225] => in_iord_bl_call_histogram_i_fifodata[225].IN1
in_iord_bl_call_histogram_i_fifodata[226] => in_iord_bl_call_histogram_i_fifodata[226].IN1
in_iord_bl_call_histogram_i_fifodata[227] => in_iord_bl_call_histogram_i_fifodata[227].IN1
in_iord_bl_call_histogram_i_fifodata[228] => in_iord_bl_call_histogram_i_fifodata[228].IN1
in_iord_bl_call_histogram_i_fifodata[229] => in_iord_bl_call_histogram_i_fifodata[229].IN1
in_iord_bl_call_histogram_i_fifodata[230] => in_iord_bl_call_histogram_i_fifodata[230].IN1
in_iord_bl_call_histogram_i_fifodata[231] => in_iord_bl_call_histogram_i_fifodata[231].IN1
in_iord_bl_call_histogram_i_fifodata[232] => in_iord_bl_call_histogram_i_fifodata[232].IN1
in_iord_bl_call_histogram_i_fifodata[233] => in_iord_bl_call_histogram_i_fifodata[233].IN1
in_iord_bl_call_histogram_i_fifodata[234] => in_iord_bl_call_histogram_i_fifodata[234].IN1
in_iord_bl_call_histogram_i_fifodata[235] => in_iord_bl_call_histogram_i_fifodata[235].IN1
in_iord_bl_call_histogram_i_fifodata[236] => in_iord_bl_call_histogram_i_fifodata[236].IN1
in_iord_bl_call_histogram_i_fifodata[237] => in_iord_bl_call_histogram_i_fifodata[237].IN1
in_iord_bl_call_histogram_i_fifodata[238] => in_iord_bl_call_histogram_i_fifodata[238].IN1
in_iord_bl_call_histogram_i_fifodata[239] => in_iord_bl_call_histogram_i_fifodata[239].IN1
in_iord_bl_call_histogram_i_fifodata[240] => in_iord_bl_call_histogram_i_fifodata[240].IN1
in_iord_bl_call_histogram_i_fifodata[241] => in_iord_bl_call_histogram_i_fifodata[241].IN1
in_iord_bl_call_histogram_i_fifodata[242] => in_iord_bl_call_histogram_i_fifodata[242].IN1
in_iord_bl_call_histogram_i_fifodata[243] => in_iord_bl_call_histogram_i_fifodata[243].IN1
in_iord_bl_call_histogram_i_fifodata[244] => in_iord_bl_call_histogram_i_fifodata[244].IN1
in_iord_bl_call_histogram_i_fifodata[245] => in_iord_bl_call_histogram_i_fifodata[245].IN1
in_iord_bl_call_histogram_i_fifodata[246] => in_iord_bl_call_histogram_i_fifodata[246].IN1
in_iord_bl_call_histogram_i_fifodata[247] => in_iord_bl_call_histogram_i_fifodata[247].IN1
in_iord_bl_call_histogram_i_fifodata[248] => in_iord_bl_call_histogram_i_fifodata[248].IN1
in_iord_bl_call_histogram_i_fifodata[249] => in_iord_bl_call_histogram_i_fifodata[249].IN1
in_iord_bl_call_histogram_i_fifodata[250] => in_iord_bl_call_histogram_i_fifodata[250].IN1
in_iord_bl_call_histogram_i_fifodata[251] => in_iord_bl_call_histogram_i_fifodata[251].IN1
in_iord_bl_call_histogram_i_fifodata[252] => in_iord_bl_call_histogram_i_fifodata[252].IN1
in_iord_bl_call_histogram_i_fifodata[253] => in_iord_bl_call_histogram_i_fifodata[253].IN1
in_iord_bl_call_histogram_i_fifodata[254] => in_iord_bl_call_histogram_i_fifodata[254].IN1
in_iord_bl_call_histogram_i_fifodata[255] => in_iord_bl_call_histogram_i_fifodata[255].IN1
in_iord_bl_call_histogram_i_fifovalid[0] => in_iord_bl_call_histogram_i_fifovalid[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
in_valid_in_1[0] => in_valid_in_1[0].IN1
out_exiting_stall_out[0] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_histogram1_exiting_stall_out
out_exiting_valid_out[0] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_histogram1_exiting_valid_out
out_intel_reserved_ffwd_0_0[0] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_0_0
out_intel_reserved_ffwd_1_0[0] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[1] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[2] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[3] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[4] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[5] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[6] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[7] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[8] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[9] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[10] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[11] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[12] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[13] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[14] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[15] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[16] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[17] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[18] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[19] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[20] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[21] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[22] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[23] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[24] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[25] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[26] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[27] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[28] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[29] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[30] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[31] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[32] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[33] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[34] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[35] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[36] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[37] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[38] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[39] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[40] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[41] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[42] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[43] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[44] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[45] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[46] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[47] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[48] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[49] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[50] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[51] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[52] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[53] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[54] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[55] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[56] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[57] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[58] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[59] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[60] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[61] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[62] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[63] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_2_0[0] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[1] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[2] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[3] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[4] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[5] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[6] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[7] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[8] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[9] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[10] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[11] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[12] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[13] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[14] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[15] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[16] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[17] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[18] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[19] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[20] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[21] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[22] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[23] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[24] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[25] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[26] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[27] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[28] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[29] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[30] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[31] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[32] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[33] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[34] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[35] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[36] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[37] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[38] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[39] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[40] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[41] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[42] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[43] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[44] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[45] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[46] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[47] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[48] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[49] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[50] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[51] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[52] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[53] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[54] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[55] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[56] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[57] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[58] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[59] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[60] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[61] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[62] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[63] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_3_0[0] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[1] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[2] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[3] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[4] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[5] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[6] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[7] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[8] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[9] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[10] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[11] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[12] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[13] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[14] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[15] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[16] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[17] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[18] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[19] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[20] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[21] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[22] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[23] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[24] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[25] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[26] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[27] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[28] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[29] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[30] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[31] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[32] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[33] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[34] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[35] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[36] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[37] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[38] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[39] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[40] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[41] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[42] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[43] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[44] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[45] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[46] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[47] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[48] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[49] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[50] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[51] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[52] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[53] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[54] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[55] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[56] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[57] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[58] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[59] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[60] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[61] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[62] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[63] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_4_0[0] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[1] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[2] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[3] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[4] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[5] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[6] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[7] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[8] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[9] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[10] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[11] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[12] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[13] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[14] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[15] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[16] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[17] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[18] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[19] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[20] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[21] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[22] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[23] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[24] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[25] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[26] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[27] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[28] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[29] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[30] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[31] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[32] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_intel_reserved_ffwd_4_0
out_iord_bl_call_histogram_o_fifoalmost_full[0] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_iord_bl_call_histogram_o_fifoalmost_full
out_iord_bl_call_histogram_o_fifoready[0] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_iord_bl_call_histogram_o_fifoready
out_stall_out_0[0] <= histogram_B1_start_merge:thehistogram_B1_start_merge.out_stall_out_0
out_stall_out_1[0] <= histogram_B1_start_merge:thehistogram_B1_start_merge.out_stall_out_1
out_valid_in_0[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_in_1[0] <= in_valid_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= histogram_B1_start_branch:thehistogram_B1_start_branch.out_valid_out_0
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region.out_pipeline_valid_out
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_B1_start_merge:thehistogram_B1_start_merge
in_stall_in[0] => stall_out_q.IN1
in_valid_in_0[0] => valid_or_q.IN0
in_valid_in_0[0] => stall_out_1_specific_q.IN1
in_valid_in_1[0] => valid_or_q.IN1
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_1[0] <= stall_out_1_specific_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= valid_or_q.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_B1_start_branch:thehistogram_B1_start_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region
out_iord_bl_call_histogram_o_fifoready[0] <= histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x.out_iord_bl_call_histogram_o_fifoready
out_iord_bl_call_histogram_o_fifoalmost_full[0] <= histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x.out_iord_bl_call_histogram_o_fifoalmost_full
out_intel_reserved_ffwd_1_0[0] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[1] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[2] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[3] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[4] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[5] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[6] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[7] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[8] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[9] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[10] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[11] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[12] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[13] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[14] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[15] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[16] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[17] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[18] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[19] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[20] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[21] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[22] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[23] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[24] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[25] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[26] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[27] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[28] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[29] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[30] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[31] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[32] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[33] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[34] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[35] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[36] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[37] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[38] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[39] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[40] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[41] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[42] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[43] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[44] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[45] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[46] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[47] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[48] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[49] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[50] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[51] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[52] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[53] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[54] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[55] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[56] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[57] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[58] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[59] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[60] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[61] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[62] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_intel_reserved_ffwd_1_0[63] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11.out_intel_reserved_ffwd_1_0
out_valid_out[0] <= SE_out_bubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13_1_wireValid.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_2_0[0] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[1] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[2] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[3] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[4] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[5] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[6] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[7] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[8] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[9] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[10] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[11] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[12] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[13] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[14] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[15] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[16] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[17] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[18] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[19] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[20] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[21] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[22] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[23] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[24] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[25] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[26] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[27] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[28] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[29] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[30] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[31] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[32] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[33] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[34] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[35] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[36] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[37] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[38] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[39] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[40] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[41] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[42] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[43] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[44] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[45] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[46] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[47] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[48] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[49] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[50] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[51] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[52] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[53] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[54] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[55] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[56] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[57] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[58] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[59] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[60] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[61] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[62] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_2_0[63] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12.out_intel_reserved_ffwd_2_0
out_intel_reserved_ffwd_3_0[0] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[1] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[2] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[3] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[4] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[5] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[6] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[7] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[8] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[9] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[10] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[11] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[12] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[13] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[14] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[15] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[16] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[17] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[18] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[19] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[20] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[21] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[22] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[23] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[24] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[25] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[26] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[27] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[28] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[29] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[30] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[31] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[32] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[33] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[34] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[35] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[36] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[37] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[38] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[39] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[40] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[41] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[42] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[43] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[44] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[45] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[46] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[47] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[48] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[49] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[50] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[51] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[52] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[53] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[54] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[55] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[56] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[57] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[58] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[59] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[60] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[61] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[62] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_3_0[63] <= histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13.out_intel_reserved_ffwd_3_0
out_intel_reserved_ffwd_4_0[0] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[1] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[2] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[3] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[4] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[5] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[6] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[7] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[8] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[9] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[10] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[11] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[12] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[13] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[14] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[15] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[16] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[17] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[18] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[19] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[20] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[21] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[22] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[23] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[24] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[25] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[26] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[27] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[28] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[29] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[30] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[31] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
out_intel_reserved_ffwd_4_0[32] <= histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19.out_intel_reserved_ffwd_4_0
in_iord_bl_call_histogram_i_fifodata[0] => in_iord_bl_call_histogram_i_fifodata[0].IN1
in_iord_bl_call_histogram_i_fifodata[1] => in_iord_bl_call_histogram_i_fifodata[1].IN1
in_iord_bl_call_histogram_i_fifodata[2] => in_iord_bl_call_histogram_i_fifodata[2].IN1
in_iord_bl_call_histogram_i_fifodata[3] => in_iord_bl_call_histogram_i_fifodata[3].IN1
in_iord_bl_call_histogram_i_fifodata[4] => in_iord_bl_call_histogram_i_fifodata[4].IN1
in_iord_bl_call_histogram_i_fifodata[5] => in_iord_bl_call_histogram_i_fifodata[5].IN1
in_iord_bl_call_histogram_i_fifodata[6] => in_iord_bl_call_histogram_i_fifodata[6].IN1
in_iord_bl_call_histogram_i_fifodata[7] => in_iord_bl_call_histogram_i_fifodata[7].IN1
in_iord_bl_call_histogram_i_fifodata[8] => in_iord_bl_call_histogram_i_fifodata[8].IN1
in_iord_bl_call_histogram_i_fifodata[9] => in_iord_bl_call_histogram_i_fifodata[9].IN1
in_iord_bl_call_histogram_i_fifodata[10] => in_iord_bl_call_histogram_i_fifodata[10].IN1
in_iord_bl_call_histogram_i_fifodata[11] => in_iord_bl_call_histogram_i_fifodata[11].IN1
in_iord_bl_call_histogram_i_fifodata[12] => in_iord_bl_call_histogram_i_fifodata[12].IN1
in_iord_bl_call_histogram_i_fifodata[13] => in_iord_bl_call_histogram_i_fifodata[13].IN1
in_iord_bl_call_histogram_i_fifodata[14] => in_iord_bl_call_histogram_i_fifodata[14].IN1
in_iord_bl_call_histogram_i_fifodata[15] => in_iord_bl_call_histogram_i_fifodata[15].IN1
in_iord_bl_call_histogram_i_fifodata[16] => in_iord_bl_call_histogram_i_fifodata[16].IN1
in_iord_bl_call_histogram_i_fifodata[17] => in_iord_bl_call_histogram_i_fifodata[17].IN1
in_iord_bl_call_histogram_i_fifodata[18] => in_iord_bl_call_histogram_i_fifodata[18].IN1
in_iord_bl_call_histogram_i_fifodata[19] => in_iord_bl_call_histogram_i_fifodata[19].IN1
in_iord_bl_call_histogram_i_fifodata[20] => in_iord_bl_call_histogram_i_fifodata[20].IN1
in_iord_bl_call_histogram_i_fifodata[21] => in_iord_bl_call_histogram_i_fifodata[21].IN1
in_iord_bl_call_histogram_i_fifodata[22] => in_iord_bl_call_histogram_i_fifodata[22].IN1
in_iord_bl_call_histogram_i_fifodata[23] => in_iord_bl_call_histogram_i_fifodata[23].IN1
in_iord_bl_call_histogram_i_fifodata[24] => in_iord_bl_call_histogram_i_fifodata[24].IN1
in_iord_bl_call_histogram_i_fifodata[25] => in_iord_bl_call_histogram_i_fifodata[25].IN1
in_iord_bl_call_histogram_i_fifodata[26] => in_iord_bl_call_histogram_i_fifodata[26].IN1
in_iord_bl_call_histogram_i_fifodata[27] => in_iord_bl_call_histogram_i_fifodata[27].IN1
in_iord_bl_call_histogram_i_fifodata[28] => in_iord_bl_call_histogram_i_fifodata[28].IN1
in_iord_bl_call_histogram_i_fifodata[29] => in_iord_bl_call_histogram_i_fifodata[29].IN1
in_iord_bl_call_histogram_i_fifodata[30] => in_iord_bl_call_histogram_i_fifodata[30].IN1
in_iord_bl_call_histogram_i_fifodata[31] => in_iord_bl_call_histogram_i_fifodata[31].IN1
in_iord_bl_call_histogram_i_fifodata[32] => in_iord_bl_call_histogram_i_fifodata[32].IN1
in_iord_bl_call_histogram_i_fifodata[33] => in_iord_bl_call_histogram_i_fifodata[33].IN1
in_iord_bl_call_histogram_i_fifodata[34] => in_iord_bl_call_histogram_i_fifodata[34].IN1
in_iord_bl_call_histogram_i_fifodata[35] => in_iord_bl_call_histogram_i_fifodata[35].IN1
in_iord_bl_call_histogram_i_fifodata[36] => in_iord_bl_call_histogram_i_fifodata[36].IN1
in_iord_bl_call_histogram_i_fifodata[37] => in_iord_bl_call_histogram_i_fifodata[37].IN1
in_iord_bl_call_histogram_i_fifodata[38] => in_iord_bl_call_histogram_i_fifodata[38].IN1
in_iord_bl_call_histogram_i_fifodata[39] => in_iord_bl_call_histogram_i_fifodata[39].IN1
in_iord_bl_call_histogram_i_fifodata[40] => in_iord_bl_call_histogram_i_fifodata[40].IN1
in_iord_bl_call_histogram_i_fifodata[41] => in_iord_bl_call_histogram_i_fifodata[41].IN1
in_iord_bl_call_histogram_i_fifodata[42] => in_iord_bl_call_histogram_i_fifodata[42].IN1
in_iord_bl_call_histogram_i_fifodata[43] => in_iord_bl_call_histogram_i_fifodata[43].IN1
in_iord_bl_call_histogram_i_fifodata[44] => in_iord_bl_call_histogram_i_fifodata[44].IN1
in_iord_bl_call_histogram_i_fifodata[45] => in_iord_bl_call_histogram_i_fifodata[45].IN1
in_iord_bl_call_histogram_i_fifodata[46] => in_iord_bl_call_histogram_i_fifodata[46].IN1
in_iord_bl_call_histogram_i_fifodata[47] => in_iord_bl_call_histogram_i_fifodata[47].IN1
in_iord_bl_call_histogram_i_fifodata[48] => in_iord_bl_call_histogram_i_fifodata[48].IN1
in_iord_bl_call_histogram_i_fifodata[49] => in_iord_bl_call_histogram_i_fifodata[49].IN1
in_iord_bl_call_histogram_i_fifodata[50] => in_iord_bl_call_histogram_i_fifodata[50].IN1
in_iord_bl_call_histogram_i_fifodata[51] => in_iord_bl_call_histogram_i_fifodata[51].IN1
in_iord_bl_call_histogram_i_fifodata[52] => in_iord_bl_call_histogram_i_fifodata[52].IN1
in_iord_bl_call_histogram_i_fifodata[53] => in_iord_bl_call_histogram_i_fifodata[53].IN1
in_iord_bl_call_histogram_i_fifodata[54] => in_iord_bl_call_histogram_i_fifodata[54].IN1
in_iord_bl_call_histogram_i_fifodata[55] => in_iord_bl_call_histogram_i_fifodata[55].IN1
in_iord_bl_call_histogram_i_fifodata[56] => in_iord_bl_call_histogram_i_fifodata[56].IN1
in_iord_bl_call_histogram_i_fifodata[57] => in_iord_bl_call_histogram_i_fifodata[57].IN1
in_iord_bl_call_histogram_i_fifodata[58] => in_iord_bl_call_histogram_i_fifodata[58].IN1
in_iord_bl_call_histogram_i_fifodata[59] => in_iord_bl_call_histogram_i_fifodata[59].IN1
in_iord_bl_call_histogram_i_fifodata[60] => in_iord_bl_call_histogram_i_fifodata[60].IN1
in_iord_bl_call_histogram_i_fifodata[61] => in_iord_bl_call_histogram_i_fifodata[61].IN1
in_iord_bl_call_histogram_i_fifodata[62] => in_iord_bl_call_histogram_i_fifodata[62].IN1
in_iord_bl_call_histogram_i_fifodata[63] => in_iord_bl_call_histogram_i_fifodata[63].IN1
in_iord_bl_call_histogram_i_fifodata[64] => in_iord_bl_call_histogram_i_fifodata[64].IN1
in_iord_bl_call_histogram_i_fifodata[65] => in_iord_bl_call_histogram_i_fifodata[65].IN1
in_iord_bl_call_histogram_i_fifodata[66] => in_iord_bl_call_histogram_i_fifodata[66].IN1
in_iord_bl_call_histogram_i_fifodata[67] => in_iord_bl_call_histogram_i_fifodata[67].IN1
in_iord_bl_call_histogram_i_fifodata[68] => in_iord_bl_call_histogram_i_fifodata[68].IN1
in_iord_bl_call_histogram_i_fifodata[69] => in_iord_bl_call_histogram_i_fifodata[69].IN1
in_iord_bl_call_histogram_i_fifodata[70] => in_iord_bl_call_histogram_i_fifodata[70].IN1
in_iord_bl_call_histogram_i_fifodata[71] => in_iord_bl_call_histogram_i_fifodata[71].IN1
in_iord_bl_call_histogram_i_fifodata[72] => in_iord_bl_call_histogram_i_fifodata[72].IN1
in_iord_bl_call_histogram_i_fifodata[73] => in_iord_bl_call_histogram_i_fifodata[73].IN1
in_iord_bl_call_histogram_i_fifodata[74] => in_iord_bl_call_histogram_i_fifodata[74].IN1
in_iord_bl_call_histogram_i_fifodata[75] => in_iord_bl_call_histogram_i_fifodata[75].IN1
in_iord_bl_call_histogram_i_fifodata[76] => in_iord_bl_call_histogram_i_fifodata[76].IN1
in_iord_bl_call_histogram_i_fifodata[77] => in_iord_bl_call_histogram_i_fifodata[77].IN1
in_iord_bl_call_histogram_i_fifodata[78] => in_iord_bl_call_histogram_i_fifodata[78].IN1
in_iord_bl_call_histogram_i_fifodata[79] => in_iord_bl_call_histogram_i_fifodata[79].IN1
in_iord_bl_call_histogram_i_fifodata[80] => in_iord_bl_call_histogram_i_fifodata[80].IN1
in_iord_bl_call_histogram_i_fifodata[81] => in_iord_bl_call_histogram_i_fifodata[81].IN1
in_iord_bl_call_histogram_i_fifodata[82] => in_iord_bl_call_histogram_i_fifodata[82].IN1
in_iord_bl_call_histogram_i_fifodata[83] => in_iord_bl_call_histogram_i_fifodata[83].IN1
in_iord_bl_call_histogram_i_fifodata[84] => in_iord_bl_call_histogram_i_fifodata[84].IN1
in_iord_bl_call_histogram_i_fifodata[85] => in_iord_bl_call_histogram_i_fifodata[85].IN1
in_iord_bl_call_histogram_i_fifodata[86] => in_iord_bl_call_histogram_i_fifodata[86].IN1
in_iord_bl_call_histogram_i_fifodata[87] => in_iord_bl_call_histogram_i_fifodata[87].IN1
in_iord_bl_call_histogram_i_fifodata[88] => in_iord_bl_call_histogram_i_fifodata[88].IN1
in_iord_bl_call_histogram_i_fifodata[89] => in_iord_bl_call_histogram_i_fifodata[89].IN1
in_iord_bl_call_histogram_i_fifodata[90] => in_iord_bl_call_histogram_i_fifodata[90].IN1
in_iord_bl_call_histogram_i_fifodata[91] => in_iord_bl_call_histogram_i_fifodata[91].IN1
in_iord_bl_call_histogram_i_fifodata[92] => in_iord_bl_call_histogram_i_fifodata[92].IN1
in_iord_bl_call_histogram_i_fifodata[93] => in_iord_bl_call_histogram_i_fifodata[93].IN1
in_iord_bl_call_histogram_i_fifodata[94] => in_iord_bl_call_histogram_i_fifodata[94].IN1
in_iord_bl_call_histogram_i_fifodata[95] => in_iord_bl_call_histogram_i_fifodata[95].IN1
in_iord_bl_call_histogram_i_fifodata[96] => in_iord_bl_call_histogram_i_fifodata[96].IN1
in_iord_bl_call_histogram_i_fifodata[97] => in_iord_bl_call_histogram_i_fifodata[97].IN1
in_iord_bl_call_histogram_i_fifodata[98] => in_iord_bl_call_histogram_i_fifodata[98].IN1
in_iord_bl_call_histogram_i_fifodata[99] => in_iord_bl_call_histogram_i_fifodata[99].IN1
in_iord_bl_call_histogram_i_fifodata[100] => in_iord_bl_call_histogram_i_fifodata[100].IN1
in_iord_bl_call_histogram_i_fifodata[101] => in_iord_bl_call_histogram_i_fifodata[101].IN1
in_iord_bl_call_histogram_i_fifodata[102] => in_iord_bl_call_histogram_i_fifodata[102].IN1
in_iord_bl_call_histogram_i_fifodata[103] => in_iord_bl_call_histogram_i_fifodata[103].IN1
in_iord_bl_call_histogram_i_fifodata[104] => in_iord_bl_call_histogram_i_fifodata[104].IN1
in_iord_bl_call_histogram_i_fifodata[105] => in_iord_bl_call_histogram_i_fifodata[105].IN1
in_iord_bl_call_histogram_i_fifodata[106] => in_iord_bl_call_histogram_i_fifodata[106].IN1
in_iord_bl_call_histogram_i_fifodata[107] => in_iord_bl_call_histogram_i_fifodata[107].IN1
in_iord_bl_call_histogram_i_fifodata[108] => in_iord_bl_call_histogram_i_fifodata[108].IN1
in_iord_bl_call_histogram_i_fifodata[109] => in_iord_bl_call_histogram_i_fifodata[109].IN1
in_iord_bl_call_histogram_i_fifodata[110] => in_iord_bl_call_histogram_i_fifodata[110].IN1
in_iord_bl_call_histogram_i_fifodata[111] => in_iord_bl_call_histogram_i_fifodata[111].IN1
in_iord_bl_call_histogram_i_fifodata[112] => in_iord_bl_call_histogram_i_fifodata[112].IN1
in_iord_bl_call_histogram_i_fifodata[113] => in_iord_bl_call_histogram_i_fifodata[113].IN1
in_iord_bl_call_histogram_i_fifodata[114] => in_iord_bl_call_histogram_i_fifodata[114].IN1
in_iord_bl_call_histogram_i_fifodata[115] => in_iord_bl_call_histogram_i_fifodata[115].IN1
in_iord_bl_call_histogram_i_fifodata[116] => in_iord_bl_call_histogram_i_fifodata[116].IN1
in_iord_bl_call_histogram_i_fifodata[117] => in_iord_bl_call_histogram_i_fifodata[117].IN1
in_iord_bl_call_histogram_i_fifodata[118] => in_iord_bl_call_histogram_i_fifodata[118].IN1
in_iord_bl_call_histogram_i_fifodata[119] => in_iord_bl_call_histogram_i_fifodata[119].IN1
in_iord_bl_call_histogram_i_fifodata[120] => in_iord_bl_call_histogram_i_fifodata[120].IN1
in_iord_bl_call_histogram_i_fifodata[121] => in_iord_bl_call_histogram_i_fifodata[121].IN1
in_iord_bl_call_histogram_i_fifodata[122] => in_iord_bl_call_histogram_i_fifodata[122].IN1
in_iord_bl_call_histogram_i_fifodata[123] => in_iord_bl_call_histogram_i_fifodata[123].IN1
in_iord_bl_call_histogram_i_fifodata[124] => in_iord_bl_call_histogram_i_fifodata[124].IN1
in_iord_bl_call_histogram_i_fifodata[125] => in_iord_bl_call_histogram_i_fifodata[125].IN1
in_iord_bl_call_histogram_i_fifodata[126] => in_iord_bl_call_histogram_i_fifodata[126].IN1
in_iord_bl_call_histogram_i_fifodata[127] => in_iord_bl_call_histogram_i_fifodata[127].IN1
in_iord_bl_call_histogram_i_fifodata[128] => in_iord_bl_call_histogram_i_fifodata[128].IN1
in_iord_bl_call_histogram_i_fifodata[129] => in_iord_bl_call_histogram_i_fifodata[129].IN1
in_iord_bl_call_histogram_i_fifodata[130] => in_iord_bl_call_histogram_i_fifodata[130].IN1
in_iord_bl_call_histogram_i_fifodata[131] => in_iord_bl_call_histogram_i_fifodata[131].IN1
in_iord_bl_call_histogram_i_fifodata[132] => in_iord_bl_call_histogram_i_fifodata[132].IN1
in_iord_bl_call_histogram_i_fifodata[133] => in_iord_bl_call_histogram_i_fifodata[133].IN1
in_iord_bl_call_histogram_i_fifodata[134] => in_iord_bl_call_histogram_i_fifodata[134].IN1
in_iord_bl_call_histogram_i_fifodata[135] => in_iord_bl_call_histogram_i_fifodata[135].IN1
in_iord_bl_call_histogram_i_fifodata[136] => in_iord_bl_call_histogram_i_fifodata[136].IN1
in_iord_bl_call_histogram_i_fifodata[137] => in_iord_bl_call_histogram_i_fifodata[137].IN1
in_iord_bl_call_histogram_i_fifodata[138] => in_iord_bl_call_histogram_i_fifodata[138].IN1
in_iord_bl_call_histogram_i_fifodata[139] => in_iord_bl_call_histogram_i_fifodata[139].IN1
in_iord_bl_call_histogram_i_fifodata[140] => in_iord_bl_call_histogram_i_fifodata[140].IN1
in_iord_bl_call_histogram_i_fifodata[141] => in_iord_bl_call_histogram_i_fifodata[141].IN1
in_iord_bl_call_histogram_i_fifodata[142] => in_iord_bl_call_histogram_i_fifodata[142].IN1
in_iord_bl_call_histogram_i_fifodata[143] => in_iord_bl_call_histogram_i_fifodata[143].IN1
in_iord_bl_call_histogram_i_fifodata[144] => in_iord_bl_call_histogram_i_fifodata[144].IN1
in_iord_bl_call_histogram_i_fifodata[145] => in_iord_bl_call_histogram_i_fifodata[145].IN1
in_iord_bl_call_histogram_i_fifodata[146] => in_iord_bl_call_histogram_i_fifodata[146].IN1
in_iord_bl_call_histogram_i_fifodata[147] => in_iord_bl_call_histogram_i_fifodata[147].IN1
in_iord_bl_call_histogram_i_fifodata[148] => in_iord_bl_call_histogram_i_fifodata[148].IN1
in_iord_bl_call_histogram_i_fifodata[149] => in_iord_bl_call_histogram_i_fifodata[149].IN1
in_iord_bl_call_histogram_i_fifodata[150] => in_iord_bl_call_histogram_i_fifodata[150].IN1
in_iord_bl_call_histogram_i_fifodata[151] => in_iord_bl_call_histogram_i_fifodata[151].IN1
in_iord_bl_call_histogram_i_fifodata[152] => in_iord_bl_call_histogram_i_fifodata[152].IN1
in_iord_bl_call_histogram_i_fifodata[153] => in_iord_bl_call_histogram_i_fifodata[153].IN1
in_iord_bl_call_histogram_i_fifodata[154] => in_iord_bl_call_histogram_i_fifodata[154].IN1
in_iord_bl_call_histogram_i_fifodata[155] => in_iord_bl_call_histogram_i_fifodata[155].IN1
in_iord_bl_call_histogram_i_fifodata[156] => in_iord_bl_call_histogram_i_fifodata[156].IN1
in_iord_bl_call_histogram_i_fifodata[157] => in_iord_bl_call_histogram_i_fifodata[157].IN1
in_iord_bl_call_histogram_i_fifodata[158] => in_iord_bl_call_histogram_i_fifodata[158].IN1
in_iord_bl_call_histogram_i_fifodata[159] => in_iord_bl_call_histogram_i_fifodata[159].IN1
in_iord_bl_call_histogram_i_fifodata[160] => in_iord_bl_call_histogram_i_fifodata[160].IN1
in_iord_bl_call_histogram_i_fifodata[161] => in_iord_bl_call_histogram_i_fifodata[161].IN1
in_iord_bl_call_histogram_i_fifodata[162] => in_iord_bl_call_histogram_i_fifodata[162].IN1
in_iord_bl_call_histogram_i_fifodata[163] => in_iord_bl_call_histogram_i_fifodata[163].IN1
in_iord_bl_call_histogram_i_fifodata[164] => in_iord_bl_call_histogram_i_fifodata[164].IN1
in_iord_bl_call_histogram_i_fifodata[165] => in_iord_bl_call_histogram_i_fifodata[165].IN1
in_iord_bl_call_histogram_i_fifodata[166] => in_iord_bl_call_histogram_i_fifodata[166].IN1
in_iord_bl_call_histogram_i_fifodata[167] => in_iord_bl_call_histogram_i_fifodata[167].IN1
in_iord_bl_call_histogram_i_fifodata[168] => in_iord_bl_call_histogram_i_fifodata[168].IN1
in_iord_bl_call_histogram_i_fifodata[169] => in_iord_bl_call_histogram_i_fifodata[169].IN1
in_iord_bl_call_histogram_i_fifodata[170] => in_iord_bl_call_histogram_i_fifodata[170].IN1
in_iord_bl_call_histogram_i_fifodata[171] => in_iord_bl_call_histogram_i_fifodata[171].IN1
in_iord_bl_call_histogram_i_fifodata[172] => in_iord_bl_call_histogram_i_fifodata[172].IN1
in_iord_bl_call_histogram_i_fifodata[173] => in_iord_bl_call_histogram_i_fifodata[173].IN1
in_iord_bl_call_histogram_i_fifodata[174] => in_iord_bl_call_histogram_i_fifodata[174].IN1
in_iord_bl_call_histogram_i_fifodata[175] => in_iord_bl_call_histogram_i_fifodata[175].IN1
in_iord_bl_call_histogram_i_fifodata[176] => in_iord_bl_call_histogram_i_fifodata[176].IN1
in_iord_bl_call_histogram_i_fifodata[177] => in_iord_bl_call_histogram_i_fifodata[177].IN1
in_iord_bl_call_histogram_i_fifodata[178] => in_iord_bl_call_histogram_i_fifodata[178].IN1
in_iord_bl_call_histogram_i_fifodata[179] => in_iord_bl_call_histogram_i_fifodata[179].IN1
in_iord_bl_call_histogram_i_fifodata[180] => in_iord_bl_call_histogram_i_fifodata[180].IN1
in_iord_bl_call_histogram_i_fifodata[181] => in_iord_bl_call_histogram_i_fifodata[181].IN1
in_iord_bl_call_histogram_i_fifodata[182] => in_iord_bl_call_histogram_i_fifodata[182].IN1
in_iord_bl_call_histogram_i_fifodata[183] => in_iord_bl_call_histogram_i_fifodata[183].IN1
in_iord_bl_call_histogram_i_fifodata[184] => in_iord_bl_call_histogram_i_fifodata[184].IN1
in_iord_bl_call_histogram_i_fifodata[185] => in_iord_bl_call_histogram_i_fifodata[185].IN1
in_iord_bl_call_histogram_i_fifodata[186] => in_iord_bl_call_histogram_i_fifodata[186].IN1
in_iord_bl_call_histogram_i_fifodata[187] => in_iord_bl_call_histogram_i_fifodata[187].IN1
in_iord_bl_call_histogram_i_fifodata[188] => in_iord_bl_call_histogram_i_fifodata[188].IN1
in_iord_bl_call_histogram_i_fifodata[189] => in_iord_bl_call_histogram_i_fifodata[189].IN1
in_iord_bl_call_histogram_i_fifodata[190] => in_iord_bl_call_histogram_i_fifodata[190].IN1
in_iord_bl_call_histogram_i_fifodata[191] => in_iord_bl_call_histogram_i_fifodata[191].IN1
in_iord_bl_call_histogram_i_fifodata[192] => in_iord_bl_call_histogram_i_fifodata[192].IN1
in_iord_bl_call_histogram_i_fifodata[193] => in_iord_bl_call_histogram_i_fifodata[193].IN1
in_iord_bl_call_histogram_i_fifodata[194] => in_iord_bl_call_histogram_i_fifodata[194].IN1
in_iord_bl_call_histogram_i_fifodata[195] => in_iord_bl_call_histogram_i_fifodata[195].IN1
in_iord_bl_call_histogram_i_fifodata[196] => in_iord_bl_call_histogram_i_fifodata[196].IN1
in_iord_bl_call_histogram_i_fifodata[197] => in_iord_bl_call_histogram_i_fifodata[197].IN1
in_iord_bl_call_histogram_i_fifodata[198] => in_iord_bl_call_histogram_i_fifodata[198].IN1
in_iord_bl_call_histogram_i_fifodata[199] => in_iord_bl_call_histogram_i_fifodata[199].IN1
in_iord_bl_call_histogram_i_fifodata[200] => in_iord_bl_call_histogram_i_fifodata[200].IN1
in_iord_bl_call_histogram_i_fifodata[201] => in_iord_bl_call_histogram_i_fifodata[201].IN1
in_iord_bl_call_histogram_i_fifodata[202] => in_iord_bl_call_histogram_i_fifodata[202].IN1
in_iord_bl_call_histogram_i_fifodata[203] => in_iord_bl_call_histogram_i_fifodata[203].IN1
in_iord_bl_call_histogram_i_fifodata[204] => in_iord_bl_call_histogram_i_fifodata[204].IN1
in_iord_bl_call_histogram_i_fifodata[205] => in_iord_bl_call_histogram_i_fifodata[205].IN1
in_iord_bl_call_histogram_i_fifodata[206] => in_iord_bl_call_histogram_i_fifodata[206].IN1
in_iord_bl_call_histogram_i_fifodata[207] => in_iord_bl_call_histogram_i_fifodata[207].IN1
in_iord_bl_call_histogram_i_fifodata[208] => in_iord_bl_call_histogram_i_fifodata[208].IN1
in_iord_bl_call_histogram_i_fifodata[209] => in_iord_bl_call_histogram_i_fifodata[209].IN1
in_iord_bl_call_histogram_i_fifodata[210] => in_iord_bl_call_histogram_i_fifodata[210].IN1
in_iord_bl_call_histogram_i_fifodata[211] => in_iord_bl_call_histogram_i_fifodata[211].IN1
in_iord_bl_call_histogram_i_fifodata[212] => in_iord_bl_call_histogram_i_fifodata[212].IN1
in_iord_bl_call_histogram_i_fifodata[213] => in_iord_bl_call_histogram_i_fifodata[213].IN1
in_iord_bl_call_histogram_i_fifodata[214] => in_iord_bl_call_histogram_i_fifodata[214].IN1
in_iord_bl_call_histogram_i_fifodata[215] => in_iord_bl_call_histogram_i_fifodata[215].IN1
in_iord_bl_call_histogram_i_fifodata[216] => in_iord_bl_call_histogram_i_fifodata[216].IN1
in_iord_bl_call_histogram_i_fifodata[217] => in_iord_bl_call_histogram_i_fifodata[217].IN1
in_iord_bl_call_histogram_i_fifodata[218] => in_iord_bl_call_histogram_i_fifodata[218].IN1
in_iord_bl_call_histogram_i_fifodata[219] => in_iord_bl_call_histogram_i_fifodata[219].IN1
in_iord_bl_call_histogram_i_fifodata[220] => in_iord_bl_call_histogram_i_fifodata[220].IN1
in_iord_bl_call_histogram_i_fifodata[221] => in_iord_bl_call_histogram_i_fifodata[221].IN1
in_iord_bl_call_histogram_i_fifodata[222] => in_iord_bl_call_histogram_i_fifodata[222].IN1
in_iord_bl_call_histogram_i_fifodata[223] => in_iord_bl_call_histogram_i_fifodata[223].IN1
in_iord_bl_call_histogram_i_fifodata[224] => in_iord_bl_call_histogram_i_fifodata[224].IN1
in_iord_bl_call_histogram_i_fifodata[225] => in_iord_bl_call_histogram_i_fifodata[225].IN1
in_iord_bl_call_histogram_i_fifodata[226] => in_iord_bl_call_histogram_i_fifodata[226].IN1
in_iord_bl_call_histogram_i_fifodata[227] => in_iord_bl_call_histogram_i_fifodata[227].IN1
in_iord_bl_call_histogram_i_fifodata[228] => in_iord_bl_call_histogram_i_fifodata[228].IN1
in_iord_bl_call_histogram_i_fifodata[229] => in_iord_bl_call_histogram_i_fifodata[229].IN1
in_iord_bl_call_histogram_i_fifodata[230] => in_iord_bl_call_histogram_i_fifodata[230].IN1
in_iord_bl_call_histogram_i_fifodata[231] => in_iord_bl_call_histogram_i_fifodata[231].IN1
in_iord_bl_call_histogram_i_fifodata[232] => in_iord_bl_call_histogram_i_fifodata[232].IN1
in_iord_bl_call_histogram_i_fifodata[233] => in_iord_bl_call_histogram_i_fifodata[233].IN1
in_iord_bl_call_histogram_i_fifodata[234] => in_iord_bl_call_histogram_i_fifodata[234].IN1
in_iord_bl_call_histogram_i_fifodata[235] => in_iord_bl_call_histogram_i_fifodata[235].IN1
in_iord_bl_call_histogram_i_fifodata[236] => in_iord_bl_call_histogram_i_fifodata[236].IN1
in_iord_bl_call_histogram_i_fifodata[237] => in_iord_bl_call_histogram_i_fifodata[237].IN1
in_iord_bl_call_histogram_i_fifodata[238] => in_iord_bl_call_histogram_i_fifodata[238].IN1
in_iord_bl_call_histogram_i_fifodata[239] => in_iord_bl_call_histogram_i_fifodata[239].IN1
in_iord_bl_call_histogram_i_fifodata[240] => in_iord_bl_call_histogram_i_fifodata[240].IN1
in_iord_bl_call_histogram_i_fifodata[241] => in_iord_bl_call_histogram_i_fifodata[241].IN1
in_iord_bl_call_histogram_i_fifodata[242] => in_iord_bl_call_histogram_i_fifodata[242].IN1
in_iord_bl_call_histogram_i_fifodata[243] => in_iord_bl_call_histogram_i_fifodata[243].IN1
in_iord_bl_call_histogram_i_fifodata[244] => in_iord_bl_call_histogram_i_fifodata[244].IN1
in_iord_bl_call_histogram_i_fifodata[245] => in_iord_bl_call_histogram_i_fifodata[245].IN1
in_iord_bl_call_histogram_i_fifodata[246] => in_iord_bl_call_histogram_i_fifodata[246].IN1
in_iord_bl_call_histogram_i_fifodata[247] => in_iord_bl_call_histogram_i_fifodata[247].IN1
in_iord_bl_call_histogram_i_fifodata[248] => in_iord_bl_call_histogram_i_fifodata[248].IN1
in_iord_bl_call_histogram_i_fifodata[249] => in_iord_bl_call_histogram_i_fifodata[249].IN1
in_iord_bl_call_histogram_i_fifodata[250] => in_iord_bl_call_histogram_i_fifodata[250].IN1
in_iord_bl_call_histogram_i_fifodata[251] => in_iord_bl_call_histogram_i_fifodata[251].IN1
in_iord_bl_call_histogram_i_fifodata[252] => in_iord_bl_call_histogram_i_fifodata[252].IN1
in_iord_bl_call_histogram_i_fifodata[253] => in_iord_bl_call_histogram_i_fifodata[253].IN1
in_iord_bl_call_histogram_i_fifodata[254] => in_iord_bl_call_histogram_i_fifodata[254].IN1
in_iord_bl_call_histogram_i_fifodata[255] => in_iord_bl_call_histogram_i_fifodata[255].IN1
in_iord_bl_call_histogram_i_fifovalid[0] => in_iord_bl_call_histogram_i_fifovalid[0].IN1
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_histogram1_exiting_valid_out[0] <= histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_histogram1_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_histogram1_exiting_stall_out[0] <= histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_histogram1_exiting_stall_out
in_feedback_in_1[0] => in_feedback_in_1[0].IN1
out_feedback_stall_out_1[0] <= histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1.out_feedback_stall_out_1
in_feedback_valid_in_1[0] => in_feedback_valid_in_1[0].IN1
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x.out_pipeline_valid_out
out_intel_reserved_ffwd_0_0[0] <= histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram14.out_intel_reserved_ffwd_0_0
in_stall_in[0] => SE_out_bubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13_1_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => in_valid_in[0].IN1
clock => clock.IN12
resetn => resetn.IN12


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_B1_start_merge_reg:thehistogram_B1_start_merge_reg
out_data_out[0] <= histogram_B1_start_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= histogram_B1_start_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => histogram_B1_start_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_histogram_B1_start_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= histogram_B1_start_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => histogram_B1_start_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => histogram_B1_start_merge_reg_valid_reg_q[0].DATAIN
clock => histogram_B1_start_merge_reg_data_reg_q[0].CLK
clock => histogram_B1_start_merge_reg_valid_reg_q[0].CLK
resetn => histogram_B1_start_merge_reg_data_reg_q[0].ACLR
resetn => histogram_B1_start_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x
out_c0_exit_0_tpl[0] <= histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x.out_data_out_0_tpl
out_c0_exit_1_tpl[0] <= histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x.out_data_out_1_tpl
out_o_valid[0] <= histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x.out_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_histogram1_exiting_valid_out[0] <= histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_histogram1_exiting_valid_out
in_i_valid[0] => input_accepted_and_q.IN1
in_unnamed_histogram0_0_tpl[0] => ~NO_FANOUT~
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x.out_pipeline_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_histogram1_exiting_stall_out[0] <= histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x.out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_histogram1_exiting_stall_out
in_i_stall[0] => in_i_stall[0].IN1
out_o_stall[0] <= histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x.out_stall_entry
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x
out_c0_exi1_0_tpl[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_c0_exi1_1_tpl[0] <= histogram_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_histogram2.out_data_out
out_o_valid[0] <= in_i_valid[0].DB_MAX_OUTPUT_PORT_TYPE
out_unnamed_histogram1[0] <= GND_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_histogram1_exiting_valid_out[0] <= histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1.out_exiting_valid_out
out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going13_histogram1_exiting_stall_out[0] <= histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1.out_exiting_stall_out
in_pipeline_stall_in[0] => in_pipeline_stall_in[0].IN1
out_pipeline_valid_out[0] <= histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1.out_pipeline_valid_out
in_enable[0] => dupName_0_enable_stall_connector_x_not_enable_q[0].IN2
in_i_valid[0] => in_i_valid[0].IN2
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1
out_exiting_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1.exiting_valid_out
out_data_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1.data_out
out_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1.valid_out
out_exiting_stall_out[0] <= acl_dspba_buffer:thepassthru.buffer_out
in_stall_in[0] => i_llvm_fpga_pipeline_keep_going13_histogram1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1.stall_out
in_data_in[0] => i_llvm_fpga_pipeline_keep_going13_histogram1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pipeline_keep_going13_histogram1_valid_in_bitsignaltemp.IN1
in_initeration_in[0] => i_llvm_fpga_pipeline_keep_going13_histogram1_initeration_in_bitsignaltemp.IN1
in_initeration_valid_in[0] => i_llvm_fpga_pipeline_keep_going13_histogram1_initeration_valid_in_bitsignaltemp.IN1
in_not_exitcond_in[0] => i_llvm_fpga_pipeline_keep_going13_histogram1_not_exitcond_in_bitsignaltemp.IN1
in_not_exitcond_valid_in[0] => i_llvm_fpga_pipeline_keep_going13_histogram1_not_exitcond_valid_in_bitsignaltemp.IN1
in_pipeline_stall_in[0] => passthru_buffer_in_bitsignaltemp.IN2
out_initeration_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1.initeration_stall_out
out_not_exitcond_stall_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1.not_exitcond_stall_out
out_pipeline_valid_out[0] <= acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1.pipeline_valid_out
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1
clock => clock.IN1
resetn => _.IN1
data_in => ~NO_FANOUT~
valid_out <= acl_staging_reg:asr.o_valid
stall_in => stall_in.IN1
stall_out <= acl_staging_reg:asr.o_stall
valid_in => valid_in.IN1
data_out <= <GND>
initeration_in => ~NO_FANOUT~
initeration_stall_out <= <GND>
initeration_valid_in => ~NO_FANOUT~
not_exitcond_in => pipeline_valid_out.IN0
not_exitcond_in => exiting_valid_out.IN0
not_exitcond_stall_out <= pipeline_stall_in.DB_MAX_OUTPUT_PORT_TYPE
not_exitcond_valid_in => pipeline_valid_out.IN1
not_exitcond_valid_in => exiting_valid_out.IN1
pipeline_valid_out <= pipeline_valid_out.DB_MAX_OUTPUT_PORT_TYPE
pipeline_stall_in => not_exitcond_stall_out.DATAIN
pipeline_stall_in => exiting_valid_out.IN1
exiting_valid_out <= exiting_valid_out.DB_MAX_OUTPUT_PORT_TYPE
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1|acl_staging_reg:asr
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1|acl_staging_reg:asr|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1|acl_dspba_buffer:thepassthru
buffer_in[0] => buffer_out[0].DATAIN
buffer_out[0] <= buffer_in[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_histogram2
out_data_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond14_histogram1.data_out
out_valid_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond14_histogram1.valid_out
in_feedback_stall_in_5[0] => i_llvm_fpga_push_i1_notexitcond14_histogram1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_5[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond14_histogram1.feedback_out
out_feedback_valid_out_5[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond14_histogram1.feedback_valid_out
in_stall_in[0] => i_llvm_fpga_push_i1_notexitcond14_histogram1_stall_in_bitsignaltemp.IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_i1_notexitcond14_histogram1.stall_out
in_data_in[0] => i_llvm_fpga_push_i1_notexitcond14_histogram1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_i1_notexitcond14_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_histogram2|acl_push:thei_llvm_fpga_push_i1_notexitcond14_histogram1
clock => clock.IN1
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => feedback_out[0].DATAIN
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN1
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_valid.IN1
stall_in => consumed_downstream.OUTPUTSELECT
stall_in => consumed_upstream.OUTPUTSELECT
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_valid_out <= feedback_valid.DB_MAX_OUTPUT_PORT_TYPE
feedback_stall_in => stall_out.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_histogram2|acl_push:thei_llvm_fpga_push_i1_notexitcond14_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x
out_data_out_0_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1.data_out
out_data_out_1_tpl[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1.data_out
out_enable[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1.enable
out_valid_mask[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1.valid_mask
out_valid_out[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1.valid_out
in_data_in_0_tpl[0] => dsdk_ip_adapt_bitjoin2_q[0].IN1
in_data_in_1_tpl[0] => dsdk_ip_adapt_bitjoin2_q[8].IN1
in_input_accepted[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_input_accepted_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_valid_in_bitsignaltemp.IN1
in_stall_in[0] => i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_stall_in_bitsignaltemp.IN1
out_stall_entry[0] <= acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1.stall_entry
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1
clock => clock.IN1
resetn => resetn.IN1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
input_accepted => IIschedcount.IN0
input_accepted => threads_count.OUTPUTSELECT
valid_in => valid_out.DATAIN
valid_in => enable.IN0
valid_out <= valid_in.DB_MAX_OUTPUT_PORT_TYPE
stall_in => enable.IN1
stall_entry <= stall_entry.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
inc_pipelined_thread => Add0.IN2
dec_pipelined_thread => IIschedcount.IN1
dec_pipelined_thread => Add0.IN1
valid_mask <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1
out_data_out[0] <= histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg.out_valid_out
in_feedback_in_1[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_1[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_1[0] <= acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1.stall_out
in_data_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|acl_pop:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg
out_data_out[0] <= i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram14
out_valid_out[0] <= i_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_0_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram1_predicate_in_bitsignaltemp.IN1
in_src_data_in_0_0[0] => element_extension2_q[0].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram14|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19
out_valid_out[0] <= i_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_4_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
out_intel_reserved_ffwd_4_0[32] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1_predicate_in_bitsignaltemp.IN1
in_src_data_in_4_0[0] => element_extension2_q[0].IN1
in_src_data_in_4_0[1] => element_extension2_q[1].IN1
in_src_data_in_4_0[2] => element_extension2_q[2].IN1
in_src_data_in_4_0[3] => element_extension2_q[3].IN1
in_src_data_in_4_0[4] => element_extension2_q[4].IN1
in_src_data_in_4_0[5] => element_extension2_q[5].IN1
in_src_data_in_4_0[6] => element_extension2_q[6].IN1
in_src_data_in_4_0[7] => element_extension2_q[7].IN1
in_src_data_in_4_0[8] => element_extension2_q[8].IN1
in_src_data_in_4_0[9] => element_extension2_q[9].IN1
in_src_data_in_4_0[10] => element_extension2_q[10].IN1
in_src_data_in_4_0[11] => element_extension2_q[11].IN1
in_src_data_in_4_0[12] => element_extension2_q[12].IN1
in_src_data_in_4_0[13] => element_extension2_q[13].IN1
in_src_data_in_4_0[14] => element_extension2_q[14].IN1
in_src_data_in_4_0[15] => element_extension2_q[15].IN1
in_src_data_in_4_0[16] => element_extension2_q[16].IN1
in_src_data_in_4_0[17] => element_extension2_q[17].IN1
in_src_data_in_4_0[18] => element_extension2_q[18].IN1
in_src_data_in_4_0[19] => element_extension2_q[19].IN1
in_src_data_in_4_0[20] => element_extension2_q[20].IN1
in_src_data_in_4_0[21] => element_extension2_q[21].IN1
in_src_data_in_4_0[22] => element_extension2_q[22].IN1
in_src_data_in_4_0[23] => element_extension2_q[23].IN1
in_src_data_in_4_0[24] => element_extension2_q[24].IN1
in_src_data_in_4_0[25] => element_extension2_q[25].IN1
in_src_data_in_4_0[26] => element_extension2_q[26].IN1
in_src_data_in_4_0[27] => element_extension2_q[27].IN1
in_src_data_in_4_0[28] => element_extension2_q[28].IN1
in_src_data_in_4_0[29] => element_extension2_q[29].IN1
in_src_data_in_4_0[30] => element_extension2_q[30].IN1
in_src_data_in_4_0[31] => element_extension2_q[31].IN1
in_src_data_in_4_0[32] => element_extension2_q[32].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_in[32] => source_NO_SHIFT_REG[32].DATAIN
source_in[33] => source_NO_SHIFT_REG[33].DATAIN
source_in[34] => source_NO_SHIFT_REG[34].DATAIN
source_in[35] => source_NO_SHIFT_REG[35].DATAIN
source_in[36] => source_NO_SHIFT_REG[36].DATAIN
source_in[37] => source_NO_SHIFT_REG[37].DATAIN
source_in[38] => source_NO_SHIFT_REG[38].DATAIN
source_in[39] => source_NO_SHIFT_REG[39].DATAIN
source_in[40] => source_NO_SHIFT_REG[40].DATAIN
source_in[41] => source_NO_SHIFT_REG[41].DATAIN
source_in[42] => source_NO_SHIFT_REG[42].DATAIN
source_in[43] => source_NO_SHIFT_REG[43].DATAIN
source_in[44] => source_NO_SHIFT_REG[44].DATAIN
source_in[45] => source_NO_SHIFT_REG[45].DATAIN
source_in[46] => source_NO_SHIFT_REG[46].DATAIN
source_in[47] => source_NO_SHIFT_REG[47].DATAIN
source_in[48] => source_NO_SHIFT_REG[48].DATAIN
source_in[49] => source_NO_SHIFT_REG[49].DATAIN
source_in[50] => source_NO_SHIFT_REG[50].DATAIN
source_in[51] => source_NO_SHIFT_REG[51].DATAIN
source_in[52] => source_NO_SHIFT_REG[52].DATAIN
source_in[53] => source_NO_SHIFT_REG[53].DATAIN
source_in[54] => source_NO_SHIFT_REG[54].DATAIN
source_in[55] => source_NO_SHIFT_REG[55].DATAIN
source_in[56] => source_NO_SHIFT_REG[56].DATAIN
source_in[57] => source_NO_SHIFT_REG[57].DATAIN
source_in[58] => source_NO_SHIFT_REG[58].DATAIN
source_in[59] => source_NO_SHIFT_REG[59].DATAIN
source_in[60] => source_NO_SHIFT_REG[60].DATAIN
source_in[61] => source_NO_SHIFT_REG[61].DATAIN
source_in[62] => source_NO_SHIFT_REG[62].DATAIN
source_in[63] => source_NO_SHIFT_REG[63].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13_1_reg
clock => clock.IN1
resetn => resetn.IN1
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_in => occ.OUTPUTSELECT
valid_in => occ.IN0
valid_out <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
stall_in => occ.IN1
stall_in => occ.OUTPUTSELECT
stall_in => occ.OUTPUTSELECT
stall_in => occ.IN1
stall_out <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= gen_depth_small.occ[0].DB_MAX_OUTPUT_PORT_TYPE
full <= gen_depth_small.occ[3].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13_1_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13
out_valid_out[0] <= i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_3_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[32] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[33] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[34] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[35] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[36] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[37] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[38] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[39] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[40] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[41] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[42] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[43] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[44] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[45] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[46] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[47] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[48] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[49] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[50] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[51] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[52] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[53] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[54] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[55] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[56] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[57] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[58] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[59] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[60] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[61] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[62] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
out_intel_reserved_ffwd_3_0[63] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1_predicate_in_bitsignaltemp.IN1
in_src_data_in_3_0[0] => in_src_data_in_3_0[0].IN1
in_src_data_in_3_0[1] => in_src_data_in_3_0[1].IN1
in_src_data_in_3_0[2] => in_src_data_in_3_0[2].IN1
in_src_data_in_3_0[3] => in_src_data_in_3_0[3].IN1
in_src_data_in_3_0[4] => in_src_data_in_3_0[4].IN1
in_src_data_in_3_0[5] => in_src_data_in_3_0[5].IN1
in_src_data_in_3_0[6] => in_src_data_in_3_0[6].IN1
in_src_data_in_3_0[7] => in_src_data_in_3_0[7].IN1
in_src_data_in_3_0[8] => in_src_data_in_3_0[8].IN1
in_src_data_in_3_0[9] => in_src_data_in_3_0[9].IN1
in_src_data_in_3_0[10] => in_src_data_in_3_0[10].IN1
in_src_data_in_3_0[11] => in_src_data_in_3_0[11].IN1
in_src_data_in_3_0[12] => in_src_data_in_3_0[12].IN1
in_src_data_in_3_0[13] => in_src_data_in_3_0[13].IN1
in_src_data_in_3_0[14] => in_src_data_in_3_0[14].IN1
in_src_data_in_3_0[15] => in_src_data_in_3_0[15].IN1
in_src_data_in_3_0[16] => in_src_data_in_3_0[16].IN1
in_src_data_in_3_0[17] => in_src_data_in_3_0[17].IN1
in_src_data_in_3_0[18] => in_src_data_in_3_0[18].IN1
in_src_data_in_3_0[19] => in_src_data_in_3_0[19].IN1
in_src_data_in_3_0[20] => in_src_data_in_3_0[20].IN1
in_src_data_in_3_0[21] => in_src_data_in_3_0[21].IN1
in_src_data_in_3_0[22] => in_src_data_in_3_0[22].IN1
in_src_data_in_3_0[23] => in_src_data_in_3_0[23].IN1
in_src_data_in_3_0[24] => in_src_data_in_3_0[24].IN1
in_src_data_in_3_0[25] => in_src_data_in_3_0[25].IN1
in_src_data_in_3_0[26] => in_src_data_in_3_0[26].IN1
in_src_data_in_3_0[27] => in_src_data_in_3_0[27].IN1
in_src_data_in_3_0[28] => in_src_data_in_3_0[28].IN1
in_src_data_in_3_0[29] => in_src_data_in_3_0[29].IN1
in_src_data_in_3_0[30] => in_src_data_in_3_0[30].IN1
in_src_data_in_3_0[31] => in_src_data_in_3_0[31].IN1
in_src_data_in_3_0[32] => in_src_data_in_3_0[32].IN1
in_src_data_in_3_0[33] => in_src_data_in_3_0[33].IN1
in_src_data_in_3_0[34] => in_src_data_in_3_0[34].IN1
in_src_data_in_3_0[35] => in_src_data_in_3_0[35].IN1
in_src_data_in_3_0[36] => in_src_data_in_3_0[36].IN1
in_src_data_in_3_0[37] => in_src_data_in_3_0[37].IN1
in_src_data_in_3_0[38] => in_src_data_in_3_0[38].IN1
in_src_data_in_3_0[39] => in_src_data_in_3_0[39].IN1
in_src_data_in_3_0[40] => in_src_data_in_3_0[40].IN1
in_src_data_in_3_0[41] => in_src_data_in_3_0[41].IN1
in_src_data_in_3_0[42] => in_src_data_in_3_0[42].IN1
in_src_data_in_3_0[43] => in_src_data_in_3_0[43].IN1
in_src_data_in_3_0[44] => in_src_data_in_3_0[44].IN1
in_src_data_in_3_0[45] => in_src_data_in_3_0[45].IN1
in_src_data_in_3_0[46] => in_src_data_in_3_0[46].IN1
in_src_data_in_3_0[47] => in_src_data_in_3_0[47].IN1
in_src_data_in_3_0[48] => in_src_data_in_3_0[48].IN1
in_src_data_in_3_0[49] => in_src_data_in_3_0[49].IN1
in_src_data_in_3_0[50] => in_src_data_in_3_0[50].IN1
in_src_data_in_3_0[51] => in_src_data_in_3_0[51].IN1
in_src_data_in_3_0[52] => in_src_data_in_3_0[52].IN1
in_src_data_in_3_0[53] => in_src_data_in_3_0[53].IN1
in_src_data_in_3_0[54] => in_src_data_in_3_0[54].IN1
in_src_data_in_3_0[55] => in_src_data_in_3_0[55].IN1
in_src_data_in_3_0[56] => in_src_data_in_3_0[56].IN1
in_src_data_in_3_0[57] => in_src_data_in_3_0[57].IN1
in_src_data_in_3_0[58] => in_src_data_in_3_0[58].IN1
in_src_data_in_3_0[59] => in_src_data_in_3_0[59].IN1
in_src_data_in_3_0[60] => in_src_data_in_3_0[60].IN1
in_src_data_in_3_0[61] => in_src_data_in_3_0[61].IN1
in_src_data_in_3_0[62] => in_src_data_in_3_0[62].IN1
in_src_data_in_3_0[63] => in_src_data_in_3_0[63].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_in[32] => source_NO_SHIFT_REG[32].DATAIN
source_in[33] => source_NO_SHIFT_REG[33].DATAIN
source_in[34] => source_NO_SHIFT_REG[34].DATAIN
source_in[35] => source_NO_SHIFT_REG[35].DATAIN
source_in[36] => source_NO_SHIFT_REG[36].DATAIN
source_in[37] => source_NO_SHIFT_REG[37].DATAIN
source_in[38] => source_NO_SHIFT_REG[38].DATAIN
source_in[39] => source_NO_SHIFT_REG[39].DATAIN
source_in[40] => source_NO_SHIFT_REG[40].DATAIN
source_in[41] => source_NO_SHIFT_REG[41].DATAIN
source_in[42] => source_NO_SHIFT_REG[42].DATAIN
source_in[43] => source_NO_SHIFT_REG[43].DATAIN
source_in[44] => source_NO_SHIFT_REG[44].DATAIN
source_in[45] => source_NO_SHIFT_REG[45].DATAIN
source_in[46] => source_NO_SHIFT_REG[46].DATAIN
source_in[47] => source_NO_SHIFT_REG[47].DATAIN
source_in[48] => source_NO_SHIFT_REG[48].DATAIN
source_in[49] => source_NO_SHIFT_REG[49].DATAIN
source_in[50] => source_NO_SHIFT_REG[50].DATAIN
source_in[51] => source_NO_SHIFT_REG[51].DATAIN
source_in[52] => source_NO_SHIFT_REG[52].DATAIN
source_in[53] => source_NO_SHIFT_REG[53].DATAIN
source_in[54] => source_NO_SHIFT_REG[54].DATAIN
source_in[55] => source_NO_SHIFT_REG[55].DATAIN
source_in[56] => source_NO_SHIFT_REG[56].DATAIN
source_in[57] => source_NO_SHIFT_REG[57].DATAIN
source_in[58] => source_NO_SHIFT_REG[58].DATAIN
source_in[59] => source_NO_SHIFT_REG[59].DATAIN
source_in[60] => source_NO_SHIFT_REG[60].DATAIN
source_in[61] => source_NO_SHIFT_REG[61].DATAIN
source_in[62] => source_NO_SHIFT_REG[62].DATAIN
source_in[63] => source_NO_SHIFT_REG[63].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12
out_valid_out[0] <= i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_2_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[32] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[33] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[34] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[35] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[36] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[37] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[38] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[39] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[40] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[41] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[42] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[43] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[44] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[45] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[46] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[47] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[48] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[49] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[50] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[51] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[52] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[53] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[54] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[55] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[56] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[57] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[58] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[59] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[60] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[61] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[62] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
out_intel_reserved_ffwd_2_0[63] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1_predicate_in_bitsignaltemp.IN1
in_src_data_in_2_0[0] => in_src_data_in_2_0[0].IN1
in_src_data_in_2_0[1] => in_src_data_in_2_0[1].IN1
in_src_data_in_2_0[2] => in_src_data_in_2_0[2].IN1
in_src_data_in_2_0[3] => in_src_data_in_2_0[3].IN1
in_src_data_in_2_0[4] => in_src_data_in_2_0[4].IN1
in_src_data_in_2_0[5] => in_src_data_in_2_0[5].IN1
in_src_data_in_2_0[6] => in_src_data_in_2_0[6].IN1
in_src_data_in_2_0[7] => in_src_data_in_2_0[7].IN1
in_src_data_in_2_0[8] => in_src_data_in_2_0[8].IN1
in_src_data_in_2_0[9] => in_src_data_in_2_0[9].IN1
in_src_data_in_2_0[10] => in_src_data_in_2_0[10].IN1
in_src_data_in_2_0[11] => in_src_data_in_2_0[11].IN1
in_src_data_in_2_0[12] => in_src_data_in_2_0[12].IN1
in_src_data_in_2_0[13] => in_src_data_in_2_0[13].IN1
in_src_data_in_2_0[14] => in_src_data_in_2_0[14].IN1
in_src_data_in_2_0[15] => in_src_data_in_2_0[15].IN1
in_src_data_in_2_0[16] => in_src_data_in_2_0[16].IN1
in_src_data_in_2_0[17] => in_src_data_in_2_0[17].IN1
in_src_data_in_2_0[18] => in_src_data_in_2_0[18].IN1
in_src_data_in_2_0[19] => in_src_data_in_2_0[19].IN1
in_src_data_in_2_0[20] => in_src_data_in_2_0[20].IN1
in_src_data_in_2_0[21] => in_src_data_in_2_0[21].IN1
in_src_data_in_2_0[22] => in_src_data_in_2_0[22].IN1
in_src_data_in_2_0[23] => in_src_data_in_2_0[23].IN1
in_src_data_in_2_0[24] => in_src_data_in_2_0[24].IN1
in_src_data_in_2_0[25] => in_src_data_in_2_0[25].IN1
in_src_data_in_2_0[26] => in_src_data_in_2_0[26].IN1
in_src_data_in_2_0[27] => in_src_data_in_2_0[27].IN1
in_src_data_in_2_0[28] => in_src_data_in_2_0[28].IN1
in_src_data_in_2_0[29] => in_src_data_in_2_0[29].IN1
in_src_data_in_2_0[30] => in_src_data_in_2_0[30].IN1
in_src_data_in_2_0[31] => in_src_data_in_2_0[31].IN1
in_src_data_in_2_0[32] => in_src_data_in_2_0[32].IN1
in_src_data_in_2_0[33] => in_src_data_in_2_0[33].IN1
in_src_data_in_2_0[34] => in_src_data_in_2_0[34].IN1
in_src_data_in_2_0[35] => in_src_data_in_2_0[35].IN1
in_src_data_in_2_0[36] => in_src_data_in_2_0[36].IN1
in_src_data_in_2_0[37] => in_src_data_in_2_0[37].IN1
in_src_data_in_2_0[38] => in_src_data_in_2_0[38].IN1
in_src_data_in_2_0[39] => in_src_data_in_2_0[39].IN1
in_src_data_in_2_0[40] => in_src_data_in_2_0[40].IN1
in_src_data_in_2_0[41] => in_src_data_in_2_0[41].IN1
in_src_data_in_2_0[42] => in_src_data_in_2_0[42].IN1
in_src_data_in_2_0[43] => in_src_data_in_2_0[43].IN1
in_src_data_in_2_0[44] => in_src_data_in_2_0[44].IN1
in_src_data_in_2_0[45] => in_src_data_in_2_0[45].IN1
in_src_data_in_2_0[46] => in_src_data_in_2_0[46].IN1
in_src_data_in_2_0[47] => in_src_data_in_2_0[47].IN1
in_src_data_in_2_0[48] => in_src_data_in_2_0[48].IN1
in_src_data_in_2_0[49] => in_src_data_in_2_0[49].IN1
in_src_data_in_2_0[50] => in_src_data_in_2_0[50].IN1
in_src_data_in_2_0[51] => in_src_data_in_2_0[51].IN1
in_src_data_in_2_0[52] => in_src_data_in_2_0[52].IN1
in_src_data_in_2_0[53] => in_src_data_in_2_0[53].IN1
in_src_data_in_2_0[54] => in_src_data_in_2_0[54].IN1
in_src_data_in_2_0[55] => in_src_data_in_2_0[55].IN1
in_src_data_in_2_0[56] => in_src_data_in_2_0[56].IN1
in_src_data_in_2_0[57] => in_src_data_in_2_0[57].IN1
in_src_data_in_2_0[58] => in_src_data_in_2_0[58].IN1
in_src_data_in_2_0[59] => in_src_data_in_2_0[59].IN1
in_src_data_in_2_0[60] => in_src_data_in_2_0[60].IN1
in_src_data_in_2_0[61] => in_src_data_in_2_0[61].IN1
in_src_data_in_2_0[62] => in_src_data_in_2_0[62].IN1
in_src_data_in_2_0[63] => in_src_data_in_2_0[63].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_in[32] => source_NO_SHIFT_REG[32].DATAIN
source_in[33] => source_NO_SHIFT_REG[33].DATAIN
source_in[34] => source_NO_SHIFT_REG[34].DATAIN
source_in[35] => source_NO_SHIFT_REG[35].DATAIN
source_in[36] => source_NO_SHIFT_REG[36].DATAIN
source_in[37] => source_NO_SHIFT_REG[37].DATAIN
source_in[38] => source_NO_SHIFT_REG[38].DATAIN
source_in[39] => source_NO_SHIFT_REG[39].DATAIN
source_in[40] => source_NO_SHIFT_REG[40].DATAIN
source_in[41] => source_NO_SHIFT_REG[41].DATAIN
source_in[42] => source_NO_SHIFT_REG[42].DATAIN
source_in[43] => source_NO_SHIFT_REG[43].DATAIN
source_in[44] => source_NO_SHIFT_REG[44].DATAIN
source_in[45] => source_NO_SHIFT_REG[45].DATAIN
source_in[46] => source_NO_SHIFT_REG[46].DATAIN
source_in[47] => source_NO_SHIFT_REG[47].DATAIN
source_in[48] => source_NO_SHIFT_REG[48].DATAIN
source_in[49] => source_NO_SHIFT_REG[49].DATAIN
source_in[50] => source_NO_SHIFT_REG[50].DATAIN
source_in[51] => source_NO_SHIFT_REG[51].DATAIN
source_in[52] => source_NO_SHIFT_REG[52].DATAIN
source_in[53] => source_NO_SHIFT_REG[53].DATAIN
source_in[54] => source_NO_SHIFT_REG[54].DATAIN
source_in[55] => source_NO_SHIFT_REG[55].DATAIN
source_in[56] => source_NO_SHIFT_REG[56].DATAIN
source_in[57] => source_NO_SHIFT_REG[57].DATAIN
source_in[58] => source_NO_SHIFT_REG[58].DATAIN
source_in[59] => source_NO_SHIFT_REG[59].DATAIN
source_in[60] => source_NO_SHIFT_REG[60].DATAIN
source_in[61] => source_NO_SHIFT_REG[61].DATAIN
source_in[62] => source_NO_SHIFT_REG[62].DATAIN
source_in[63] => source_NO_SHIFT_REG[63].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11
out_valid_out[0] <= i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1_valid_in_bitsignaltemp.DB_MAX_OUTPUT_PORT_TYPE
out_intel_reserved_ffwd_1_0[0] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[1] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[2] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[3] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[4] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[5] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[6] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[7] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[8] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[9] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[10] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[11] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[12] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[13] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[14] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[15] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[16] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[17] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[18] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[19] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[20] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[21] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[22] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[23] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[24] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[25] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[26] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[27] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[28] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[29] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[30] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[31] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[32] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[33] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[34] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[35] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[36] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[37] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[38] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[39] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[40] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[41] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[42] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[43] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[44] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[45] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[46] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[47] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[48] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[49] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[50] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[51] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[52] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[53] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[54] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[55] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[56] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[57] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[58] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[59] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[60] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[61] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[62] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
out_intel_reserved_ffwd_1_0[63] <= acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1.source_out
in_stall_in[0] => out_stall_out[0].DATAIN
out_stall_out[0] <= in_stall_in[0].DB_MAX_OUTPUT_PORT_TYPE
in_predicate_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1_predicate_in_bitsignaltemp.IN1
in_src_data_in_1_0[0] => in_src_data_in_1_0[0].IN1
in_src_data_in_1_0[1] => in_src_data_in_1_0[1].IN1
in_src_data_in_1_0[2] => in_src_data_in_1_0[2].IN1
in_src_data_in_1_0[3] => in_src_data_in_1_0[3].IN1
in_src_data_in_1_0[4] => in_src_data_in_1_0[4].IN1
in_src_data_in_1_0[5] => in_src_data_in_1_0[5].IN1
in_src_data_in_1_0[6] => in_src_data_in_1_0[6].IN1
in_src_data_in_1_0[7] => in_src_data_in_1_0[7].IN1
in_src_data_in_1_0[8] => in_src_data_in_1_0[8].IN1
in_src_data_in_1_0[9] => in_src_data_in_1_0[9].IN1
in_src_data_in_1_0[10] => in_src_data_in_1_0[10].IN1
in_src_data_in_1_0[11] => in_src_data_in_1_0[11].IN1
in_src_data_in_1_0[12] => in_src_data_in_1_0[12].IN1
in_src_data_in_1_0[13] => in_src_data_in_1_0[13].IN1
in_src_data_in_1_0[14] => in_src_data_in_1_0[14].IN1
in_src_data_in_1_0[15] => in_src_data_in_1_0[15].IN1
in_src_data_in_1_0[16] => in_src_data_in_1_0[16].IN1
in_src_data_in_1_0[17] => in_src_data_in_1_0[17].IN1
in_src_data_in_1_0[18] => in_src_data_in_1_0[18].IN1
in_src_data_in_1_0[19] => in_src_data_in_1_0[19].IN1
in_src_data_in_1_0[20] => in_src_data_in_1_0[20].IN1
in_src_data_in_1_0[21] => in_src_data_in_1_0[21].IN1
in_src_data_in_1_0[22] => in_src_data_in_1_0[22].IN1
in_src_data_in_1_0[23] => in_src_data_in_1_0[23].IN1
in_src_data_in_1_0[24] => in_src_data_in_1_0[24].IN1
in_src_data_in_1_0[25] => in_src_data_in_1_0[25].IN1
in_src_data_in_1_0[26] => in_src_data_in_1_0[26].IN1
in_src_data_in_1_0[27] => in_src_data_in_1_0[27].IN1
in_src_data_in_1_0[28] => in_src_data_in_1_0[28].IN1
in_src_data_in_1_0[29] => in_src_data_in_1_0[29].IN1
in_src_data_in_1_0[30] => in_src_data_in_1_0[30].IN1
in_src_data_in_1_0[31] => in_src_data_in_1_0[31].IN1
in_src_data_in_1_0[32] => in_src_data_in_1_0[32].IN1
in_src_data_in_1_0[33] => in_src_data_in_1_0[33].IN1
in_src_data_in_1_0[34] => in_src_data_in_1_0[34].IN1
in_src_data_in_1_0[35] => in_src_data_in_1_0[35].IN1
in_src_data_in_1_0[36] => in_src_data_in_1_0[36].IN1
in_src_data_in_1_0[37] => in_src_data_in_1_0[37].IN1
in_src_data_in_1_0[38] => in_src_data_in_1_0[38].IN1
in_src_data_in_1_0[39] => in_src_data_in_1_0[39].IN1
in_src_data_in_1_0[40] => in_src_data_in_1_0[40].IN1
in_src_data_in_1_0[41] => in_src_data_in_1_0[41].IN1
in_src_data_in_1_0[42] => in_src_data_in_1_0[42].IN1
in_src_data_in_1_0[43] => in_src_data_in_1_0[43].IN1
in_src_data_in_1_0[44] => in_src_data_in_1_0[44].IN1
in_src_data_in_1_0[45] => in_src_data_in_1_0[45].IN1
in_src_data_in_1_0[46] => in_src_data_in_1_0[46].IN1
in_src_data_in_1_0[47] => in_src_data_in_1_0[47].IN1
in_src_data_in_1_0[48] => in_src_data_in_1_0[48].IN1
in_src_data_in_1_0[49] => in_src_data_in_1_0[49].IN1
in_src_data_in_1_0[50] => in_src_data_in_1_0[50].IN1
in_src_data_in_1_0[51] => in_src_data_in_1_0[51].IN1
in_src_data_in_1_0[52] => in_src_data_in_1_0[52].IN1
in_src_data_in_1_0[53] => in_src_data_in_1_0[53].IN1
in_src_data_in_1_0[54] => in_src_data_in_1_0[54].IN1
in_src_data_in_1_0[55] => in_src_data_in_1_0[55].IN1
in_src_data_in_1_0[56] => in_src_data_in_1_0[56].IN1
in_src_data_in_1_0[57] => in_src_data_in_1_0[57].IN1
in_src_data_in_1_0[58] => in_src_data_in_1_0[58].IN1
in_src_data_in_1_0[59] => in_src_data_in_1_0[59].IN1
in_src_data_in_1_0[60] => in_src_data_in_1_0[60].IN1
in_src_data_in_1_0[61] => in_src_data_in_1_0[61].IN1
in_src_data_in_1_0[62] => in_src_data_in_1_0[62].IN1
in_src_data_in_1_0[63] => in_src_data_in_1_0[63].IN1
in_valid_in[0] => i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN1
resetn => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram1
clock => source_NO_SHIFT_REG[0].CLK
clock => source_NO_SHIFT_REG[1].CLK
clock => source_NO_SHIFT_REG[2].CLK
clock => source_NO_SHIFT_REG[3].CLK
clock => source_NO_SHIFT_REG[4].CLK
clock => source_NO_SHIFT_REG[5].CLK
clock => source_NO_SHIFT_REG[6].CLK
clock => source_NO_SHIFT_REG[7].CLK
clock => source_NO_SHIFT_REG[8].CLK
clock => source_NO_SHIFT_REG[9].CLK
clock => source_NO_SHIFT_REG[10].CLK
clock => source_NO_SHIFT_REG[11].CLK
clock => source_NO_SHIFT_REG[12].CLK
clock => source_NO_SHIFT_REG[13].CLK
clock => source_NO_SHIFT_REG[14].CLK
clock => source_NO_SHIFT_REG[15].CLK
clock => source_NO_SHIFT_REG[16].CLK
clock => source_NO_SHIFT_REG[17].CLK
clock => source_NO_SHIFT_REG[18].CLK
clock => source_NO_SHIFT_REG[19].CLK
clock => source_NO_SHIFT_REG[20].CLK
clock => source_NO_SHIFT_REG[21].CLK
clock => source_NO_SHIFT_REG[22].CLK
clock => source_NO_SHIFT_REG[23].CLK
clock => source_NO_SHIFT_REG[24].CLK
clock => source_NO_SHIFT_REG[25].CLK
clock => source_NO_SHIFT_REG[26].CLK
clock => source_NO_SHIFT_REG[27].CLK
clock => source_NO_SHIFT_REG[28].CLK
clock => source_NO_SHIFT_REG[29].CLK
clock => source_NO_SHIFT_REG[30].CLK
clock => source_NO_SHIFT_REG[31].CLK
clock => source_NO_SHIFT_REG[32].CLK
clock => source_NO_SHIFT_REG[33].CLK
clock => source_NO_SHIFT_REG[34].CLK
clock => source_NO_SHIFT_REG[35].CLK
clock => source_NO_SHIFT_REG[36].CLK
clock => source_NO_SHIFT_REG[37].CLK
clock => source_NO_SHIFT_REG[38].CLK
clock => source_NO_SHIFT_REG[39].CLK
clock => source_NO_SHIFT_REG[40].CLK
clock => source_NO_SHIFT_REG[41].CLK
clock => source_NO_SHIFT_REG[42].CLK
clock => source_NO_SHIFT_REG[43].CLK
clock => source_NO_SHIFT_REG[44].CLK
clock => source_NO_SHIFT_REG[45].CLK
clock => source_NO_SHIFT_REG[46].CLK
clock => source_NO_SHIFT_REG[47].CLK
clock => source_NO_SHIFT_REG[48].CLK
clock => source_NO_SHIFT_REG[49].CLK
clock => source_NO_SHIFT_REG[50].CLK
clock => source_NO_SHIFT_REG[51].CLK
clock => source_NO_SHIFT_REG[52].CLK
clock => source_NO_SHIFT_REG[53].CLK
clock => source_NO_SHIFT_REG[54].CLK
clock => source_NO_SHIFT_REG[55].CLK
clock => source_NO_SHIFT_REG[56].CLK
clock => source_NO_SHIFT_REG[57].CLK
clock => source_NO_SHIFT_REG[58].CLK
clock => source_NO_SHIFT_REG[59].CLK
clock => source_NO_SHIFT_REG[60].CLK
clock => source_NO_SHIFT_REG[61].CLK
clock => source_NO_SHIFT_REG[62].CLK
clock => source_NO_SHIFT_REG[63].CLK
source_in[0] => source_NO_SHIFT_REG[0].DATAIN
source_in[1] => source_NO_SHIFT_REG[1].DATAIN
source_in[2] => source_NO_SHIFT_REG[2].DATAIN
source_in[3] => source_NO_SHIFT_REG[3].DATAIN
source_in[4] => source_NO_SHIFT_REG[4].DATAIN
source_in[5] => source_NO_SHIFT_REG[5].DATAIN
source_in[6] => source_NO_SHIFT_REG[6].DATAIN
source_in[7] => source_NO_SHIFT_REG[7].DATAIN
source_in[8] => source_NO_SHIFT_REG[8].DATAIN
source_in[9] => source_NO_SHIFT_REG[9].DATAIN
source_in[10] => source_NO_SHIFT_REG[10].DATAIN
source_in[11] => source_NO_SHIFT_REG[11].DATAIN
source_in[12] => source_NO_SHIFT_REG[12].DATAIN
source_in[13] => source_NO_SHIFT_REG[13].DATAIN
source_in[14] => source_NO_SHIFT_REG[14].DATAIN
source_in[15] => source_NO_SHIFT_REG[15].DATAIN
source_in[16] => source_NO_SHIFT_REG[16].DATAIN
source_in[17] => source_NO_SHIFT_REG[17].DATAIN
source_in[18] => source_NO_SHIFT_REG[18].DATAIN
source_in[19] => source_NO_SHIFT_REG[19].DATAIN
source_in[20] => source_NO_SHIFT_REG[20].DATAIN
source_in[21] => source_NO_SHIFT_REG[21].DATAIN
source_in[22] => source_NO_SHIFT_REG[22].DATAIN
source_in[23] => source_NO_SHIFT_REG[23].DATAIN
source_in[24] => source_NO_SHIFT_REG[24].DATAIN
source_in[25] => source_NO_SHIFT_REG[25].DATAIN
source_in[26] => source_NO_SHIFT_REG[26].DATAIN
source_in[27] => source_NO_SHIFT_REG[27].DATAIN
source_in[28] => source_NO_SHIFT_REG[28].DATAIN
source_in[29] => source_NO_SHIFT_REG[29].DATAIN
source_in[30] => source_NO_SHIFT_REG[30].DATAIN
source_in[31] => source_NO_SHIFT_REG[31].DATAIN
source_in[32] => source_NO_SHIFT_REG[32].DATAIN
source_in[33] => source_NO_SHIFT_REG[33].DATAIN
source_in[34] => source_NO_SHIFT_REG[34].DATAIN
source_in[35] => source_NO_SHIFT_REG[35].DATAIN
source_in[36] => source_NO_SHIFT_REG[36].DATAIN
source_in[37] => source_NO_SHIFT_REG[37].DATAIN
source_in[38] => source_NO_SHIFT_REG[38].DATAIN
source_in[39] => source_NO_SHIFT_REG[39].DATAIN
source_in[40] => source_NO_SHIFT_REG[40].DATAIN
source_in[41] => source_NO_SHIFT_REG[41].DATAIN
source_in[42] => source_NO_SHIFT_REG[42].DATAIN
source_in[43] => source_NO_SHIFT_REG[43].DATAIN
source_in[44] => source_NO_SHIFT_REG[44].DATAIN
source_in[45] => source_NO_SHIFT_REG[45].DATAIN
source_in[46] => source_NO_SHIFT_REG[46].DATAIN
source_in[47] => source_NO_SHIFT_REG[47].DATAIN
source_in[48] => source_NO_SHIFT_REG[48].DATAIN
source_in[49] => source_NO_SHIFT_REG[49].DATAIN
source_in[50] => source_NO_SHIFT_REG[50].DATAIN
source_in[51] => source_NO_SHIFT_REG[51].DATAIN
source_in[52] => source_NO_SHIFT_REG[52].DATAIN
source_in[53] => source_NO_SHIFT_REG[53].DATAIN
source_in[54] => source_NO_SHIFT_REG[54].DATAIN
source_in[55] => source_NO_SHIFT_REG[55].DATAIN
source_in[56] => source_NO_SHIFT_REG[56].DATAIN
source_in[57] => source_NO_SHIFT_REG[57].DATAIN
source_in[58] => source_NO_SHIFT_REG[58].DATAIN
source_in[59] => source_NO_SHIFT_REG[59].DATAIN
source_in[60] => source_NO_SHIFT_REG[60].DATAIN
source_in[61] => source_NO_SHIFT_REG[61].DATAIN
source_in[62] => source_NO_SHIFT_REG[62].DATAIN
source_in[63] => source_NO_SHIFT_REG[63].DATAIN
source_out[0] <= source_NO_SHIFT_REG[0].DB_MAX_OUTPUT_PORT_TYPE
source_out[1] <= source_NO_SHIFT_REG[1].DB_MAX_OUTPUT_PORT_TYPE
source_out[2] <= source_NO_SHIFT_REG[2].DB_MAX_OUTPUT_PORT_TYPE
source_out[3] <= source_NO_SHIFT_REG[3].DB_MAX_OUTPUT_PORT_TYPE
source_out[4] <= source_NO_SHIFT_REG[4].DB_MAX_OUTPUT_PORT_TYPE
source_out[5] <= source_NO_SHIFT_REG[5].DB_MAX_OUTPUT_PORT_TYPE
source_out[6] <= source_NO_SHIFT_REG[6].DB_MAX_OUTPUT_PORT_TYPE
source_out[7] <= source_NO_SHIFT_REG[7].DB_MAX_OUTPUT_PORT_TYPE
source_out[8] <= source_NO_SHIFT_REG[8].DB_MAX_OUTPUT_PORT_TYPE
source_out[9] <= source_NO_SHIFT_REG[9].DB_MAX_OUTPUT_PORT_TYPE
source_out[10] <= source_NO_SHIFT_REG[10].DB_MAX_OUTPUT_PORT_TYPE
source_out[11] <= source_NO_SHIFT_REG[11].DB_MAX_OUTPUT_PORT_TYPE
source_out[12] <= source_NO_SHIFT_REG[12].DB_MAX_OUTPUT_PORT_TYPE
source_out[13] <= source_NO_SHIFT_REG[13].DB_MAX_OUTPUT_PORT_TYPE
source_out[14] <= source_NO_SHIFT_REG[14].DB_MAX_OUTPUT_PORT_TYPE
source_out[15] <= source_NO_SHIFT_REG[15].DB_MAX_OUTPUT_PORT_TYPE
source_out[16] <= source_NO_SHIFT_REG[16].DB_MAX_OUTPUT_PORT_TYPE
source_out[17] <= source_NO_SHIFT_REG[17].DB_MAX_OUTPUT_PORT_TYPE
source_out[18] <= source_NO_SHIFT_REG[18].DB_MAX_OUTPUT_PORT_TYPE
source_out[19] <= source_NO_SHIFT_REG[19].DB_MAX_OUTPUT_PORT_TYPE
source_out[20] <= source_NO_SHIFT_REG[20].DB_MAX_OUTPUT_PORT_TYPE
source_out[21] <= source_NO_SHIFT_REG[21].DB_MAX_OUTPUT_PORT_TYPE
source_out[22] <= source_NO_SHIFT_REG[22].DB_MAX_OUTPUT_PORT_TYPE
source_out[23] <= source_NO_SHIFT_REG[23].DB_MAX_OUTPUT_PORT_TYPE
source_out[24] <= source_NO_SHIFT_REG[24].DB_MAX_OUTPUT_PORT_TYPE
source_out[25] <= source_NO_SHIFT_REG[25].DB_MAX_OUTPUT_PORT_TYPE
source_out[26] <= source_NO_SHIFT_REG[26].DB_MAX_OUTPUT_PORT_TYPE
source_out[27] <= source_NO_SHIFT_REG[27].DB_MAX_OUTPUT_PORT_TYPE
source_out[28] <= source_NO_SHIFT_REG[28].DB_MAX_OUTPUT_PORT_TYPE
source_out[29] <= source_NO_SHIFT_REG[29].DB_MAX_OUTPUT_PORT_TYPE
source_out[30] <= source_NO_SHIFT_REG[30].DB_MAX_OUTPUT_PORT_TYPE
source_out[31] <= source_NO_SHIFT_REG[31].DB_MAX_OUTPUT_PORT_TYPE
source_out[32] <= source_NO_SHIFT_REG[32].DB_MAX_OUTPUT_PORT_TYPE
source_out[33] <= source_NO_SHIFT_REG[33].DB_MAX_OUTPUT_PORT_TYPE
source_out[34] <= source_NO_SHIFT_REG[34].DB_MAX_OUTPUT_PORT_TYPE
source_out[35] <= source_NO_SHIFT_REG[35].DB_MAX_OUTPUT_PORT_TYPE
source_out[36] <= source_NO_SHIFT_REG[36].DB_MAX_OUTPUT_PORT_TYPE
source_out[37] <= source_NO_SHIFT_REG[37].DB_MAX_OUTPUT_PORT_TYPE
source_out[38] <= source_NO_SHIFT_REG[38].DB_MAX_OUTPUT_PORT_TYPE
source_out[39] <= source_NO_SHIFT_REG[39].DB_MAX_OUTPUT_PORT_TYPE
source_out[40] <= source_NO_SHIFT_REG[40].DB_MAX_OUTPUT_PORT_TYPE
source_out[41] <= source_NO_SHIFT_REG[41].DB_MAX_OUTPUT_PORT_TYPE
source_out[42] <= source_NO_SHIFT_REG[42].DB_MAX_OUTPUT_PORT_TYPE
source_out[43] <= source_NO_SHIFT_REG[43].DB_MAX_OUTPUT_PORT_TYPE
source_out[44] <= source_NO_SHIFT_REG[44].DB_MAX_OUTPUT_PORT_TYPE
source_out[45] <= source_NO_SHIFT_REG[45].DB_MAX_OUTPUT_PORT_TYPE
source_out[46] <= source_NO_SHIFT_REG[46].DB_MAX_OUTPUT_PORT_TYPE
source_out[47] <= source_NO_SHIFT_REG[47].DB_MAX_OUTPUT_PORT_TYPE
source_out[48] <= source_NO_SHIFT_REG[48].DB_MAX_OUTPUT_PORT_TYPE
source_out[49] <= source_NO_SHIFT_REG[49].DB_MAX_OUTPUT_PORT_TYPE
source_out[50] <= source_NO_SHIFT_REG[50].DB_MAX_OUTPUT_PORT_TYPE
source_out[51] <= source_NO_SHIFT_REG[51].DB_MAX_OUTPUT_PORT_TYPE
source_out[52] <= source_NO_SHIFT_REG[52].DB_MAX_OUTPUT_PORT_TYPE
source_out[53] <= source_NO_SHIFT_REG[53].DB_MAX_OUTPUT_PORT_TYPE
source_out[54] <= source_NO_SHIFT_REG[54].DB_MAX_OUTPUT_PORT_TYPE
source_out[55] <= source_NO_SHIFT_REG[55].DB_MAX_OUTPUT_PORT_TYPE
source_out[56] <= source_NO_SHIFT_REG[56].DB_MAX_OUTPUT_PORT_TYPE
source_out[57] <= source_NO_SHIFT_REG[57].DB_MAX_OUTPUT_PORT_TYPE
source_out[58] <= source_NO_SHIFT_REG[58].DB_MAX_OUTPUT_PORT_TYPE
source_out[59] <= source_NO_SHIFT_REG[59].DB_MAX_OUTPUT_PORT_TYPE
source_out[60] <= source_NO_SHIFT_REG[60].DB_MAX_OUTPUT_PORT_TYPE
source_out[61] <= source_NO_SHIFT_REG[61].DB_MAX_OUTPUT_PORT_TYPE
source_out[62] <= source_NO_SHIFT_REG[62].DB_MAX_OUTPUT_PORT_TYPE
source_out[63] <= source_NO_SHIFT_REG[63].DB_MAX_OUTPUT_PORT_TYPE
predicate_in => always0.IN0
valid_in => always0.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x
out_o_data_0_tpl[0] <= hld_iord:theiord.o_data
out_o_data_0_tpl[1] <= hld_iord:theiord.o_data
out_o_data_0_tpl[2] <= hld_iord:theiord.o_data
out_o_data_0_tpl[3] <= hld_iord:theiord.o_data
out_o_data_0_tpl[4] <= hld_iord:theiord.o_data
out_o_data_0_tpl[5] <= hld_iord:theiord.o_data
out_o_data_0_tpl[6] <= hld_iord:theiord.o_data
out_o_data_0_tpl[7] <= hld_iord:theiord.o_data
out_o_data_0_tpl[8] <= hld_iord:theiord.o_data
out_o_data_0_tpl[9] <= hld_iord:theiord.o_data
out_o_data_0_tpl[10] <= hld_iord:theiord.o_data
out_o_data_0_tpl[11] <= hld_iord:theiord.o_data
out_o_data_0_tpl[12] <= hld_iord:theiord.o_data
out_o_data_0_tpl[13] <= hld_iord:theiord.o_data
out_o_data_0_tpl[14] <= hld_iord:theiord.o_data
out_o_data_0_tpl[15] <= hld_iord:theiord.o_data
out_o_data_0_tpl[16] <= hld_iord:theiord.o_data
out_o_data_0_tpl[17] <= hld_iord:theiord.o_data
out_o_data_0_tpl[18] <= hld_iord:theiord.o_data
out_o_data_0_tpl[19] <= hld_iord:theiord.o_data
out_o_data_0_tpl[20] <= hld_iord:theiord.o_data
out_o_data_0_tpl[21] <= hld_iord:theiord.o_data
out_o_data_0_tpl[22] <= hld_iord:theiord.o_data
out_o_data_0_tpl[23] <= hld_iord:theiord.o_data
out_o_data_0_tpl[24] <= hld_iord:theiord.o_data
out_o_data_0_tpl[25] <= hld_iord:theiord.o_data
out_o_data_0_tpl[26] <= hld_iord:theiord.o_data
out_o_data_0_tpl[27] <= hld_iord:theiord.o_data
out_o_data_0_tpl[28] <= hld_iord:theiord.o_data
out_o_data_0_tpl[29] <= hld_iord:theiord.o_data
out_o_data_0_tpl[30] <= hld_iord:theiord.o_data
out_o_data_0_tpl[31] <= hld_iord:theiord.o_data
out_o_data_0_tpl[32] <= hld_iord:theiord.o_data
out_o_data_0_tpl[33] <= hld_iord:theiord.o_data
out_o_data_0_tpl[34] <= hld_iord:theiord.o_data
out_o_data_0_tpl[35] <= hld_iord:theiord.o_data
out_o_data_0_tpl[36] <= hld_iord:theiord.o_data
out_o_data_0_tpl[37] <= hld_iord:theiord.o_data
out_o_data_0_tpl[38] <= hld_iord:theiord.o_data
out_o_data_0_tpl[39] <= hld_iord:theiord.o_data
out_o_data_0_tpl[40] <= hld_iord:theiord.o_data
out_o_data_0_tpl[41] <= hld_iord:theiord.o_data
out_o_data_0_tpl[42] <= hld_iord:theiord.o_data
out_o_data_0_tpl[43] <= hld_iord:theiord.o_data
out_o_data_0_tpl[44] <= hld_iord:theiord.o_data
out_o_data_0_tpl[45] <= hld_iord:theiord.o_data
out_o_data_0_tpl[46] <= hld_iord:theiord.o_data
out_o_data_0_tpl[47] <= hld_iord:theiord.o_data
out_o_data_0_tpl[48] <= hld_iord:theiord.o_data
out_o_data_0_tpl[49] <= hld_iord:theiord.o_data
out_o_data_0_tpl[50] <= hld_iord:theiord.o_data
out_o_data_0_tpl[51] <= hld_iord:theiord.o_data
out_o_data_0_tpl[52] <= hld_iord:theiord.o_data
out_o_data_0_tpl[53] <= hld_iord:theiord.o_data
out_o_data_0_tpl[54] <= hld_iord:theiord.o_data
out_o_data_0_tpl[55] <= hld_iord:theiord.o_data
out_o_data_0_tpl[56] <= hld_iord:theiord.o_data
out_o_data_0_tpl[57] <= hld_iord:theiord.o_data
out_o_data_0_tpl[58] <= hld_iord:theiord.o_data
out_o_data_0_tpl[59] <= hld_iord:theiord.o_data
out_o_data_0_tpl[60] <= hld_iord:theiord.o_data
out_o_data_0_tpl[61] <= hld_iord:theiord.o_data
out_o_data_0_tpl[62] <= hld_iord:theiord.o_data
out_o_data_0_tpl[63] <= hld_iord:theiord.o_data
out_o_data_1_tpl[0] <= hld_iord:theiord.o_data
out_o_data_1_tpl[1] <= hld_iord:theiord.o_data
out_o_data_1_tpl[2] <= hld_iord:theiord.o_data
out_o_data_1_tpl[3] <= hld_iord:theiord.o_data
out_o_data_1_tpl[4] <= hld_iord:theiord.o_data
out_o_data_1_tpl[5] <= hld_iord:theiord.o_data
out_o_data_1_tpl[6] <= hld_iord:theiord.o_data
out_o_data_1_tpl[7] <= hld_iord:theiord.o_data
out_o_data_1_tpl[8] <= hld_iord:theiord.o_data
out_o_data_1_tpl[9] <= hld_iord:theiord.o_data
out_o_data_1_tpl[10] <= hld_iord:theiord.o_data
out_o_data_1_tpl[11] <= hld_iord:theiord.o_data
out_o_data_1_tpl[12] <= hld_iord:theiord.o_data
out_o_data_1_tpl[13] <= hld_iord:theiord.o_data
out_o_data_1_tpl[14] <= hld_iord:theiord.o_data
out_o_data_1_tpl[15] <= hld_iord:theiord.o_data
out_o_data_1_tpl[16] <= hld_iord:theiord.o_data
out_o_data_1_tpl[17] <= hld_iord:theiord.o_data
out_o_data_1_tpl[18] <= hld_iord:theiord.o_data
out_o_data_1_tpl[19] <= hld_iord:theiord.o_data
out_o_data_1_tpl[20] <= hld_iord:theiord.o_data
out_o_data_1_tpl[21] <= hld_iord:theiord.o_data
out_o_data_1_tpl[22] <= hld_iord:theiord.o_data
out_o_data_1_tpl[23] <= hld_iord:theiord.o_data
out_o_data_1_tpl[24] <= hld_iord:theiord.o_data
out_o_data_1_tpl[25] <= hld_iord:theiord.o_data
out_o_data_1_tpl[26] <= hld_iord:theiord.o_data
out_o_data_1_tpl[27] <= hld_iord:theiord.o_data
out_o_data_1_tpl[28] <= hld_iord:theiord.o_data
out_o_data_1_tpl[29] <= hld_iord:theiord.o_data
out_o_data_1_tpl[30] <= hld_iord:theiord.o_data
out_o_data_1_tpl[31] <= hld_iord:theiord.o_data
out_o_data_1_tpl[32] <= hld_iord:theiord.o_data
out_o_data_1_tpl[33] <= hld_iord:theiord.o_data
out_o_data_1_tpl[34] <= hld_iord:theiord.o_data
out_o_data_1_tpl[35] <= hld_iord:theiord.o_data
out_o_data_1_tpl[36] <= hld_iord:theiord.o_data
out_o_data_1_tpl[37] <= hld_iord:theiord.o_data
out_o_data_1_tpl[38] <= hld_iord:theiord.o_data
out_o_data_1_tpl[39] <= hld_iord:theiord.o_data
out_o_data_1_tpl[40] <= hld_iord:theiord.o_data
out_o_data_1_tpl[41] <= hld_iord:theiord.o_data
out_o_data_1_tpl[42] <= hld_iord:theiord.o_data
out_o_data_1_tpl[43] <= hld_iord:theiord.o_data
out_o_data_1_tpl[44] <= hld_iord:theiord.o_data
out_o_data_1_tpl[45] <= hld_iord:theiord.o_data
out_o_data_1_tpl[46] <= hld_iord:theiord.o_data
out_o_data_1_tpl[47] <= hld_iord:theiord.o_data
out_o_data_1_tpl[48] <= hld_iord:theiord.o_data
out_o_data_1_tpl[49] <= hld_iord:theiord.o_data
out_o_data_1_tpl[50] <= hld_iord:theiord.o_data
out_o_data_1_tpl[51] <= hld_iord:theiord.o_data
out_o_data_1_tpl[52] <= hld_iord:theiord.o_data
out_o_data_1_tpl[53] <= hld_iord:theiord.o_data
out_o_data_1_tpl[54] <= hld_iord:theiord.o_data
out_o_data_1_tpl[55] <= hld_iord:theiord.o_data
out_o_data_1_tpl[56] <= hld_iord:theiord.o_data
out_o_data_1_tpl[57] <= hld_iord:theiord.o_data
out_o_data_1_tpl[58] <= hld_iord:theiord.o_data
out_o_data_1_tpl[59] <= hld_iord:theiord.o_data
out_o_data_1_tpl[60] <= hld_iord:theiord.o_data
out_o_data_1_tpl[61] <= hld_iord:theiord.o_data
out_o_data_1_tpl[62] <= hld_iord:theiord.o_data
out_o_data_1_tpl[63] <= hld_iord:theiord.o_data
out_o_data_2_tpl[0] <= hld_iord:theiord.o_data
out_o_data_2_tpl[1] <= hld_iord:theiord.o_data
out_o_data_2_tpl[2] <= hld_iord:theiord.o_data
out_o_data_2_tpl[3] <= hld_iord:theiord.o_data
out_o_data_2_tpl[4] <= hld_iord:theiord.o_data
out_o_data_2_tpl[5] <= hld_iord:theiord.o_data
out_o_data_2_tpl[6] <= hld_iord:theiord.o_data
out_o_data_2_tpl[7] <= hld_iord:theiord.o_data
out_o_data_2_tpl[8] <= hld_iord:theiord.o_data
out_o_data_2_tpl[9] <= hld_iord:theiord.o_data
out_o_data_2_tpl[10] <= hld_iord:theiord.o_data
out_o_data_2_tpl[11] <= hld_iord:theiord.o_data
out_o_data_2_tpl[12] <= hld_iord:theiord.o_data
out_o_data_2_tpl[13] <= hld_iord:theiord.o_data
out_o_data_2_tpl[14] <= hld_iord:theiord.o_data
out_o_data_2_tpl[15] <= hld_iord:theiord.o_data
out_o_data_2_tpl[16] <= hld_iord:theiord.o_data
out_o_data_2_tpl[17] <= hld_iord:theiord.o_data
out_o_data_2_tpl[18] <= hld_iord:theiord.o_data
out_o_data_2_tpl[19] <= hld_iord:theiord.o_data
out_o_data_2_tpl[20] <= hld_iord:theiord.o_data
out_o_data_2_tpl[21] <= hld_iord:theiord.o_data
out_o_data_2_tpl[22] <= hld_iord:theiord.o_data
out_o_data_2_tpl[23] <= hld_iord:theiord.o_data
out_o_data_2_tpl[24] <= hld_iord:theiord.o_data
out_o_data_2_tpl[25] <= hld_iord:theiord.o_data
out_o_data_2_tpl[26] <= hld_iord:theiord.o_data
out_o_data_2_tpl[27] <= hld_iord:theiord.o_data
out_o_data_2_tpl[28] <= hld_iord:theiord.o_data
out_o_data_2_tpl[29] <= hld_iord:theiord.o_data
out_o_data_2_tpl[30] <= hld_iord:theiord.o_data
out_o_data_2_tpl[31] <= hld_iord:theiord.o_data
out_o_data_2_tpl[32] <= hld_iord:theiord.o_data
out_o_data_2_tpl[33] <= hld_iord:theiord.o_data
out_o_data_2_tpl[34] <= hld_iord:theiord.o_data
out_o_data_2_tpl[35] <= hld_iord:theiord.o_data
out_o_data_2_tpl[36] <= hld_iord:theiord.o_data
out_o_data_2_tpl[37] <= hld_iord:theiord.o_data
out_o_data_2_tpl[38] <= hld_iord:theiord.o_data
out_o_data_2_tpl[39] <= hld_iord:theiord.o_data
out_o_data_2_tpl[40] <= hld_iord:theiord.o_data
out_o_data_2_tpl[41] <= hld_iord:theiord.o_data
out_o_data_2_tpl[42] <= hld_iord:theiord.o_data
out_o_data_2_tpl[43] <= hld_iord:theiord.o_data
out_o_data_2_tpl[44] <= hld_iord:theiord.o_data
out_o_data_2_tpl[45] <= hld_iord:theiord.o_data
out_o_data_2_tpl[46] <= hld_iord:theiord.o_data
out_o_data_2_tpl[47] <= hld_iord:theiord.o_data
out_o_data_2_tpl[48] <= hld_iord:theiord.o_data
out_o_data_2_tpl[49] <= hld_iord:theiord.o_data
out_o_data_2_tpl[50] <= hld_iord:theiord.o_data
out_o_data_2_tpl[51] <= hld_iord:theiord.o_data
out_o_data_2_tpl[52] <= hld_iord:theiord.o_data
out_o_data_2_tpl[53] <= hld_iord:theiord.o_data
out_o_data_2_tpl[54] <= hld_iord:theiord.o_data
out_o_data_2_tpl[55] <= hld_iord:theiord.o_data
out_o_data_2_tpl[56] <= hld_iord:theiord.o_data
out_o_data_2_tpl[57] <= hld_iord:theiord.o_data
out_o_data_2_tpl[58] <= hld_iord:theiord.o_data
out_o_data_2_tpl[59] <= hld_iord:theiord.o_data
out_o_data_2_tpl[60] <= hld_iord:theiord.o_data
out_o_data_2_tpl[61] <= hld_iord:theiord.o_data
out_o_data_2_tpl[62] <= hld_iord:theiord.o_data
out_o_data_2_tpl[63] <= hld_iord:theiord.o_data
out_o_data_3_tpl[0] <= hld_iord:theiord.o_data
out_o_data_3_tpl[1] <= hld_iord:theiord.o_data
out_o_data_3_tpl[2] <= hld_iord:theiord.o_data
out_o_data_3_tpl[3] <= hld_iord:theiord.o_data
out_o_data_3_tpl[4] <= hld_iord:theiord.o_data
out_o_data_3_tpl[5] <= hld_iord:theiord.o_data
out_o_data_3_tpl[6] <= hld_iord:theiord.o_data
out_o_data_3_tpl[7] <= hld_iord:theiord.o_data
out_o_data_3_tpl[8] <= hld_iord:theiord.o_data
out_o_data_3_tpl[9] <= hld_iord:theiord.o_data
out_o_data_3_tpl[10] <= hld_iord:theiord.o_data
out_o_data_3_tpl[11] <= hld_iord:theiord.o_data
out_o_data_3_tpl[12] <= hld_iord:theiord.o_data
out_o_data_3_tpl[13] <= hld_iord:theiord.o_data
out_o_data_3_tpl[14] <= hld_iord:theiord.o_data
out_o_data_3_tpl[15] <= hld_iord:theiord.o_data
out_o_data_3_tpl[16] <= hld_iord:theiord.o_data
out_o_data_3_tpl[17] <= hld_iord:theiord.o_data
out_o_data_3_tpl[18] <= hld_iord:theiord.o_data
out_o_data_3_tpl[19] <= hld_iord:theiord.o_data
out_o_data_3_tpl[20] <= hld_iord:theiord.o_data
out_o_data_3_tpl[21] <= hld_iord:theiord.o_data
out_o_data_3_tpl[22] <= hld_iord:theiord.o_data
out_o_data_3_tpl[23] <= hld_iord:theiord.o_data
out_o_data_3_tpl[24] <= hld_iord:theiord.o_data
out_o_data_3_tpl[25] <= hld_iord:theiord.o_data
out_o_data_3_tpl[26] <= hld_iord:theiord.o_data
out_o_data_3_tpl[27] <= hld_iord:theiord.o_data
out_o_data_3_tpl[28] <= hld_iord:theiord.o_data
out_o_data_3_tpl[29] <= hld_iord:theiord.o_data
out_o_data_3_tpl[30] <= hld_iord:theiord.o_data
out_o_data_3_tpl[31] <= hld_iord:theiord.o_data
out_o_valid[0] <= hld_iord:theiord.o_valid
out_iord_bl_call_histogram_o_fifoready[0] <= hld_iord:theiord.o_fifoready
in_iord_bl_call_histogram_i_fifodata[0] => in_iord_bl_call_histogram_i_fifodata[0].IN1
in_iord_bl_call_histogram_i_fifodata[1] => in_iord_bl_call_histogram_i_fifodata[1].IN1
in_iord_bl_call_histogram_i_fifodata[2] => in_iord_bl_call_histogram_i_fifodata[2].IN1
in_iord_bl_call_histogram_i_fifodata[3] => in_iord_bl_call_histogram_i_fifodata[3].IN1
in_iord_bl_call_histogram_i_fifodata[4] => in_iord_bl_call_histogram_i_fifodata[4].IN1
in_iord_bl_call_histogram_i_fifodata[5] => in_iord_bl_call_histogram_i_fifodata[5].IN1
in_iord_bl_call_histogram_i_fifodata[6] => in_iord_bl_call_histogram_i_fifodata[6].IN1
in_iord_bl_call_histogram_i_fifodata[7] => in_iord_bl_call_histogram_i_fifodata[7].IN1
in_iord_bl_call_histogram_i_fifodata[8] => in_iord_bl_call_histogram_i_fifodata[8].IN1
in_iord_bl_call_histogram_i_fifodata[9] => in_iord_bl_call_histogram_i_fifodata[9].IN1
in_iord_bl_call_histogram_i_fifodata[10] => in_iord_bl_call_histogram_i_fifodata[10].IN1
in_iord_bl_call_histogram_i_fifodata[11] => in_iord_bl_call_histogram_i_fifodata[11].IN1
in_iord_bl_call_histogram_i_fifodata[12] => in_iord_bl_call_histogram_i_fifodata[12].IN1
in_iord_bl_call_histogram_i_fifodata[13] => in_iord_bl_call_histogram_i_fifodata[13].IN1
in_iord_bl_call_histogram_i_fifodata[14] => in_iord_bl_call_histogram_i_fifodata[14].IN1
in_iord_bl_call_histogram_i_fifodata[15] => in_iord_bl_call_histogram_i_fifodata[15].IN1
in_iord_bl_call_histogram_i_fifodata[16] => in_iord_bl_call_histogram_i_fifodata[16].IN1
in_iord_bl_call_histogram_i_fifodata[17] => in_iord_bl_call_histogram_i_fifodata[17].IN1
in_iord_bl_call_histogram_i_fifodata[18] => in_iord_bl_call_histogram_i_fifodata[18].IN1
in_iord_bl_call_histogram_i_fifodata[19] => in_iord_bl_call_histogram_i_fifodata[19].IN1
in_iord_bl_call_histogram_i_fifodata[20] => in_iord_bl_call_histogram_i_fifodata[20].IN1
in_iord_bl_call_histogram_i_fifodata[21] => in_iord_bl_call_histogram_i_fifodata[21].IN1
in_iord_bl_call_histogram_i_fifodata[22] => in_iord_bl_call_histogram_i_fifodata[22].IN1
in_iord_bl_call_histogram_i_fifodata[23] => in_iord_bl_call_histogram_i_fifodata[23].IN1
in_iord_bl_call_histogram_i_fifodata[24] => in_iord_bl_call_histogram_i_fifodata[24].IN1
in_iord_bl_call_histogram_i_fifodata[25] => in_iord_bl_call_histogram_i_fifodata[25].IN1
in_iord_bl_call_histogram_i_fifodata[26] => in_iord_bl_call_histogram_i_fifodata[26].IN1
in_iord_bl_call_histogram_i_fifodata[27] => in_iord_bl_call_histogram_i_fifodata[27].IN1
in_iord_bl_call_histogram_i_fifodata[28] => in_iord_bl_call_histogram_i_fifodata[28].IN1
in_iord_bl_call_histogram_i_fifodata[29] => in_iord_bl_call_histogram_i_fifodata[29].IN1
in_iord_bl_call_histogram_i_fifodata[30] => in_iord_bl_call_histogram_i_fifodata[30].IN1
in_iord_bl_call_histogram_i_fifodata[31] => in_iord_bl_call_histogram_i_fifodata[31].IN1
in_iord_bl_call_histogram_i_fifodata[32] => in_iord_bl_call_histogram_i_fifodata[32].IN1
in_iord_bl_call_histogram_i_fifodata[33] => in_iord_bl_call_histogram_i_fifodata[33].IN1
in_iord_bl_call_histogram_i_fifodata[34] => in_iord_bl_call_histogram_i_fifodata[34].IN1
in_iord_bl_call_histogram_i_fifodata[35] => in_iord_bl_call_histogram_i_fifodata[35].IN1
in_iord_bl_call_histogram_i_fifodata[36] => in_iord_bl_call_histogram_i_fifodata[36].IN1
in_iord_bl_call_histogram_i_fifodata[37] => in_iord_bl_call_histogram_i_fifodata[37].IN1
in_iord_bl_call_histogram_i_fifodata[38] => in_iord_bl_call_histogram_i_fifodata[38].IN1
in_iord_bl_call_histogram_i_fifodata[39] => in_iord_bl_call_histogram_i_fifodata[39].IN1
in_iord_bl_call_histogram_i_fifodata[40] => in_iord_bl_call_histogram_i_fifodata[40].IN1
in_iord_bl_call_histogram_i_fifodata[41] => in_iord_bl_call_histogram_i_fifodata[41].IN1
in_iord_bl_call_histogram_i_fifodata[42] => in_iord_bl_call_histogram_i_fifodata[42].IN1
in_iord_bl_call_histogram_i_fifodata[43] => in_iord_bl_call_histogram_i_fifodata[43].IN1
in_iord_bl_call_histogram_i_fifodata[44] => in_iord_bl_call_histogram_i_fifodata[44].IN1
in_iord_bl_call_histogram_i_fifodata[45] => in_iord_bl_call_histogram_i_fifodata[45].IN1
in_iord_bl_call_histogram_i_fifodata[46] => in_iord_bl_call_histogram_i_fifodata[46].IN1
in_iord_bl_call_histogram_i_fifodata[47] => in_iord_bl_call_histogram_i_fifodata[47].IN1
in_iord_bl_call_histogram_i_fifodata[48] => in_iord_bl_call_histogram_i_fifodata[48].IN1
in_iord_bl_call_histogram_i_fifodata[49] => in_iord_bl_call_histogram_i_fifodata[49].IN1
in_iord_bl_call_histogram_i_fifodata[50] => in_iord_bl_call_histogram_i_fifodata[50].IN1
in_iord_bl_call_histogram_i_fifodata[51] => in_iord_bl_call_histogram_i_fifodata[51].IN1
in_iord_bl_call_histogram_i_fifodata[52] => in_iord_bl_call_histogram_i_fifodata[52].IN1
in_iord_bl_call_histogram_i_fifodata[53] => in_iord_bl_call_histogram_i_fifodata[53].IN1
in_iord_bl_call_histogram_i_fifodata[54] => in_iord_bl_call_histogram_i_fifodata[54].IN1
in_iord_bl_call_histogram_i_fifodata[55] => in_iord_bl_call_histogram_i_fifodata[55].IN1
in_iord_bl_call_histogram_i_fifodata[56] => in_iord_bl_call_histogram_i_fifodata[56].IN1
in_iord_bl_call_histogram_i_fifodata[57] => in_iord_bl_call_histogram_i_fifodata[57].IN1
in_iord_bl_call_histogram_i_fifodata[58] => in_iord_bl_call_histogram_i_fifodata[58].IN1
in_iord_bl_call_histogram_i_fifodata[59] => in_iord_bl_call_histogram_i_fifodata[59].IN1
in_iord_bl_call_histogram_i_fifodata[60] => in_iord_bl_call_histogram_i_fifodata[60].IN1
in_iord_bl_call_histogram_i_fifodata[61] => in_iord_bl_call_histogram_i_fifodata[61].IN1
in_iord_bl_call_histogram_i_fifodata[62] => in_iord_bl_call_histogram_i_fifodata[62].IN1
in_iord_bl_call_histogram_i_fifodata[63] => in_iord_bl_call_histogram_i_fifodata[63].IN1
in_iord_bl_call_histogram_i_fifodata[64] => in_iord_bl_call_histogram_i_fifodata[64].IN1
in_iord_bl_call_histogram_i_fifodata[65] => in_iord_bl_call_histogram_i_fifodata[65].IN1
in_iord_bl_call_histogram_i_fifodata[66] => in_iord_bl_call_histogram_i_fifodata[66].IN1
in_iord_bl_call_histogram_i_fifodata[67] => in_iord_bl_call_histogram_i_fifodata[67].IN1
in_iord_bl_call_histogram_i_fifodata[68] => in_iord_bl_call_histogram_i_fifodata[68].IN1
in_iord_bl_call_histogram_i_fifodata[69] => in_iord_bl_call_histogram_i_fifodata[69].IN1
in_iord_bl_call_histogram_i_fifodata[70] => in_iord_bl_call_histogram_i_fifodata[70].IN1
in_iord_bl_call_histogram_i_fifodata[71] => in_iord_bl_call_histogram_i_fifodata[71].IN1
in_iord_bl_call_histogram_i_fifodata[72] => in_iord_bl_call_histogram_i_fifodata[72].IN1
in_iord_bl_call_histogram_i_fifodata[73] => in_iord_bl_call_histogram_i_fifodata[73].IN1
in_iord_bl_call_histogram_i_fifodata[74] => in_iord_bl_call_histogram_i_fifodata[74].IN1
in_iord_bl_call_histogram_i_fifodata[75] => in_iord_bl_call_histogram_i_fifodata[75].IN1
in_iord_bl_call_histogram_i_fifodata[76] => in_iord_bl_call_histogram_i_fifodata[76].IN1
in_iord_bl_call_histogram_i_fifodata[77] => in_iord_bl_call_histogram_i_fifodata[77].IN1
in_iord_bl_call_histogram_i_fifodata[78] => in_iord_bl_call_histogram_i_fifodata[78].IN1
in_iord_bl_call_histogram_i_fifodata[79] => in_iord_bl_call_histogram_i_fifodata[79].IN1
in_iord_bl_call_histogram_i_fifodata[80] => in_iord_bl_call_histogram_i_fifodata[80].IN1
in_iord_bl_call_histogram_i_fifodata[81] => in_iord_bl_call_histogram_i_fifodata[81].IN1
in_iord_bl_call_histogram_i_fifodata[82] => in_iord_bl_call_histogram_i_fifodata[82].IN1
in_iord_bl_call_histogram_i_fifodata[83] => in_iord_bl_call_histogram_i_fifodata[83].IN1
in_iord_bl_call_histogram_i_fifodata[84] => in_iord_bl_call_histogram_i_fifodata[84].IN1
in_iord_bl_call_histogram_i_fifodata[85] => in_iord_bl_call_histogram_i_fifodata[85].IN1
in_iord_bl_call_histogram_i_fifodata[86] => in_iord_bl_call_histogram_i_fifodata[86].IN1
in_iord_bl_call_histogram_i_fifodata[87] => in_iord_bl_call_histogram_i_fifodata[87].IN1
in_iord_bl_call_histogram_i_fifodata[88] => in_iord_bl_call_histogram_i_fifodata[88].IN1
in_iord_bl_call_histogram_i_fifodata[89] => in_iord_bl_call_histogram_i_fifodata[89].IN1
in_iord_bl_call_histogram_i_fifodata[90] => in_iord_bl_call_histogram_i_fifodata[90].IN1
in_iord_bl_call_histogram_i_fifodata[91] => in_iord_bl_call_histogram_i_fifodata[91].IN1
in_iord_bl_call_histogram_i_fifodata[92] => in_iord_bl_call_histogram_i_fifodata[92].IN1
in_iord_bl_call_histogram_i_fifodata[93] => in_iord_bl_call_histogram_i_fifodata[93].IN1
in_iord_bl_call_histogram_i_fifodata[94] => in_iord_bl_call_histogram_i_fifodata[94].IN1
in_iord_bl_call_histogram_i_fifodata[95] => in_iord_bl_call_histogram_i_fifodata[95].IN1
in_iord_bl_call_histogram_i_fifodata[96] => in_iord_bl_call_histogram_i_fifodata[96].IN1
in_iord_bl_call_histogram_i_fifodata[97] => in_iord_bl_call_histogram_i_fifodata[97].IN1
in_iord_bl_call_histogram_i_fifodata[98] => in_iord_bl_call_histogram_i_fifodata[98].IN1
in_iord_bl_call_histogram_i_fifodata[99] => in_iord_bl_call_histogram_i_fifodata[99].IN1
in_iord_bl_call_histogram_i_fifodata[100] => in_iord_bl_call_histogram_i_fifodata[100].IN1
in_iord_bl_call_histogram_i_fifodata[101] => in_iord_bl_call_histogram_i_fifodata[101].IN1
in_iord_bl_call_histogram_i_fifodata[102] => in_iord_bl_call_histogram_i_fifodata[102].IN1
in_iord_bl_call_histogram_i_fifodata[103] => in_iord_bl_call_histogram_i_fifodata[103].IN1
in_iord_bl_call_histogram_i_fifodata[104] => in_iord_bl_call_histogram_i_fifodata[104].IN1
in_iord_bl_call_histogram_i_fifodata[105] => in_iord_bl_call_histogram_i_fifodata[105].IN1
in_iord_bl_call_histogram_i_fifodata[106] => in_iord_bl_call_histogram_i_fifodata[106].IN1
in_iord_bl_call_histogram_i_fifodata[107] => in_iord_bl_call_histogram_i_fifodata[107].IN1
in_iord_bl_call_histogram_i_fifodata[108] => in_iord_bl_call_histogram_i_fifodata[108].IN1
in_iord_bl_call_histogram_i_fifodata[109] => in_iord_bl_call_histogram_i_fifodata[109].IN1
in_iord_bl_call_histogram_i_fifodata[110] => in_iord_bl_call_histogram_i_fifodata[110].IN1
in_iord_bl_call_histogram_i_fifodata[111] => in_iord_bl_call_histogram_i_fifodata[111].IN1
in_iord_bl_call_histogram_i_fifodata[112] => in_iord_bl_call_histogram_i_fifodata[112].IN1
in_iord_bl_call_histogram_i_fifodata[113] => in_iord_bl_call_histogram_i_fifodata[113].IN1
in_iord_bl_call_histogram_i_fifodata[114] => in_iord_bl_call_histogram_i_fifodata[114].IN1
in_iord_bl_call_histogram_i_fifodata[115] => in_iord_bl_call_histogram_i_fifodata[115].IN1
in_iord_bl_call_histogram_i_fifodata[116] => in_iord_bl_call_histogram_i_fifodata[116].IN1
in_iord_bl_call_histogram_i_fifodata[117] => in_iord_bl_call_histogram_i_fifodata[117].IN1
in_iord_bl_call_histogram_i_fifodata[118] => in_iord_bl_call_histogram_i_fifodata[118].IN1
in_iord_bl_call_histogram_i_fifodata[119] => in_iord_bl_call_histogram_i_fifodata[119].IN1
in_iord_bl_call_histogram_i_fifodata[120] => in_iord_bl_call_histogram_i_fifodata[120].IN1
in_iord_bl_call_histogram_i_fifodata[121] => in_iord_bl_call_histogram_i_fifodata[121].IN1
in_iord_bl_call_histogram_i_fifodata[122] => in_iord_bl_call_histogram_i_fifodata[122].IN1
in_iord_bl_call_histogram_i_fifodata[123] => in_iord_bl_call_histogram_i_fifodata[123].IN1
in_iord_bl_call_histogram_i_fifodata[124] => in_iord_bl_call_histogram_i_fifodata[124].IN1
in_iord_bl_call_histogram_i_fifodata[125] => in_iord_bl_call_histogram_i_fifodata[125].IN1
in_iord_bl_call_histogram_i_fifodata[126] => in_iord_bl_call_histogram_i_fifodata[126].IN1
in_iord_bl_call_histogram_i_fifodata[127] => in_iord_bl_call_histogram_i_fifodata[127].IN1
in_iord_bl_call_histogram_i_fifodata[128] => in_iord_bl_call_histogram_i_fifodata[128].IN1
in_iord_bl_call_histogram_i_fifodata[129] => in_iord_bl_call_histogram_i_fifodata[129].IN1
in_iord_bl_call_histogram_i_fifodata[130] => in_iord_bl_call_histogram_i_fifodata[130].IN1
in_iord_bl_call_histogram_i_fifodata[131] => in_iord_bl_call_histogram_i_fifodata[131].IN1
in_iord_bl_call_histogram_i_fifodata[132] => in_iord_bl_call_histogram_i_fifodata[132].IN1
in_iord_bl_call_histogram_i_fifodata[133] => in_iord_bl_call_histogram_i_fifodata[133].IN1
in_iord_bl_call_histogram_i_fifodata[134] => in_iord_bl_call_histogram_i_fifodata[134].IN1
in_iord_bl_call_histogram_i_fifodata[135] => in_iord_bl_call_histogram_i_fifodata[135].IN1
in_iord_bl_call_histogram_i_fifodata[136] => in_iord_bl_call_histogram_i_fifodata[136].IN1
in_iord_bl_call_histogram_i_fifodata[137] => in_iord_bl_call_histogram_i_fifodata[137].IN1
in_iord_bl_call_histogram_i_fifodata[138] => in_iord_bl_call_histogram_i_fifodata[138].IN1
in_iord_bl_call_histogram_i_fifodata[139] => in_iord_bl_call_histogram_i_fifodata[139].IN1
in_iord_bl_call_histogram_i_fifodata[140] => in_iord_bl_call_histogram_i_fifodata[140].IN1
in_iord_bl_call_histogram_i_fifodata[141] => in_iord_bl_call_histogram_i_fifodata[141].IN1
in_iord_bl_call_histogram_i_fifodata[142] => in_iord_bl_call_histogram_i_fifodata[142].IN1
in_iord_bl_call_histogram_i_fifodata[143] => in_iord_bl_call_histogram_i_fifodata[143].IN1
in_iord_bl_call_histogram_i_fifodata[144] => in_iord_bl_call_histogram_i_fifodata[144].IN1
in_iord_bl_call_histogram_i_fifodata[145] => in_iord_bl_call_histogram_i_fifodata[145].IN1
in_iord_bl_call_histogram_i_fifodata[146] => in_iord_bl_call_histogram_i_fifodata[146].IN1
in_iord_bl_call_histogram_i_fifodata[147] => in_iord_bl_call_histogram_i_fifodata[147].IN1
in_iord_bl_call_histogram_i_fifodata[148] => in_iord_bl_call_histogram_i_fifodata[148].IN1
in_iord_bl_call_histogram_i_fifodata[149] => in_iord_bl_call_histogram_i_fifodata[149].IN1
in_iord_bl_call_histogram_i_fifodata[150] => in_iord_bl_call_histogram_i_fifodata[150].IN1
in_iord_bl_call_histogram_i_fifodata[151] => in_iord_bl_call_histogram_i_fifodata[151].IN1
in_iord_bl_call_histogram_i_fifodata[152] => in_iord_bl_call_histogram_i_fifodata[152].IN1
in_iord_bl_call_histogram_i_fifodata[153] => in_iord_bl_call_histogram_i_fifodata[153].IN1
in_iord_bl_call_histogram_i_fifodata[154] => in_iord_bl_call_histogram_i_fifodata[154].IN1
in_iord_bl_call_histogram_i_fifodata[155] => in_iord_bl_call_histogram_i_fifodata[155].IN1
in_iord_bl_call_histogram_i_fifodata[156] => in_iord_bl_call_histogram_i_fifodata[156].IN1
in_iord_bl_call_histogram_i_fifodata[157] => in_iord_bl_call_histogram_i_fifodata[157].IN1
in_iord_bl_call_histogram_i_fifodata[158] => in_iord_bl_call_histogram_i_fifodata[158].IN1
in_iord_bl_call_histogram_i_fifodata[159] => in_iord_bl_call_histogram_i_fifodata[159].IN1
in_iord_bl_call_histogram_i_fifodata[160] => in_iord_bl_call_histogram_i_fifodata[160].IN1
in_iord_bl_call_histogram_i_fifodata[161] => in_iord_bl_call_histogram_i_fifodata[161].IN1
in_iord_bl_call_histogram_i_fifodata[162] => in_iord_bl_call_histogram_i_fifodata[162].IN1
in_iord_bl_call_histogram_i_fifodata[163] => in_iord_bl_call_histogram_i_fifodata[163].IN1
in_iord_bl_call_histogram_i_fifodata[164] => in_iord_bl_call_histogram_i_fifodata[164].IN1
in_iord_bl_call_histogram_i_fifodata[165] => in_iord_bl_call_histogram_i_fifodata[165].IN1
in_iord_bl_call_histogram_i_fifodata[166] => in_iord_bl_call_histogram_i_fifodata[166].IN1
in_iord_bl_call_histogram_i_fifodata[167] => in_iord_bl_call_histogram_i_fifodata[167].IN1
in_iord_bl_call_histogram_i_fifodata[168] => in_iord_bl_call_histogram_i_fifodata[168].IN1
in_iord_bl_call_histogram_i_fifodata[169] => in_iord_bl_call_histogram_i_fifodata[169].IN1
in_iord_bl_call_histogram_i_fifodata[170] => in_iord_bl_call_histogram_i_fifodata[170].IN1
in_iord_bl_call_histogram_i_fifodata[171] => in_iord_bl_call_histogram_i_fifodata[171].IN1
in_iord_bl_call_histogram_i_fifodata[172] => in_iord_bl_call_histogram_i_fifodata[172].IN1
in_iord_bl_call_histogram_i_fifodata[173] => in_iord_bl_call_histogram_i_fifodata[173].IN1
in_iord_bl_call_histogram_i_fifodata[174] => in_iord_bl_call_histogram_i_fifodata[174].IN1
in_iord_bl_call_histogram_i_fifodata[175] => in_iord_bl_call_histogram_i_fifodata[175].IN1
in_iord_bl_call_histogram_i_fifodata[176] => in_iord_bl_call_histogram_i_fifodata[176].IN1
in_iord_bl_call_histogram_i_fifodata[177] => in_iord_bl_call_histogram_i_fifodata[177].IN1
in_iord_bl_call_histogram_i_fifodata[178] => in_iord_bl_call_histogram_i_fifodata[178].IN1
in_iord_bl_call_histogram_i_fifodata[179] => in_iord_bl_call_histogram_i_fifodata[179].IN1
in_iord_bl_call_histogram_i_fifodata[180] => in_iord_bl_call_histogram_i_fifodata[180].IN1
in_iord_bl_call_histogram_i_fifodata[181] => in_iord_bl_call_histogram_i_fifodata[181].IN1
in_iord_bl_call_histogram_i_fifodata[182] => in_iord_bl_call_histogram_i_fifodata[182].IN1
in_iord_bl_call_histogram_i_fifodata[183] => in_iord_bl_call_histogram_i_fifodata[183].IN1
in_iord_bl_call_histogram_i_fifodata[184] => in_iord_bl_call_histogram_i_fifodata[184].IN1
in_iord_bl_call_histogram_i_fifodata[185] => in_iord_bl_call_histogram_i_fifodata[185].IN1
in_iord_bl_call_histogram_i_fifodata[186] => in_iord_bl_call_histogram_i_fifodata[186].IN1
in_iord_bl_call_histogram_i_fifodata[187] => in_iord_bl_call_histogram_i_fifodata[187].IN1
in_iord_bl_call_histogram_i_fifodata[188] => in_iord_bl_call_histogram_i_fifodata[188].IN1
in_iord_bl_call_histogram_i_fifodata[189] => in_iord_bl_call_histogram_i_fifodata[189].IN1
in_iord_bl_call_histogram_i_fifodata[190] => in_iord_bl_call_histogram_i_fifodata[190].IN1
in_iord_bl_call_histogram_i_fifodata[191] => in_iord_bl_call_histogram_i_fifodata[191].IN1
in_iord_bl_call_histogram_i_fifodata[192] => in_iord_bl_call_histogram_i_fifodata[192].IN1
in_iord_bl_call_histogram_i_fifodata[193] => in_iord_bl_call_histogram_i_fifodata[193].IN1
in_iord_bl_call_histogram_i_fifodata[194] => in_iord_bl_call_histogram_i_fifodata[194].IN1
in_iord_bl_call_histogram_i_fifodata[195] => in_iord_bl_call_histogram_i_fifodata[195].IN1
in_iord_bl_call_histogram_i_fifodata[196] => in_iord_bl_call_histogram_i_fifodata[196].IN1
in_iord_bl_call_histogram_i_fifodata[197] => in_iord_bl_call_histogram_i_fifodata[197].IN1
in_iord_bl_call_histogram_i_fifodata[198] => in_iord_bl_call_histogram_i_fifodata[198].IN1
in_iord_bl_call_histogram_i_fifodata[199] => in_iord_bl_call_histogram_i_fifodata[199].IN1
in_iord_bl_call_histogram_i_fifodata[200] => in_iord_bl_call_histogram_i_fifodata[200].IN1
in_iord_bl_call_histogram_i_fifodata[201] => in_iord_bl_call_histogram_i_fifodata[201].IN1
in_iord_bl_call_histogram_i_fifodata[202] => in_iord_bl_call_histogram_i_fifodata[202].IN1
in_iord_bl_call_histogram_i_fifodata[203] => in_iord_bl_call_histogram_i_fifodata[203].IN1
in_iord_bl_call_histogram_i_fifodata[204] => in_iord_bl_call_histogram_i_fifodata[204].IN1
in_iord_bl_call_histogram_i_fifodata[205] => in_iord_bl_call_histogram_i_fifodata[205].IN1
in_iord_bl_call_histogram_i_fifodata[206] => in_iord_bl_call_histogram_i_fifodata[206].IN1
in_iord_bl_call_histogram_i_fifodata[207] => in_iord_bl_call_histogram_i_fifodata[207].IN1
in_iord_bl_call_histogram_i_fifodata[208] => in_iord_bl_call_histogram_i_fifodata[208].IN1
in_iord_bl_call_histogram_i_fifodata[209] => in_iord_bl_call_histogram_i_fifodata[209].IN1
in_iord_bl_call_histogram_i_fifodata[210] => in_iord_bl_call_histogram_i_fifodata[210].IN1
in_iord_bl_call_histogram_i_fifodata[211] => in_iord_bl_call_histogram_i_fifodata[211].IN1
in_iord_bl_call_histogram_i_fifodata[212] => in_iord_bl_call_histogram_i_fifodata[212].IN1
in_iord_bl_call_histogram_i_fifodata[213] => in_iord_bl_call_histogram_i_fifodata[213].IN1
in_iord_bl_call_histogram_i_fifodata[214] => in_iord_bl_call_histogram_i_fifodata[214].IN1
in_iord_bl_call_histogram_i_fifodata[215] => in_iord_bl_call_histogram_i_fifodata[215].IN1
in_iord_bl_call_histogram_i_fifodata[216] => in_iord_bl_call_histogram_i_fifodata[216].IN1
in_iord_bl_call_histogram_i_fifodata[217] => in_iord_bl_call_histogram_i_fifodata[217].IN1
in_iord_bl_call_histogram_i_fifodata[218] => in_iord_bl_call_histogram_i_fifodata[218].IN1
in_iord_bl_call_histogram_i_fifodata[219] => in_iord_bl_call_histogram_i_fifodata[219].IN1
in_iord_bl_call_histogram_i_fifodata[220] => in_iord_bl_call_histogram_i_fifodata[220].IN1
in_iord_bl_call_histogram_i_fifodata[221] => in_iord_bl_call_histogram_i_fifodata[221].IN1
in_iord_bl_call_histogram_i_fifodata[222] => in_iord_bl_call_histogram_i_fifodata[222].IN1
in_iord_bl_call_histogram_i_fifodata[223] => in_iord_bl_call_histogram_i_fifodata[223].IN1
in_iord_bl_call_histogram_i_fifodata[224] => in_iord_bl_call_histogram_i_fifodata[224].IN1
in_iord_bl_call_histogram_i_fifodata[225] => in_iord_bl_call_histogram_i_fifodata[225].IN1
in_iord_bl_call_histogram_i_fifodata[226] => in_iord_bl_call_histogram_i_fifodata[226].IN1
in_iord_bl_call_histogram_i_fifodata[227] => in_iord_bl_call_histogram_i_fifodata[227].IN1
in_iord_bl_call_histogram_i_fifodata[228] => in_iord_bl_call_histogram_i_fifodata[228].IN1
in_iord_bl_call_histogram_i_fifodata[229] => in_iord_bl_call_histogram_i_fifodata[229].IN1
in_iord_bl_call_histogram_i_fifodata[230] => in_iord_bl_call_histogram_i_fifodata[230].IN1
in_iord_bl_call_histogram_i_fifodata[231] => in_iord_bl_call_histogram_i_fifodata[231].IN1
in_iord_bl_call_histogram_i_fifodata[232] => in_iord_bl_call_histogram_i_fifodata[232].IN1
in_iord_bl_call_histogram_i_fifodata[233] => in_iord_bl_call_histogram_i_fifodata[233].IN1
in_iord_bl_call_histogram_i_fifodata[234] => in_iord_bl_call_histogram_i_fifodata[234].IN1
in_iord_bl_call_histogram_i_fifodata[235] => in_iord_bl_call_histogram_i_fifodata[235].IN1
in_iord_bl_call_histogram_i_fifodata[236] => in_iord_bl_call_histogram_i_fifodata[236].IN1
in_iord_bl_call_histogram_i_fifodata[237] => in_iord_bl_call_histogram_i_fifodata[237].IN1
in_iord_bl_call_histogram_i_fifodata[238] => in_iord_bl_call_histogram_i_fifodata[238].IN1
in_iord_bl_call_histogram_i_fifodata[239] => in_iord_bl_call_histogram_i_fifodata[239].IN1
in_iord_bl_call_histogram_i_fifodata[240] => in_iord_bl_call_histogram_i_fifodata[240].IN1
in_iord_bl_call_histogram_i_fifodata[241] => in_iord_bl_call_histogram_i_fifodata[241].IN1
in_iord_bl_call_histogram_i_fifodata[242] => in_iord_bl_call_histogram_i_fifodata[242].IN1
in_iord_bl_call_histogram_i_fifodata[243] => in_iord_bl_call_histogram_i_fifodata[243].IN1
in_iord_bl_call_histogram_i_fifodata[244] => in_iord_bl_call_histogram_i_fifodata[244].IN1
in_iord_bl_call_histogram_i_fifodata[245] => in_iord_bl_call_histogram_i_fifodata[245].IN1
in_iord_bl_call_histogram_i_fifodata[246] => in_iord_bl_call_histogram_i_fifodata[246].IN1
in_iord_bl_call_histogram_i_fifodata[247] => in_iord_bl_call_histogram_i_fifodata[247].IN1
in_iord_bl_call_histogram_i_fifodata[248] => in_iord_bl_call_histogram_i_fifodata[248].IN1
in_iord_bl_call_histogram_i_fifodata[249] => in_iord_bl_call_histogram_i_fifodata[249].IN1
in_iord_bl_call_histogram_i_fifodata[250] => in_iord_bl_call_histogram_i_fifodata[250].IN1
in_iord_bl_call_histogram_i_fifodata[251] => in_iord_bl_call_histogram_i_fifodata[251].IN1
in_iord_bl_call_histogram_i_fifodata[252] => in_iord_bl_call_histogram_i_fifodata[252].IN1
in_iord_bl_call_histogram_i_fifodata[253] => in_iord_bl_call_histogram_i_fifodata[253].IN1
in_iord_bl_call_histogram_i_fifodata[254] => in_iord_bl_call_histogram_i_fifodata[254].IN1
in_iord_bl_call_histogram_i_fifodata[255] => in_iord_bl_call_histogram_i_fifodata[255].IN1
in_iord_bl_call_histogram_i_fifovalid[0] => iord_i_fifovalid_bitsignaltemp.IN1
out_iord_bl_call_histogram_o_fifoalmost_full[0] <= hld_iord:theiord.o_fifoalmost_full
in_i_stall[0] => iord_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iord:theiord.o_stall
in_i_dependence[0] => ~NO_FANOUT~
in_i_valid[0] => iord_i_valid_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|hld_iord:theiord
clock => clock.IN1
resetn => resetn.IN1
i_valid => i_valid.IN1
o_stall <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_stall
i_predicate => i_predicate.IN1
o_valid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_empty <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_datavalid <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_datavalid
o_data[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[2] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[3] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[4] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[5] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[6] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[7] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[8] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[9] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[10] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[11] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[12] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[13] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[14] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[15] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[16] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[17] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[18] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[19] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[20] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[21] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[22] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[23] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[24] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[25] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[26] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[27] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[28] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[29] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[30] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[31] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[32] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[33] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[34] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[35] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[36] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[37] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[38] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[39] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[40] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[41] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[42] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[43] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[44] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[45] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[46] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[47] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[48] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[49] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[50] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[51] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[52] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[53] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[54] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[55] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[56] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[57] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[58] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[59] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[60] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[61] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[62] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[63] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[64] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[65] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[66] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[67] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[68] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[69] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[70] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[71] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[72] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[73] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[74] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[75] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[76] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[77] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[78] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[79] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[80] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[81] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[82] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[83] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[84] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[85] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[86] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[87] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[88] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[89] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[90] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[91] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[92] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[93] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[94] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[95] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[96] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[97] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[98] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[99] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[100] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[101] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[102] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[103] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[104] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[105] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[106] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[107] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[108] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[109] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[110] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[111] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[112] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[113] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[114] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[115] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[116] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[117] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[118] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[119] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[120] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[121] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[122] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[123] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[124] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[125] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[126] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[127] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[128] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[129] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[130] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[131] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[132] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[133] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[134] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[135] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[136] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[137] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[138] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[139] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[140] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[141] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[142] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[143] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[144] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[145] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[146] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[147] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[148] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[149] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[150] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[151] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[152] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[153] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[154] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[155] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[156] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[157] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[158] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[159] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[160] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[161] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[162] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[163] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[164] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[165] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[166] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[167] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[168] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[169] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[170] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[171] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[172] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[173] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[174] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[175] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[176] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[177] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[178] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[179] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[180] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[181] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[182] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[183] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[184] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[185] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[186] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[187] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[188] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[189] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[190] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[191] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[192] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[193] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[194] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[195] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[196] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[197] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[198] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[199] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[200] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[201] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[202] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[203] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[204] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[205] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[206] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[207] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[208] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[209] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[210] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[211] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[212] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[213] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[214] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[215] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[216] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[217] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[218] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[219] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[220] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[221] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[222] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[223] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[224] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[225] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[226] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[227] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[228] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[229] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[230] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[231] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[232] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[233] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[234] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[235] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[236] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[237] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[238] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[239] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[240] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[241] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[242] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[243] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[244] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[245] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[246] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[247] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[248] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[249] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[250] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[251] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[252] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[253] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[254] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_data[255] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_startofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_endofpacket <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_data
o_packetempty[1] <= <GND>
o_packetempty[2] <= <GND>
o_packetempty[3] <= <GND>
o_packetempty[4] <= <GND>
o_packetempty[5] <= <GND>
o_packetempty[6] <= <GND>
o_packetempty[7] <= <GND>
o_packetempty[8] <= <GND>
o_packetempty[9] <= <GND>
o_packetempty[10] <= <GND>
o_packetempty[11] <= <GND>
o_packetempty[12] <= <GND>
o_packetempty[13] <= <GND>
o_packetempty[14] <= <GND>
o_packetempty[15] <= <GND>
o_packetempty[16] <= <GND>
o_packetempty[17] <= <GND>
o_packetempty[18] <= <GND>
o_packetempty[19] <= <GND>
o_packetempty[20] <= <GND>
o_packetempty[21] <= <GND>
o_packetempty[22] <= <GND>
o_packetempty[23] <= <GND>
o_packetempty[24] <= <GND>
o_packetempty[25] <= <GND>
o_packetempty[26] <= <GND>
o_packetempty[27] <= <GND>
o_packetempty[28] <= <GND>
o_packetempty[29] <= <GND>
o_packetempty[30] <= <GND>
o_packetempty[31] <= <GND>
i_fifovalid => ch_i_fifovalid.IN1
o_fifoready <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.o_fifostall
o_fifoalmost_full <= <GND>
o_fifochannel_stall <= <GND>
i_fifodata[0] => ch_i_fifodata[0].IN1
i_fifodata[1] => ch_i_fifodata[1].IN1
i_fifodata[2] => ch_i_fifodata[2].IN1
i_fifodata[3] => ch_i_fifodata[3].IN1
i_fifodata[4] => ch_i_fifodata[4].IN1
i_fifodata[5] => ch_i_fifodata[5].IN1
i_fifodata[6] => ch_i_fifodata[6].IN1
i_fifodata[7] => ch_i_fifodata[7].IN1
i_fifodata[8] => ch_i_fifodata[8].IN1
i_fifodata[9] => ch_i_fifodata[9].IN1
i_fifodata[10] => ch_i_fifodata[10].IN1
i_fifodata[11] => ch_i_fifodata[11].IN1
i_fifodata[12] => ch_i_fifodata[12].IN1
i_fifodata[13] => ch_i_fifodata[13].IN1
i_fifodata[14] => ch_i_fifodata[14].IN1
i_fifodata[15] => ch_i_fifodata[15].IN1
i_fifodata[16] => ch_i_fifodata[16].IN1
i_fifodata[17] => ch_i_fifodata[17].IN1
i_fifodata[18] => ch_i_fifodata[18].IN1
i_fifodata[19] => ch_i_fifodata[19].IN1
i_fifodata[20] => ch_i_fifodata[20].IN1
i_fifodata[21] => ch_i_fifodata[21].IN1
i_fifodata[22] => ch_i_fifodata[22].IN1
i_fifodata[23] => ch_i_fifodata[23].IN1
i_fifodata[24] => ch_i_fifodata[24].IN1
i_fifodata[25] => ch_i_fifodata[25].IN1
i_fifodata[26] => ch_i_fifodata[26].IN1
i_fifodata[27] => ch_i_fifodata[27].IN1
i_fifodata[28] => ch_i_fifodata[28].IN1
i_fifodata[29] => ch_i_fifodata[29].IN1
i_fifodata[30] => ch_i_fifodata[30].IN1
i_fifodata[31] => ch_i_fifodata[31].IN1
i_fifodata[32] => ch_i_fifodata[32].IN1
i_fifodata[33] => ch_i_fifodata[33].IN1
i_fifodata[34] => ch_i_fifodata[34].IN1
i_fifodata[35] => ch_i_fifodata[35].IN1
i_fifodata[36] => ch_i_fifodata[36].IN1
i_fifodata[37] => ch_i_fifodata[37].IN1
i_fifodata[38] => ch_i_fifodata[38].IN1
i_fifodata[39] => ch_i_fifodata[39].IN1
i_fifodata[40] => ch_i_fifodata[40].IN1
i_fifodata[41] => ch_i_fifodata[41].IN1
i_fifodata[42] => ch_i_fifodata[42].IN1
i_fifodata[43] => ch_i_fifodata[43].IN1
i_fifodata[44] => ch_i_fifodata[44].IN1
i_fifodata[45] => ch_i_fifodata[45].IN1
i_fifodata[46] => ch_i_fifodata[46].IN1
i_fifodata[47] => ch_i_fifodata[47].IN1
i_fifodata[48] => ch_i_fifodata[48].IN1
i_fifodata[49] => ch_i_fifodata[49].IN1
i_fifodata[50] => ch_i_fifodata[50].IN1
i_fifodata[51] => ch_i_fifodata[51].IN1
i_fifodata[52] => ch_i_fifodata[52].IN1
i_fifodata[53] => ch_i_fifodata[53].IN1
i_fifodata[54] => ch_i_fifodata[54].IN1
i_fifodata[55] => ch_i_fifodata[55].IN1
i_fifodata[56] => ch_i_fifodata[56].IN1
i_fifodata[57] => ch_i_fifodata[57].IN1
i_fifodata[58] => ch_i_fifodata[58].IN1
i_fifodata[59] => ch_i_fifodata[59].IN1
i_fifodata[60] => ch_i_fifodata[60].IN1
i_fifodata[61] => ch_i_fifodata[61].IN1
i_fifodata[62] => ch_i_fifodata[62].IN1
i_fifodata[63] => ch_i_fifodata[63].IN1
i_fifodata[64] => ch_i_fifodata[64].IN1
i_fifodata[65] => ch_i_fifodata[65].IN1
i_fifodata[66] => ch_i_fifodata[66].IN1
i_fifodata[67] => ch_i_fifodata[67].IN1
i_fifodata[68] => ch_i_fifodata[68].IN1
i_fifodata[69] => ch_i_fifodata[69].IN1
i_fifodata[70] => ch_i_fifodata[70].IN1
i_fifodata[71] => ch_i_fifodata[71].IN1
i_fifodata[72] => ch_i_fifodata[72].IN1
i_fifodata[73] => ch_i_fifodata[73].IN1
i_fifodata[74] => ch_i_fifodata[74].IN1
i_fifodata[75] => ch_i_fifodata[75].IN1
i_fifodata[76] => ch_i_fifodata[76].IN1
i_fifodata[77] => ch_i_fifodata[77].IN1
i_fifodata[78] => ch_i_fifodata[78].IN1
i_fifodata[79] => ch_i_fifodata[79].IN1
i_fifodata[80] => ch_i_fifodata[80].IN1
i_fifodata[81] => ch_i_fifodata[81].IN1
i_fifodata[82] => ch_i_fifodata[82].IN1
i_fifodata[83] => ch_i_fifodata[83].IN1
i_fifodata[84] => ch_i_fifodata[84].IN1
i_fifodata[85] => ch_i_fifodata[85].IN1
i_fifodata[86] => ch_i_fifodata[86].IN1
i_fifodata[87] => ch_i_fifodata[87].IN1
i_fifodata[88] => ch_i_fifodata[88].IN1
i_fifodata[89] => ch_i_fifodata[89].IN1
i_fifodata[90] => ch_i_fifodata[90].IN1
i_fifodata[91] => ch_i_fifodata[91].IN1
i_fifodata[92] => ch_i_fifodata[92].IN1
i_fifodata[93] => ch_i_fifodata[93].IN1
i_fifodata[94] => ch_i_fifodata[94].IN1
i_fifodata[95] => ch_i_fifodata[95].IN1
i_fifodata[96] => ch_i_fifodata[96].IN1
i_fifodata[97] => ch_i_fifodata[97].IN1
i_fifodata[98] => ch_i_fifodata[98].IN1
i_fifodata[99] => ch_i_fifodata[99].IN1
i_fifodata[100] => ch_i_fifodata[100].IN1
i_fifodata[101] => ch_i_fifodata[101].IN1
i_fifodata[102] => ch_i_fifodata[102].IN1
i_fifodata[103] => ch_i_fifodata[103].IN1
i_fifodata[104] => ch_i_fifodata[104].IN1
i_fifodata[105] => ch_i_fifodata[105].IN1
i_fifodata[106] => ch_i_fifodata[106].IN1
i_fifodata[107] => ch_i_fifodata[107].IN1
i_fifodata[108] => ch_i_fifodata[108].IN1
i_fifodata[109] => ch_i_fifodata[109].IN1
i_fifodata[110] => ch_i_fifodata[110].IN1
i_fifodata[111] => ch_i_fifodata[111].IN1
i_fifodata[112] => ch_i_fifodata[112].IN1
i_fifodata[113] => ch_i_fifodata[113].IN1
i_fifodata[114] => ch_i_fifodata[114].IN1
i_fifodata[115] => ch_i_fifodata[115].IN1
i_fifodata[116] => ch_i_fifodata[116].IN1
i_fifodata[117] => ch_i_fifodata[117].IN1
i_fifodata[118] => ch_i_fifodata[118].IN1
i_fifodata[119] => ch_i_fifodata[119].IN1
i_fifodata[120] => ch_i_fifodata[120].IN1
i_fifodata[121] => ch_i_fifodata[121].IN1
i_fifodata[122] => ch_i_fifodata[122].IN1
i_fifodata[123] => ch_i_fifodata[123].IN1
i_fifodata[124] => ch_i_fifodata[124].IN1
i_fifodata[125] => ch_i_fifodata[125].IN1
i_fifodata[126] => ch_i_fifodata[126].IN1
i_fifodata[127] => ch_i_fifodata[127].IN1
i_fifodata[128] => ch_i_fifodata[128].IN1
i_fifodata[129] => ch_i_fifodata[129].IN1
i_fifodata[130] => ch_i_fifodata[130].IN1
i_fifodata[131] => ch_i_fifodata[131].IN1
i_fifodata[132] => ch_i_fifodata[132].IN1
i_fifodata[133] => ch_i_fifodata[133].IN1
i_fifodata[134] => ch_i_fifodata[134].IN1
i_fifodata[135] => ch_i_fifodata[135].IN1
i_fifodata[136] => ch_i_fifodata[136].IN1
i_fifodata[137] => ch_i_fifodata[137].IN1
i_fifodata[138] => ch_i_fifodata[138].IN1
i_fifodata[139] => ch_i_fifodata[139].IN1
i_fifodata[140] => ch_i_fifodata[140].IN1
i_fifodata[141] => ch_i_fifodata[141].IN1
i_fifodata[142] => ch_i_fifodata[142].IN1
i_fifodata[143] => ch_i_fifodata[143].IN1
i_fifodata[144] => ch_i_fifodata[144].IN1
i_fifodata[145] => ch_i_fifodata[145].IN1
i_fifodata[146] => ch_i_fifodata[146].IN1
i_fifodata[147] => ch_i_fifodata[147].IN1
i_fifodata[148] => ch_i_fifodata[148].IN1
i_fifodata[149] => ch_i_fifodata[149].IN1
i_fifodata[150] => ch_i_fifodata[150].IN1
i_fifodata[151] => ch_i_fifodata[151].IN1
i_fifodata[152] => ch_i_fifodata[152].IN1
i_fifodata[153] => ch_i_fifodata[153].IN1
i_fifodata[154] => ch_i_fifodata[154].IN1
i_fifodata[155] => ch_i_fifodata[155].IN1
i_fifodata[156] => ch_i_fifodata[156].IN1
i_fifodata[157] => ch_i_fifodata[157].IN1
i_fifodata[158] => ch_i_fifodata[158].IN1
i_fifodata[159] => ch_i_fifodata[159].IN1
i_fifodata[160] => ch_i_fifodata[160].IN1
i_fifodata[161] => ch_i_fifodata[161].IN1
i_fifodata[162] => ch_i_fifodata[162].IN1
i_fifodata[163] => ch_i_fifodata[163].IN1
i_fifodata[164] => ch_i_fifodata[164].IN1
i_fifodata[165] => ch_i_fifodata[165].IN1
i_fifodata[166] => ch_i_fifodata[166].IN1
i_fifodata[167] => ch_i_fifodata[167].IN1
i_fifodata[168] => ch_i_fifodata[168].IN1
i_fifodata[169] => ch_i_fifodata[169].IN1
i_fifodata[170] => ch_i_fifodata[170].IN1
i_fifodata[171] => ch_i_fifodata[171].IN1
i_fifodata[172] => ch_i_fifodata[172].IN1
i_fifodata[173] => ch_i_fifodata[173].IN1
i_fifodata[174] => ch_i_fifodata[174].IN1
i_fifodata[175] => ch_i_fifodata[175].IN1
i_fifodata[176] => ch_i_fifodata[176].IN1
i_fifodata[177] => ch_i_fifodata[177].IN1
i_fifodata[178] => ch_i_fifodata[178].IN1
i_fifodata[179] => ch_i_fifodata[179].IN1
i_fifodata[180] => ch_i_fifodata[180].IN1
i_fifodata[181] => ch_i_fifodata[181].IN1
i_fifodata[182] => ch_i_fifodata[182].IN1
i_fifodata[183] => ch_i_fifodata[183].IN1
i_fifodata[184] => ch_i_fifodata[184].IN1
i_fifodata[185] => ch_i_fifodata[185].IN1
i_fifodata[186] => ch_i_fifodata[186].IN1
i_fifodata[187] => ch_i_fifodata[187].IN1
i_fifodata[188] => ch_i_fifodata[188].IN1
i_fifodata[189] => ch_i_fifodata[189].IN1
i_fifodata[190] => ch_i_fifodata[190].IN1
i_fifodata[191] => ch_i_fifodata[191].IN1
i_fifodata[192] => ch_i_fifodata[192].IN1
i_fifodata[193] => ch_i_fifodata[193].IN1
i_fifodata[194] => ch_i_fifodata[194].IN1
i_fifodata[195] => ch_i_fifodata[195].IN1
i_fifodata[196] => ch_i_fifodata[196].IN1
i_fifodata[197] => ch_i_fifodata[197].IN1
i_fifodata[198] => ch_i_fifodata[198].IN1
i_fifodata[199] => ch_i_fifodata[199].IN1
i_fifodata[200] => ch_i_fifodata[200].IN1
i_fifodata[201] => ch_i_fifodata[201].IN1
i_fifodata[202] => ch_i_fifodata[202].IN1
i_fifodata[203] => ch_i_fifodata[203].IN1
i_fifodata[204] => ch_i_fifodata[204].IN1
i_fifodata[205] => ch_i_fifodata[205].IN1
i_fifodata[206] => ch_i_fifodata[206].IN1
i_fifodata[207] => ch_i_fifodata[207].IN1
i_fifodata[208] => ch_i_fifodata[208].IN1
i_fifodata[209] => ch_i_fifodata[209].IN1
i_fifodata[210] => ch_i_fifodata[210].IN1
i_fifodata[211] => ch_i_fifodata[211].IN1
i_fifodata[212] => ch_i_fifodata[212].IN1
i_fifodata[213] => ch_i_fifodata[213].IN1
i_fifodata[214] => ch_i_fifodata[214].IN1
i_fifodata[215] => ch_i_fifodata[215].IN1
i_fifodata[216] => ch_i_fifodata[216].IN1
i_fifodata[217] => ch_i_fifodata[217].IN1
i_fifodata[218] => ch_i_fifodata[218].IN1
i_fifodata[219] => ch_i_fifodata[219].IN1
i_fifodata[220] => ch_i_fifodata[220].IN1
i_fifodata[221] => ch_i_fifodata[221].IN1
i_fifodata[222] => ch_i_fifodata[222].IN1
i_fifodata[223] => ch_i_fifodata[223].IN1
i_fifodata[224] => ch_i_fifodata[224].IN1
i_fifodata[225] => ch_i_fifodata[225].IN1
i_fifodata[226] => ch_i_fifodata[226].IN1
i_fifodata[227] => ch_i_fifodata[227].IN1
i_fifodata[228] => ch_i_fifodata[228].IN1
i_fifodata[229] => ch_i_fifodata[229].IN1
i_fifodata[230] => ch_i_fifodata[230].IN1
i_fifodata[231] => ch_i_fifodata[231].IN1
i_fifodata[232] => ch_i_fifodata[232].IN1
i_fifodata[233] => ch_i_fifodata[233].IN1
i_fifodata[234] => ch_i_fifodata[234].IN1
i_fifodata[235] => ch_i_fifodata[235].IN1
i_fifodata[236] => ch_i_fifodata[236].IN1
i_fifodata[237] => ch_i_fifodata[237].IN1
i_fifodata[238] => ch_i_fifodata[238].IN1
i_fifodata[239] => ch_i_fifodata[239].IN1
i_fifodata[240] => ch_i_fifodata[240].IN1
i_fifodata[241] => ch_i_fifodata[241].IN1
i_fifodata[242] => ch_i_fifodata[242].IN1
i_fifodata[243] => ch_i_fifodata[243].IN1
i_fifodata[244] => ch_i_fifodata[244].IN1
i_fifodata[245] => ch_i_fifodata[245].IN1
i_fifodata[246] => ch_i_fifodata[246].IN1
i_fifodata[247] => ch_i_fifodata[247].IN1
i_fifodata[248] => ch_i_fifodata[248].IN1
i_fifodata[249] => ch_i_fifodata[249].IN1
i_fifodata[250] => ch_i_fifodata[250].IN1
i_fifodata[251] => ch_i_fifodata[251].IN1
i_fifodata[252] => ch_i_fifodata[252].IN1
i_fifodata[253] => ch_i_fifodata[253].IN1
i_fifodata[254] => ch_i_fifodata[254].IN1
i_fifodata[255] => ch_i_fifodata[255].IN1
i_fifostartofpacket => ch_i_fifostartofpacket.IN1
i_fifoendofpacket => ch_i_fifoendofpacket.IN1
i_fifoempty[0] => ch_i_fifoempty[0].IN1
ecc_err_status[0] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
ecc_err_status[1] <= hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst.ecc_err_status
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst
clock => clock.IN2
resetn => resetn.IN1
i_valid => up_stall.IN0
i_valid => down_valid.IN1
i_valid => down_datavalid.IN0
i_valid => o_fifostall.IN0
i_predicate => down_valid.IN0
i_predicate => o_fifostall.IN1
i_predicate => up_stall.IN1
i_predicate => down_datavalid.IN1
o_stall <= up_stall.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_valid
i_stall => i_stall.IN1
o_datavalid <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[0] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[1] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[2] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[3] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[4] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[5] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[6] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[7] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[8] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[9] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[10] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[11] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[12] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[13] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[14] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[15] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[16] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[17] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[18] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[19] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[20] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[21] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[22] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[23] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[24] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[25] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[26] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[27] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[28] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[29] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[30] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[31] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[32] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[33] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[34] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[35] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[36] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[37] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[38] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[39] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[40] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[41] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[42] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[43] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[44] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[45] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[46] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[47] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[48] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[49] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[50] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[51] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[52] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[53] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[54] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[55] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[56] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[57] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[58] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[59] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[60] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[61] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[62] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[63] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[64] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[65] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[66] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[67] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[68] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[69] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[70] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[71] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[72] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[73] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[74] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[75] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[76] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[77] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[78] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[79] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[80] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[81] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[82] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[83] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[84] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[85] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[86] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[87] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[88] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[89] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[90] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[91] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[92] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[93] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[94] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[95] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[96] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[97] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[98] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[99] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[100] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[101] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[102] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[103] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[104] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[105] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[106] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[107] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[108] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[109] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[110] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[111] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[112] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[113] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[114] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[115] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[116] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[117] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[118] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[119] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[120] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[121] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[122] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[123] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[124] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[125] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[126] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[127] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[128] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[129] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[130] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[131] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[132] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[133] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[134] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[135] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[136] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[137] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[138] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[139] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[140] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[141] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[142] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[143] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[144] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[145] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[146] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[147] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[148] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[149] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[150] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[151] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[152] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[153] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[154] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[155] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[156] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[157] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[158] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[159] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[160] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[161] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[162] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[163] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[164] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[165] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[166] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[167] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[168] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[169] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[170] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[171] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[172] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[173] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[174] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[175] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[176] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[177] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[178] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[179] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[180] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[181] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[182] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[183] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[184] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[185] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[186] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[187] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[188] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[189] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[190] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[191] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[192] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[193] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[194] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[195] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[196] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[197] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[198] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[199] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[200] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[201] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[202] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[203] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[204] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[205] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[206] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[207] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[208] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[209] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[210] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[211] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[212] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[213] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[214] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[215] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[216] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[217] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[218] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[219] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[220] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[221] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[222] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[223] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[224] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[225] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[226] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[227] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[228] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[229] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[230] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[231] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[232] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[233] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[234] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[235] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[236] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[237] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[238] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[239] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[240] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[241] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[242] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[243] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[244] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[245] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[246] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[247] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[248] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[249] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[250] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[251] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[252] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[253] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[254] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[255] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[256] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
o_data[257] <= acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg.o_data
i_fifovalid => down_valid.IN1
i_fifovalid => down_datavalid.IN1
i_fifovalid => up_stall.IN1
o_fifostall <= o_fifostall.DB_MAX_OUTPUT_PORT_TYPE
i_fifodata[0] => down_data[0].IN1
i_fifodata[1] => down_data[1].IN1
i_fifodata[2] => down_data[2].IN1
i_fifodata[3] => down_data[3].IN1
i_fifodata[4] => down_data[4].IN1
i_fifodata[5] => down_data[5].IN1
i_fifodata[6] => down_data[6].IN1
i_fifodata[7] => down_data[7].IN1
i_fifodata[8] => down_data[8].IN1
i_fifodata[9] => down_data[9].IN1
i_fifodata[10] => down_data[10].IN1
i_fifodata[11] => down_data[11].IN1
i_fifodata[12] => down_data[12].IN1
i_fifodata[13] => down_data[13].IN1
i_fifodata[14] => down_data[14].IN1
i_fifodata[15] => down_data[15].IN1
i_fifodata[16] => down_data[16].IN1
i_fifodata[17] => down_data[17].IN1
i_fifodata[18] => down_data[18].IN1
i_fifodata[19] => down_data[19].IN1
i_fifodata[20] => down_data[20].IN1
i_fifodata[21] => down_data[21].IN1
i_fifodata[22] => down_data[22].IN1
i_fifodata[23] => down_data[23].IN1
i_fifodata[24] => down_data[24].IN1
i_fifodata[25] => down_data[25].IN1
i_fifodata[26] => down_data[26].IN1
i_fifodata[27] => down_data[27].IN1
i_fifodata[28] => down_data[28].IN1
i_fifodata[29] => down_data[29].IN1
i_fifodata[30] => down_data[30].IN1
i_fifodata[31] => down_data[31].IN1
i_fifodata[32] => down_data[32].IN1
i_fifodata[33] => down_data[33].IN1
i_fifodata[34] => down_data[34].IN1
i_fifodata[35] => down_data[35].IN1
i_fifodata[36] => down_data[36].IN1
i_fifodata[37] => down_data[37].IN1
i_fifodata[38] => down_data[38].IN1
i_fifodata[39] => down_data[39].IN1
i_fifodata[40] => down_data[40].IN1
i_fifodata[41] => down_data[41].IN1
i_fifodata[42] => down_data[42].IN1
i_fifodata[43] => down_data[43].IN1
i_fifodata[44] => down_data[44].IN1
i_fifodata[45] => down_data[45].IN1
i_fifodata[46] => down_data[46].IN1
i_fifodata[47] => down_data[47].IN1
i_fifodata[48] => down_data[48].IN1
i_fifodata[49] => down_data[49].IN1
i_fifodata[50] => down_data[50].IN1
i_fifodata[51] => down_data[51].IN1
i_fifodata[52] => down_data[52].IN1
i_fifodata[53] => down_data[53].IN1
i_fifodata[54] => down_data[54].IN1
i_fifodata[55] => down_data[55].IN1
i_fifodata[56] => down_data[56].IN1
i_fifodata[57] => down_data[57].IN1
i_fifodata[58] => down_data[58].IN1
i_fifodata[59] => down_data[59].IN1
i_fifodata[60] => down_data[60].IN1
i_fifodata[61] => down_data[61].IN1
i_fifodata[62] => down_data[62].IN1
i_fifodata[63] => down_data[63].IN1
i_fifodata[64] => down_data[64].IN1
i_fifodata[65] => down_data[65].IN1
i_fifodata[66] => down_data[66].IN1
i_fifodata[67] => down_data[67].IN1
i_fifodata[68] => down_data[68].IN1
i_fifodata[69] => down_data[69].IN1
i_fifodata[70] => down_data[70].IN1
i_fifodata[71] => down_data[71].IN1
i_fifodata[72] => down_data[72].IN1
i_fifodata[73] => down_data[73].IN1
i_fifodata[74] => down_data[74].IN1
i_fifodata[75] => down_data[75].IN1
i_fifodata[76] => down_data[76].IN1
i_fifodata[77] => down_data[77].IN1
i_fifodata[78] => down_data[78].IN1
i_fifodata[79] => down_data[79].IN1
i_fifodata[80] => down_data[80].IN1
i_fifodata[81] => down_data[81].IN1
i_fifodata[82] => down_data[82].IN1
i_fifodata[83] => down_data[83].IN1
i_fifodata[84] => down_data[84].IN1
i_fifodata[85] => down_data[85].IN1
i_fifodata[86] => down_data[86].IN1
i_fifodata[87] => down_data[87].IN1
i_fifodata[88] => down_data[88].IN1
i_fifodata[89] => down_data[89].IN1
i_fifodata[90] => down_data[90].IN1
i_fifodata[91] => down_data[91].IN1
i_fifodata[92] => down_data[92].IN1
i_fifodata[93] => down_data[93].IN1
i_fifodata[94] => down_data[94].IN1
i_fifodata[95] => down_data[95].IN1
i_fifodata[96] => down_data[96].IN1
i_fifodata[97] => down_data[97].IN1
i_fifodata[98] => down_data[98].IN1
i_fifodata[99] => down_data[99].IN1
i_fifodata[100] => down_data[100].IN1
i_fifodata[101] => down_data[101].IN1
i_fifodata[102] => down_data[102].IN1
i_fifodata[103] => down_data[103].IN1
i_fifodata[104] => down_data[104].IN1
i_fifodata[105] => down_data[105].IN1
i_fifodata[106] => down_data[106].IN1
i_fifodata[107] => down_data[107].IN1
i_fifodata[108] => down_data[108].IN1
i_fifodata[109] => down_data[109].IN1
i_fifodata[110] => down_data[110].IN1
i_fifodata[111] => down_data[111].IN1
i_fifodata[112] => down_data[112].IN1
i_fifodata[113] => down_data[113].IN1
i_fifodata[114] => down_data[114].IN1
i_fifodata[115] => down_data[115].IN1
i_fifodata[116] => down_data[116].IN1
i_fifodata[117] => down_data[117].IN1
i_fifodata[118] => down_data[118].IN1
i_fifodata[119] => down_data[119].IN1
i_fifodata[120] => down_data[120].IN1
i_fifodata[121] => down_data[121].IN1
i_fifodata[122] => down_data[122].IN1
i_fifodata[123] => down_data[123].IN1
i_fifodata[124] => down_data[124].IN1
i_fifodata[125] => down_data[125].IN1
i_fifodata[126] => down_data[126].IN1
i_fifodata[127] => down_data[127].IN1
i_fifodata[128] => down_data[128].IN1
i_fifodata[129] => down_data[129].IN1
i_fifodata[130] => down_data[130].IN1
i_fifodata[131] => down_data[131].IN1
i_fifodata[132] => down_data[132].IN1
i_fifodata[133] => down_data[133].IN1
i_fifodata[134] => down_data[134].IN1
i_fifodata[135] => down_data[135].IN1
i_fifodata[136] => down_data[136].IN1
i_fifodata[137] => down_data[137].IN1
i_fifodata[138] => down_data[138].IN1
i_fifodata[139] => down_data[139].IN1
i_fifodata[140] => down_data[140].IN1
i_fifodata[141] => down_data[141].IN1
i_fifodata[142] => down_data[142].IN1
i_fifodata[143] => down_data[143].IN1
i_fifodata[144] => down_data[144].IN1
i_fifodata[145] => down_data[145].IN1
i_fifodata[146] => down_data[146].IN1
i_fifodata[147] => down_data[147].IN1
i_fifodata[148] => down_data[148].IN1
i_fifodata[149] => down_data[149].IN1
i_fifodata[150] => down_data[150].IN1
i_fifodata[151] => down_data[151].IN1
i_fifodata[152] => down_data[152].IN1
i_fifodata[153] => down_data[153].IN1
i_fifodata[154] => down_data[154].IN1
i_fifodata[155] => down_data[155].IN1
i_fifodata[156] => down_data[156].IN1
i_fifodata[157] => down_data[157].IN1
i_fifodata[158] => down_data[158].IN1
i_fifodata[159] => down_data[159].IN1
i_fifodata[160] => down_data[160].IN1
i_fifodata[161] => down_data[161].IN1
i_fifodata[162] => down_data[162].IN1
i_fifodata[163] => down_data[163].IN1
i_fifodata[164] => down_data[164].IN1
i_fifodata[165] => down_data[165].IN1
i_fifodata[166] => down_data[166].IN1
i_fifodata[167] => down_data[167].IN1
i_fifodata[168] => down_data[168].IN1
i_fifodata[169] => down_data[169].IN1
i_fifodata[170] => down_data[170].IN1
i_fifodata[171] => down_data[171].IN1
i_fifodata[172] => down_data[172].IN1
i_fifodata[173] => down_data[173].IN1
i_fifodata[174] => down_data[174].IN1
i_fifodata[175] => down_data[175].IN1
i_fifodata[176] => down_data[176].IN1
i_fifodata[177] => down_data[177].IN1
i_fifodata[178] => down_data[178].IN1
i_fifodata[179] => down_data[179].IN1
i_fifodata[180] => down_data[180].IN1
i_fifodata[181] => down_data[181].IN1
i_fifodata[182] => down_data[182].IN1
i_fifodata[183] => down_data[183].IN1
i_fifodata[184] => down_data[184].IN1
i_fifodata[185] => down_data[185].IN1
i_fifodata[186] => down_data[186].IN1
i_fifodata[187] => down_data[187].IN1
i_fifodata[188] => down_data[188].IN1
i_fifodata[189] => down_data[189].IN1
i_fifodata[190] => down_data[190].IN1
i_fifodata[191] => down_data[191].IN1
i_fifodata[192] => down_data[192].IN1
i_fifodata[193] => down_data[193].IN1
i_fifodata[194] => down_data[194].IN1
i_fifodata[195] => down_data[195].IN1
i_fifodata[196] => down_data[196].IN1
i_fifodata[197] => down_data[197].IN1
i_fifodata[198] => down_data[198].IN1
i_fifodata[199] => down_data[199].IN1
i_fifodata[200] => down_data[200].IN1
i_fifodata[201] => down_data[201].IN1
i_fifodata[202] => down_data[202].IN1
i_fifodata[203] => down_data[203].IN1
i_fifodata[204] => down_data[204].IN1
i_fifodata[205] => down_data[205].IN1
i_fifodata[206] => down_data[206].IN1
i_fifodata[207] => down_data[207].IN1
i_fifodata[208] => down_data[208].IN1
i_fifodata[209] => down_data[209].IN1
i_fifodata[210] => down_data[210].IN1
i_fifodata[211] => down_data[211].IN1
i_fifodata[212] => down_data[212].IN1
i_fifodata[213] => down_data[213].IN1
i_fifodata[214] => down_data[214].IN1
i_fifodata[215] => down_data[215].IN1
i_fifodata[216] => down_data[216].IN1
i_fifodata[217] => down_data[217].IN1
i_fifodata[218] => down_data[218].IN1
i_fifodata[219] => down_data[219].IN1
i_fifodata[220] => down_data[220].IN1
i_fifodata[221] => down_data[221].IN1
i_fifodata[222] => down_data[222].IN1
i_fifodata[223] => down_data[223].IN1
i_fifodata[224] => down_data[224].IN1
i_fifodata[225] => down_data[225].IN1
i_fifodata[226] => down_data[226].IN1
i_fifodata[227] => down_data[227].IN1
i_fifodata[228] => down_data[228].IN1
i_fifodata[229] => down_data[229].IN1
i_fifodata[230] => down_data[230].IN1
i_fifodata[231] => down_data[231].IN1
i_fifodata[232] => down_data[232].IN1
i_fifodata[233] => down_data[233].IN1
i_fifodata[234] => down_data[234].IN1
i_fifodata[235] => down_data[235].IN1
i_fifodata[236] => down_data[236].IN1
i_fifodata[237] => down_data[237].IN1
i_fifodata[238] => down_data[238].IN1
i_fifodata[239] => down_data[239].IN1
i_fifodata[240] => down_data[240].IN1
i_fifodata[241] => down_data[241].IN1
i_fifodata[242] => down_data[242].IN1
i_fifodata[243] => down_data[243].IN1
i_fifodata[244] => down_data[244].IN1
i_fifodata[245] => down_data[245].IN1
i_fifodata[246] => down_data[246].IN1
i_fifodata[247] => down_data[247].IN1
i_fifodata[248] => down_data[248].IN1
i_fifodata[249] => down_data[249].IN1
i_fifodata[250] => down_data[250].IN1
i_fifodata[251] => down_data[251].IN1
i_fifodata[252] => down_data[252].IN1
i_fifodata[253] => down_data[253].IN1
i_fifodata[254] => down_data[254].IN1
i_fifodata[255] => down_data[255].IN1
i_fifodata[256] => down_data[256].IN1
i_fifodata[257] => down_data[257].IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg
clk => clk.IN1
reset => _.IN1
i_data[0] => o_data.DATAA
i_data[0] => r_data[0].DATAIN
i_data[1] => o_data.DATAA
i_data[1] => r_data[1].DATAIN
i_data[2] => o_data.DATAA
i_data[2] => r_data[2].DATAIN
i_data[3] => o_data.DATAA
i_data[3] => r_data[3].DATAIN
i_data[4] => o_data.DATAA
i_data[4] => r_data[4].DATAIN
i_data[5] => o_data.DATAA
i_data[5] => r_data[5].DATAIN
i_data[6] => o_data.DATAA
i_data[6] => r_data[6].DATAIN
i_data[7] => o_data.DATAA
i_data[7] => r_data[7].DATAIN
i_data[8] => o_data.DATAA
i_data[8] => r_data[8].DATAIN
i_data[9] => o_data.DATAA
i_data[9] => r_data[9].DATAIN
i_data[10] => o_data.DATAA
i_data[10] => r_data[10].DATAIN
i_data[11] => o_data.DATAA
i_data[11] => r_data[11].DATAIN
i_data[12] => o_data.DATAA
i_data[12] => r_data[12].DATAIN
i_data[13] => o_data.DATAA
i_data[13] => r_data[13].DATAIN
i_data[14] => o_data.DATAA
i_data[14] => r_data[14].DATAIN
i_data[15] => o_data.DATAA
i_data[15] => r_data[15].DATAIN
i_data[16] => o_data.DATAA
i_data[16] => r_data[16].DATAIN
i_data[17] => o_data.DATAA
i_data[17] => r_data[17].DATAIN
i_data[18] => o_data.DATAA
i_data[18] => r_data[18].DATAIN
i_data[19] => o_data.DATAA
i_data[19] => r_data[19].DATAIN
i_data[20] => o_data.DATAA
i_data[20] => r_data[20].DATAIN
i_data[21] => o_data.DATAA
i_data[21] => r_data[21].DATAIN
i_data[22] => o_data.DATAA
i_data[22] => r_data[22].DATAIN
i_data[23] => o_data.DATAA
i_data[23] => r_data[23].DATAIN
i_data[24] => o_data.DATAA
i_data[24] => r_data[24].DATAIN
i_data[25] => o_data.DATAA
i_data[25] => r_data[25].DATAIN
i_data[26] => o_data.DATAA
i_data[26] => r_data[26].DATAIN
i_data[27] => o_data.DATAA
i_data[27] => r_data[27].DATAIN
i_data[28] => o_data.DATAA
i_data[28] => r_data[28].DATAIN
i_data[29] => o_data.DATAA
i_data[29] => r_data[29].DATAIN
i_data[30] => o_data.DATAA
i_data[30] => r_data[30].DATAIN
i_data[31] => o_data.DATAA
i_data[31] => r_data[31].DATAIN
i_data[32] => o_data.DATAA
i_data[32] => r_data[32].DATAIN
i_data[33] => o_data.DATAA
i_data[33] => r_data[33].DATAIN
i_data[34] => o_data.DATAA
i_data[34] => r_data[34].DATAIN
i_data[35] => o_data.DATAA
i_data[35] => r_data[35].DATAIN
i_data[36] => o_data.DATAA
i_data[36] => r_data[36].DATAIN
i_data[37] => o_data.DATAA
i_data[37] => r_data[37].DATAIN
i_data[38] => o_data.DATAA
i_data[38] => r_data[38].DATAIN
i_data[39] => o_data.DATAA
i_data[39] => r_data[39].DATAIN
i_data[40] => o_data.DATAA
i_data[40] => r_data[40].DATAIN
i_data[41] => o_data.DATAA
i_data[41] => r_data[41].DATAIN
i_data[42] => o_data.DATAA
i_data[42] => r_data[42].DATAIN
i_data[43] => o_data.DATAA
i_data[43] => r_data[43].DATAIN
i_data[44] => o_data.DATAA
i_data[44] => r_data[44].DATAIN
i_data[45] => o_data.DATAA
i_data[45] => r_data[45].DATAIN
i_data[46] => o_data.DATAA
i_data[46] => r_data[46].DATAIN
i_data[47] => o_data.DATAA
i_data[47] => r_data[47].DATAIN
i_data[48] => o_data.DATAA
i_data[48] => r_data[48].DATAIN
i_data[49] => o_data.DATAA
i_data[49] => r_data[49].DATAIN
i_data[50] => o_data.DATAA
i_data[50] => r_data[50].DATAIN
i_data[51] => o_data.DATAA
i_data[51] => r_data[51].DATAIN
i_data[52] => o_data.DATAA
i_data[52] => r_data[52].DATAIN
i_data[53] => o_data.DATAA
i_data[53] => r_data[53].DATAIN
i_data[54] => o_data.DATAA
i_data[54] => r_data[54].DATAIN
i_data[55] => o_data.DATAA
i_data[55] => r_data[55].DATAIN
i_data[56] => o_data.DATAA
i_data[56] => r_data[56].DATAIN
i_data[57] => o_data.DATAA
i_data[57] => r_data[57].DATAIN
i_data[58] => o_data.DATAA
i_data[58] => r_data[58].DATAIN
i_data[59] => o_data.DATAA
i_data[59] => r_data[59].DATAIN
i_data[60] => o_data.DATAA
i_data[60] => r_data[60].DATAIN
i_data[61] => o_data.DATAA
i_data[61] => r_data[61].DATAIN
i_data[62] => o_data.DATAA
i_data[62] => r_data[62].DATAIN
i_data[63] => o_data.DATAA
i_data[63] => r_data[63].DATAIN
i_data[64] => o_data.DATAA
i_data[64] => r_data[64].DATAIN
i_data[65] => o_data.DATAA
i_data[65] => r_data[65].DATAIN
i_data[66] => o_data.DATAA
i_data[66] => r_data[66].DATAIN
i_data[67] => o_data.DATAA
i_data[67] => r_data[67].DATAIN
i_data[68] => o_data.DATAA
i_data[68] => r_data[68].DATAIN
i_data[69] => o_data.DATAA
i_data[69] => r_data[69].DATAIN
i_data[70] => o_data.DATAA
i_data[70] => r_data[70].DATAIN
i_data[71] => o_data.DATAA
i_data[71] => r_data[71].DATAIN
i_data[72] => o_data.DATAA
i_data[72] => r_data[72].DATAIN
i_data[73] => o_data.DATAA
i_data[73] => r_data[73].DATAIN
i_data[74] => o_data.DATAA
i_data[74] => r_data[74].DATAIN
i_data[75] => o_data.DATAA
i_data[75] => r_data[75].DATAIN
i_data[76] => o_data.DATAA
i_data[76] => r_data[76].DATAIN
i_data[77] => o_data.DATAA
i_data[77] => r_data[77].DATAIN
i_data[78] => o_data.DATAA
i_data[78] => r_data[78].DATAIN
i_data[79] => o_data.DATAA
i_data[79] => r_data[79].DATAIN
i_data[80] => o_data.DATAA
i_data[80] => r_data[80].DATAIN
i_data[81] => o_data.DATAA
i_data[81] => r_data[81].DATAIN
i_data[82] => o_data.DATAA
i_data[82] => r_data[82].DATAIN
i_data[83] => o_data.DATAA
i_data[83] => r_data[83].DATAIN
i_data[84] => o_data.DATAA
i_data[84] => r_data[84].DATAIN
i_data[85] => o_data.DATAA
i_data[85] => r_data[85].DATAIN
i_data[86] => o_data.DATAA
i_data[86] => r_data[86].DATAIN
i_data[87] => o_data.DATAA
i_data[87] => r_data[87].DATAIN
i_data[88] => o_data.DATAA
i_data[88] => r_data[88].DATAIN
i_data[89] => o_data.DATAA
i_data[89] => r_data[89].DATAIN
i_data[90] => o_data.DATAA
i_data[90] => r_data[90].DATAIN
i_data[91] => o_data.DATAA
i_data[91] => r_data[91].DATAIN
i_data[92] => o_data.DATAA
i_data[92] => r_data[92].DATAIN
i_data[93] => o_data.DATAA
i_data[93] => r_data[93].DATAIN
i_data[94] => o_data.DATAA
i_data[94] => r_data[94].DATAIN
i_data[95] => o_data.DATAA
i_data[95] => r_data[95].DATAIN
i_data[96] => o_data.DATAA
i_data[96] => r_data[96].DATAIN
i_data[97] => o_data.DATAA
i_data[97] => r_data[97].DATAIN
i_data[98] => o_data.DATAA
i_data[98] => r_data[98].DATAIN
i_data[99] => o_data.DATAA
i_data[99] => r_data[99].DATAIN
i_data[100] => o_data.DATAA
i_data[100] => r_data[100].DATAIN
i_data[101] => o_data.DATAA
i_data[101] => r_data[101].DATAIN
i_data[102] => o_data.DATAA
i_data[102] => r_data[102].DATAIN
i_data[103] => o_data.DATAA
i_data[103] => r_data[103].DATAIN
i_data[104] => o_data.DATAA
i_data[104] => r_data[104].DATAIN
i_data[105] => o_data.DATAA
i_data[105] => r_data[105].DATAIN
i_data[106] => o_data.DATAA
i_data[106] => r_data[106].DATAIN
i_data[107] => o_data.DATAA
i_data[107] => r_data[107].DATAIN
i_data[108] => o_data.DATAA
i_data[108] => r_data[108].DATAIN
i_data[109] => o_data.DATAA
i_data[109] => r_data[109].DATAIN
i_data[110] => o_data.DATAA
i_data[110] => r_data[110].DATAIN
i_data[111] => o_data.DATAA
i_data[111] => r_data[111].DATAIN
i_data[112] => o_data.DATAA
i_data[112] => r_data[112].DATAIN
i_data[113] => o_data.DATAA
i_data[113] => r_data[113].DATAIN
i_data[114] => o_data.DATAA
i_data[114] => r_data[114].DATAIN
i_data[115] => o_data.DATAA
i_data[115] => r_data[115].DATAIN
i_data[116] => o_data.DATAA
i_data[116] => r_data[116].DATAIN
i_data[117] => o_data.DATAA
i_data[117] => r_data[117].DATAIN
i_data[118] => o_data.DATAA
i_data[118] => r_data[118].DATAIN
i_data[119] => o_data.DATAA
i_data[119] => r_data[119].DATAIN
i_data[120] => o_data.DATAA
i_data[120] => r_data[120].DATAIN
i_data[121] => o_data.DATAA
i_data[121] => r_data[121].DATAIN
i_data[122] => o_data.DATAA
i_data[122] => r_data[122].DATAIN
i_data[123] => o_data.DATAA
i_data[123] => r_data[123].DATAIN
i_data[124] => o_data.DATAA
i_data[124] => r_data[124].DATAIN
i_data[125] => o_data.DATAA
i_data[125] => r_data[125].DATAIN
i_data[126] => o_data.DATAA
i_data[126] => r_data[126].DATAIN
i_data[127] => o_data.DATAA
i_data[127] => r_data[127].DATAIN
i_data[128] => o_data.DATAA
i_data[128] => r_data[128].DATAIN
i_data[129] => o_data.DATAA
i_data[129] => r_data[129].DATAIN
i_data[130] => o_data.DATAA
i_data[130] => r_data[130].DATAIN
i_data[131] => o_data.DATAA
i_data[131] => r_data[131].DATAIN
i_data[132] => o_data.DATAA
i_data[132] => r_data[132].DATAIN
i_data[133] => o_data.DATAA
i_data[133] => r_data[133].DATAIN
i_data[134] => o_data.DATAA
i_data[134] => r_data[134].DATAIN
i_data[135] => o_data.DATAA
i_data[135] => r_data[135].DATAIN
i_data[136] => o_data.DATAA
i_data[136] => r_data[136].DATAIN
i_data[137] => o_data.DATAA
i_data[137] => r_data[137].DATAIN
i_data[138] => o_data.DATAA
i_data[138] => r_data[138].DATAIN
i_data[139] => o_data.DATAA
i_data[139] => r_data[139].DATAIN
i_data[140] => o_data.DATAA
i_data[140] => r_data[140].DATAIN
i_data[141] => o_data.DATAA
i_data[141] => r_data[141].DATAIN
i_data[142] => o_data.DATAA
i_data[142] => r_data[142].DATAIN
i_data[143] => o_data.DATAA
i_data[143] => r_data[143].DATAIN
i_data[144] => o_data.DATAA
i_data[144] => r_data[144].DATAIN
i_data[145] => o_data.DATAA
i_data[145] => r_data[145].DATAIN
i_data[146] => o_data.DATAA
i_data[146] => r_data[146].DATAIN
i_data[147] => o_data.DATAA
i_data[147] => r_data[147].DATAIN
i_data[148] => o_data.DATAA
i_data[148] => r_data[148].DATAIN
i_data[149] => o_data.DATAA
i_data[149] => r_data[149].DATAIN
i_data[150] => o_data.DATAA
i_data[150] => r_data[150].DATAIN
i_data[151] => o_data.DATAA
i_data[151] => r_data[151].DATAIN
i_data[152] => o_data.DATAA
i_data[152] => r_data[152].DATAIN
i_data[153] => o_data.DATAA
i_data[153] => r_data[153].DATAIN
i_data[154] => o_data.DATAA
i_data[154] => r_data[154].DATAIN
i_data[155] => o_data.DATAA
i_data[155] => r_data[155].DATAIN
i_data[156] => o_data.DATAA
i_data[156] => r_data[156].DATAIN
i_data[157] => o_data.DATAA
i_data[157] => r_data[157].DATAIN
i_data[158] => o_data.DATAA
i_data[158] => r_data[158].DATAIN
i_data[159] => o_data.DATAA
i_data[159] => r_data[159].DATAIN
i_data[160] => o_data.DATAA
i_data[160] => r_data[160].DATAIN
i_data[161] => o_data.DATAA
i_data[161] => r_data[161].DATAIN
i_data[162] => o_data.DATAA
i_data[162] => r_data[162].DATAIN
i_data[163] => o_data.DATAA
i_data[163] => r_data[163].DATAIN
i_data[164] => o_data.DATAA
i_data[164] => r_data[164].DATAIN
i_data[165] => o_data.DATAA
i_data[165] => r_data[165].DATAIN
i_data[166] => o_data.DATAA
i_data[166] => r_data[166].DATAIN
i_data[167] => o_data.DATAA
i_data[167] => r_data[167].DATAIN
i_data[168] => o_data.DATAA
i_data[168] => r_data[168].DATAIN
i_data[169] => o_data.DATAA
i_data[169] => r_data[169].DATAIN
i_data[170] => o_data.DATAA
i_data[170] => r_data[170].DATAIN
i_data[171] => o_data.DATAA
i_data[171] => r_data[171].DATAIN
i_data[172] => o_data.DATAA
i_data[172] => r_data[172].DATAIN
i_data[173] => o_data.DATAA
i_data[173] => r_data[173].DATAIN
i_data[174] => o_data.DATAA
i_data[174] => r_data[174].DATAIN
i_data[175] => o_data.DATAA
i_data[175] => r_data[175].DATAIN
i_data[176] => o_data.DATAA
i_data[176] => r_data[176].DATAIN
i_data[177] => o_data.DATAA
i_data[177] => r_data[177].DATAIN
i_data[178] => o_data.DATAA
i_data[178] => r_data[178].DATAIN
i_data[179] => o_data.DATAA
i_data[179] => r_data[179].DATAIN
i_data[180] => o_data.DATAA
i_data[180] => r_data[180].DATAIN
i_data[181] => o_data.DATAA
i_data[181] => r_data[181].DATAIN
i_data[182] => o_data.DATAA
i_data[182] => r_data[182].DATAIN
i_data[183] => o_data.DATAA
i_data[183] => r_data[183].DATAIN
i_data[184] => o_data.DATAA
i_data[184] => r_data[184].DATAIN
i_data[185] => o_data.DATAA
i_data[185] => r_data[185].DATAIN
i_data[186] => o_data.DATAA
i_data[186] => r_data[186].DATAIN
i_data[187] => o_data.DATAA
i_data[187] => r_data[187].DATAIN
i_data[188] => o_data.DATAA
i_data[188] => r_data[188].DATAIN
i_data[189] => o_data.DATAA
i_data[189] => r_data[189].DATAIN
i_data[190] => o_data.DATAA
i_data[190] => r_data[190].DATAIN
i_data[191] => o_data.DATAA
i_data[191] => r_data[191].DATAIN
i_data[192] => o_data.DATAA
i_data[192] => r_data[192].DATAIN
i_data[193] => o_data.DATAA
i_data[193] => r_data[193].DATAIN
i_data[194] => o_data.DATAA
i_data[194] => r_data[194].DATAIN
i_data[195] => o_data.DATAA
i_data[195] => r_data[195].DATAIN
i_data[196] => o_data.DATAA
i_data[196] => r_data[196].DATAIN
i_data[197] => o_data.DATAA
i_data[197] => r_data[197].DATAIN
i_data[198] => o_data.DATAA
i_data[198] => r_data[198].DATAIN
i_data[199] => o_data.DATAA
i_data[199] => r_data[199].DATAIN
i_data[200] => o_data.DATAA
i_data[200] => r_data[200].DATAIN
i_data[201] => o_data.DATAA
i_data[201] => r_data[201].DATAIN
i_data[202] => o_data.DATAA
i_data[202] => r_data[202].DATAIN
i_data[203] => o_data.DATAA
i_data[203] => r_data[203].DATAIN
i_data[204] => o_data.DATAA
i_data[204] => r_data[204].DATAIN
i_data[205] => o_data.DATAA
i_data[205] => r_data[205].DATAIN
i_data[206] => o_data.DATAA
i_data[206] => r_data[206].DATAIN
i_data[207] => o_data.DATAA
i_data[207] => r_data[207].DATAIN
i_data[208] => o_data.DATAA
i_data[208] => r_data[208].DATAIN
i_data[209] => o_data.DATAA
i_data[209] => r_data[209].DATAIN
i_data[210] => o_data.DATAA
i_data[210] => r_data[210].DATAIN
i_data[211] => o_data.DATAA
i_data[211] => r_data[211].DATAIN
i_data[212] => o_data.DATAA
i_data[212] => r_data[212].DATAIN
i_data[213] => o_data.DATAA
i_data[213] => r_data[213].DATAIN
i_data[214] => o_data.DATAA
i_data[214] => r_data[214].DATAIN
i_data[215] => o_data.DATAA
i_data[215] => r_data[215].DATAIN
i_data[216] => o_data.DATAA
i_data[216] => r_data[216].DATAIN
i_data[217] => o_data.DATAA
i_data[217] => r_data[217].DATAIN
i_data[218] => o_data.DATAA
i_data[218] => r_data[218].DATAIN
i_data[219] => o_data.DATAA
i_data[219] => r_data[219].DATAIN
i_data[220] => o_data.DATAA
i_data[220] => r_data[220].DATAIN
i_data[221] => o_data.DATAA
i_data[221] => r_data[221].DATAIN
i_data[222] => o_data.DATAA
i_data[222] => r_data[222].DATAIN
i_data[223] => o_data.DATAA
i_data[223] => r_data[223].DATAIN
i_data[224] => o_data.DATAA
i_data[224] => r_data[224].DATAIN
i_data[225] => o_data.DATAA
i_data[225] => r_data[225].DATAIN
i_data[226] => o_data.DATAA
i_data[226] => r_data[226].DATAIN
i_data[227] => o_data.DATAA
i_data[227] => r_data[227].DATAIN
i_data[228] => o_data.DATAA
i_data[228] => r_data[228].DATAIN
i_data[229] => o_data.DATAA
i_data[229] => r_data[229].DATAIN
i_data[230] => o_data.DATAA
i_data[230] => r_data[230].DATAIN
i_data[231] => o_data.DATAA
i_data[231] => r_data[231].DATAIN
i_data[232] => o_data.DATAA
i_data[232] => r_data[232].DATAIN
i_data[233] => o_data.DATAA
i_data[233] => r_data[233].DATAIN
i_data[234] => o_data.DATAA
i_data[234] => r_data[234].DATAIN
i_data[235] => o_data.DATAA
i_data[235] => r_data[235].DATAIN
i_data[236] => o_data.DATAA
i_data[236] => r_data[236].DATAIN
i_data[237] => o_data.DATAA
i_data[237] => r_data[237].DATAIN
i_data[238] => o_data.DATAA
i_data[238] => r_data[238].DATAIN
i_data[239] => o_data.DATAA
i_data[239] => r_data[239].DATAIN
i_data[240] => o_data.DATAA
i_data[240] => r_data[240].DATAIN
i_data[241] => o_data.DATAA
i_data[241] => r_data[241].DATAIN
i_data[242] => o_data.DATAA
i_data[242] => r_data[242].DATAIN
i_data[243] => o_data.DATAA
i_data[243] => r_data[243].DATAIN
i_data[244] => o_data.DATAA
i_data[244] => r_data[244].DATAIN
i_data[245] => o_data.DATAA
i_data[245] => r_data[245].DATAIN
i_data[246] => o_data.DATAA
i_data[246] => r_data[246].DATAIN
i_data[247] => o_data.DATAA
i_data[247] => r_data[247].DATAIN
i_data[248] => o_data.DATAA
i_data[248] => r_data[248].DATAIN
i_data[249] => o_data.DATAA
i_data[249] => r_data[249].DATAIN
i_data[250] => o_data.DATAA
i_data[250] => r_data[250].DATAIN
i_data[251] => o_data.DATAA
i_data[251] => r_data[251].DATAIN
i_data[252] => o_data.DATAA
i_data[252] => r_data[252].DATAIN
i_data[253] => o_data.DATAA
i_data[253] => r_data[253].DATAIN
i_data[254] => o_data.DATAA
i_data[254] => r_data[254].DATAIN
i_data[255] => o_data.DATAA
i_data[255] => r_data[255].DATAIN
i_data[256] => o_data.DATAA
i_data[256] => r_data[256].DATAIN
i_data[257] => o_data.DATAA
i_data[257] => r_data[257].DATAIN
i_data[258] => o_data.DATAA
i_data[258] => r_data[258].DATAIN
i_valid => o_valid.DATAA
i_valid => r_valid.IN1
o_stall <= r_valid.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[35] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[36] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[37] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[38] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[39] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[40] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[41] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[42] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[43] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[44] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[45] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[46] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[47] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[48] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[49] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[50] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[51] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[52] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[53] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[54] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[55] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[56] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[57] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[58] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[59] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[60] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[61] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[62] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[63] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[64] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[65] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[66] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[67] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[68] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[69] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[70] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[71] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[72] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[73] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[74] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[75] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[76] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[77] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[78] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[79] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[80] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[81] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[82] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[83] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[84] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[85] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[86] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[87] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[88] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[89] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[90] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[91] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[92] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[93] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[94] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[95] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[96] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[97] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[98] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[99] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[100] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[101] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[102] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[103] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[104] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[105] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[106] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[107] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[108] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[109] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[110] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[111] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[112] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[113] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[114] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[115] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[116] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[117] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[118] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[119] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[120] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[121] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[122] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[123] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[124] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[125] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[126] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[127] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[128] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[129] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[130] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[131] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[132] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[133] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[134] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[135] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[136] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[137] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[138] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[139] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[140] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[141] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[142] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[143] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[144] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[145] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[146] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[147] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[148] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[149] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[150] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[151] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[152] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[153] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[154] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[155] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[156] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[157] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[158] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[159] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[160] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[161] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[162] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[163] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[164] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[165] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[166] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[167] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[168] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[169] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[170] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[171] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[172] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[173] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[174] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[175] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[176] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[177] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[178] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[179] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[180] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[181] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[182] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[183] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[184] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[185] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[186] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[187] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[188] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[189] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[190] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[191] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[192] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[193] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[194] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[195] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[196] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[197] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[198] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[199] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[200] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[201] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[202] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[203] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[204] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[205] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[206] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[207] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[208] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[209] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[210] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[211] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[212] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[213] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[214] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[215] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[216] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[217] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[218] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[219] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[220] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[221] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[222] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[223] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[224] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[225] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[226] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[227] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[228] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[229] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[230] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[231] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[232] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[233] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[234] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[235] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[236] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[237] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[238] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[239] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[240] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[241] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[242] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[243] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[244] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[245] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[246] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[247] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[248] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[249] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[250] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[251] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[252] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[253] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[254] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[255] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[256] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[257] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[258] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => r_valid.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3
out_feedback_out_1[0] <= histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region.out_feedback_out_1
in_feedback_stall_in_1[0] => in_feedback_stall_in_1[0].IN1
out_feedback_valid_out_1[0] <= histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region.out_feedback_valid_out_1
in_iowr_bl_return_histogram_i_fifoready[0] => in_iowr_bl_return_histogram_i_fifoready[0].IN1
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_iowr_bl_return_histogram_o_fifodata[0] <= histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region.out_iowr_bl_return_histogram_o_fifodata
out_iowr_bl_return_histogram_o_fifovalid[0] <= histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region.out_iowr_bl_return_histogram_o_fifovalid
out_stall_in_0[0] <= in_stall_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
out_stall_out_0[0] <= histogram_B3_merge:thehistogram_B3_merge.out_stall_out_0
out_valid_out_0[0] <= histogram_B3_branch:thehistogram_B3_branch.out_valid_out_0
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_B3_merge:thehistogram_B3_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_B3_branch:thehistogram_B3_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region
out_valid_out[0] <= SE_stall_entry_V1.DB_MAX_OUTPUT_PORT_TYPE
in_iowr_bl_return_histogram_i_fifoready[0] => in_iowr_bl_return_histogram_i_fifoready[0].IN1
out_iowr_bl_return_histogram_o_fifodata[0] <= histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0.out_iowr_bl_return_histogram_o_fifodata
out_iowr_bl_return_histogram_o_fifovalid[0] <= histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0.out_iowr_bl_return_histogram_o_fifovalid
out_feedback_out_1[0] <= histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1.out_feedback_out_1
in_feedback_stall_in_1[0] => in_feedback_stall_in_1[0].IN1
out_feedback_valid_out_1[0] <= histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1.out_feedback_valid_out_1
in_stall_in[0] => SE_stall_entry_consumed1.IN0
out_stall_out[0] <= SE_stall_entry_wireStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => SE_stall_entry_consumed0.IN1
in_valid_in[0] => SE_stall_entry_consumed1.IN1
in_valid_in[0] => SE_stall_entry_StallValid[0].IN1
in_valid_in[0] => SE_stall_entry_V0.IN1
in_valid_in[0] => SE_stall_entry_V1.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1
out_data_out[0] <= histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_histogram1_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_histogram1_reg.out_valid_out
in_feedback_stall_in_1[0] => i_llvm_fpga_push_token_i1_throttle_push_histogram1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_1[0] <= acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1.feedback_out
out_feedback_valid_out_1[0] <= acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1.stall_out
in_data_in[0] => i_llvm_fpga_push_token_i1_throttle_push_histogram1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_token_i1_throttle_push_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1|acl_token_fifo_counter:fifo
clock => clock.IN1
resetn => resetn.IN1
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1|acl_token_fifo_counter:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1|histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_histogram1_reg
out_data_out[0] <= i_llvm_fpga_push_token_i1_throttle_push_histogram1_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_token_i1_throttle_push_histogram1_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_token_i1_throttle_push_histogram1_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_token_i1_throttle_push_histogram1_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_token_i1_throttle_push_histogram1_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_token_i1_throttle_push_histogram1_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_token_i1_throttle_push_histogram1_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_token_i1_throttle_push_histogram1_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_token_i1_throttle_push_histogram1_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_token_i1_throttle_push_histogram1_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_token_i1_throttle_push_histogram1_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0
out_iowr_bl_return_histogram_o_fifovalid[0] <= hld_iowr:theiowr.o_fifovalid
out_o_ack[0] <= hld_iowr:theiowr.o_ack
out_o_valid[0] <= hld_iowr:theiowr.o_valid
in_iowr_bl_return_histogram_i_fifoready[0] => iowr_i_fifoready_bitsignaltemp.IN1
out_iowr_bl_return_histogram_o_fifodata[0] <= hld_iowr:theiowr.o_fifodata
in_i_stall[0] => iowr_i_stall_bitsignaltemp.IN1
out_o_stall[0] <= hld_iowr:theiowr.o_stall
in_i_data[0] => element_extension1_q[0].IN1
in_i_valid[0] => iowr_i_valid_bitsignaltemp.IN1
clock => clock.IN1
resetn => resetn.IN1


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0|hld_iowr:theiowr
clock => clock.IN1
resetn => resetn.IN1
i_predicate => i_predicate.IN1
i_valid => i_valid.IN1
o_stall <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_stall
i_data[0] => i_data[0].IN1
i_startofpacket => i_startofpacket.IN1
i_endofpacket => i_endofpacket.IN1
i_packetempty[0] => i_packetempty[0].IN1
i_packetempty[1] => ~NO_FANOUT~
i_packetempty[2] => ~NO_FANOUT~
i_packetempty[3] => ~NO_FANOUT~
i_packetempty[4] => ~NO_FANOUT~
i_packetempty[5] => ~NO_FANOUT~
i_packetempty[6] => ~NO_FANOUT~
i_packetempty[7] => ~NO_FANOUT~
i_packetempty[8] => ~NO_FANOUT~
i_packetempty[9] => ~NO_FANOUT~
i_packetempty[10] => ~NO_FANOUT~
i_packetempty[11] => ~NO_FANOUT~
i_packetempty[12] => ~NO_FANOUT~
i_packetempty[13] => ~NO_FANOUT~
i_packetempty[14] => ~NO_FANOUT~
i_packetempty[15] => ~NO_FANOUT~
i_packetempty[16] => ~NO_FANOUT~
i_packetempty[17] => ~NO_FANOUT~
i_packetempty[18] => ~NO_FANOUT~
i_packetempty[19] => ~NO_FANOUT~
i_packetempty[20] => ~NO_FANOUT~
i_packetempty[21] => ~NO_FANOUT~
i_packetempty[22] => ~NO_FANOUT~
i_packetempty[23] => ~NO_FANOUT~
i_packetempty[24] => ~NO_FANOUT~
i_packetempty[25] => ~NO_FANOUT~
i_packetempty[26] => ~NO_FANOUT~
i_packetempty[27] => ~NO_FANOUT~
i_packetempty[28] => ~NO_FANOUT~
i_packetempty[29] => ~NO_FANOUT~
i_packetempty[30] => ~NO_FANOUT~
i_packetempty[31] => ~NO_FANOUT~
o_valid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
i_stall => i_stall.IN1
o_ack <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_ack
o_empty <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_valid
o_almost_empty <= <VCC>
o_fifovalid <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifovalid
i_fifoready => ch_i_fifostall.IN1
i_fifochannel_stall => ~NO_FANOUT~
o_fifodata[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifostartofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoendofpacket <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
o_fifoempty[0] <= hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst.o_fifodata
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>
i_fifosize[0] => ~NO_FANOUT~
i_fifosize[1] => ~NO_FANOUT~
i_fifosize[2] => ~NO_FANOUT~
i_fifosize[3] => ~NO_FANOUT~
i_fifosize[4] => ~NO_FANOUT~
i_fifosize[5] => ~NO_FANOUT~
i_fifosize[6] => ~NO_FANOUT~
i_fifosize[7] => ~NO_FANOUT~
i_fifosize[8] => ~NO_FANOUT~
i_fifosize[9] => ~NO_FANOUT~
i_fifosize[10] => ~NO_FANOUT~
i_fifosize[11] => ~NO_FANOUT~
i_fifosize[12] => ~NO_FANOUT~
i_fifosize[13] => ~NO_FANOUT~
i_fifosize[14] => ~NO_FANOUT~
i_fifosize[15] => ~NO_FANOUT~
i_fifosize[16] => ~NO_FANOUT~
i_fifosize[17] => ~NO_FANOUT~
i_fifosize[18] => ~NO_FANOUT~
i_fifosize[19] => ~NO_FANOUT~
i_fifosize[20] => ~NO_FANOUT~
i_fifosize[21] => ~NO_FANOUT~
i_fifosize[22] => ~NO_FANOUT~
i_fifosize[23] => ~NO_FANOUT~
i_fifosize[24] => ~NO_FANOUT~
i_fifosize[25] => ~NO_FANOUT~
i_fifosize[26] => ~NO_FANOUT~
i_fifosize[27] => ~NO_FANOUT~
i_fifosize[28] => ~NO_FANOUT~
i_fifosize[29] => ~NO_FANOUT~
i_fifosize[30] => ~NO_FANOUT~
i_fifosize[31] => ~NO_FANOUT~
profile_shared_control[0] => ~NO_FANOUT~
profile_shared_control[1] => ~NO_FANOUT~
profile_shared <= <GND>
profile_i_valid <= <GND>
profile_i_stall <= <GND>
profile_o_stall <= <GND>
profile_idle <= <GND>
profile_total_req <= <GND>
profile_fifo_stall <= <GND>
profile_total_fifo_size <= <GND>
profile_total_fifo_size_incr[0] <= <GND>
profile_total_fifo_size_incr[1] <= <GND>
profile_total_fifo_size_incr[2] <= <GND>
profile_total_fifo_size_incr[3] <= <GND>
profile_total_fifo_size_incr[4] <= <GND>
profile_total_fifo_size_incr[5] <= <GND>
profile_total_fifo_size_incr[6] <= <GND>
profile_total_fifo_size_incr[7] <= <GND>
profile_total_fifo_size_incr[8] <= <GND>
profile_total_fifo_size_incr[9] <= <GND>
profile_total_fifo_size_incr[10] <= <GND>
profile_total_fifo_size_incr[11] <= <GND>
profile_total_fifo_size_incr[12] <= <GND>
profile_total_fifo_size_incr[13] <= <GND>
profile_total_fifo_size_incr[14] <= <GND>
profile_total_fifo_size_incr[15] <= <GND>
profile_total_fifo_size_incr[16] <= <GND>
profile_total_fifo_size_incr[17] <= <GND>
profile_total_fifo_size_incr[18] <= <GND>
profile_total_fifo_size_incr[19] <= <GND>
profile_total_fifo_size_incr[20] <= <GND>
profile_total_fifo_size_incr[21] <= <GND>
profile_total_fifo_size_incr[22] <= <GND>
profile_total_fifo_size_incr[23] <= <GND>
profile_total_fifo_size_incr[24] <= <GND>
profile_total_fifo_size_incr[25] <= <GND>
profile_total_fifo_size_incr[26] <= <GND>
profile_total_fifo_size_incr[27] <= <GND>
profile_total_fifo_size_incr[28] <= <GND>
profile_total_fifo_size_incr[29] <= <GND>
profile_total_fifo_size_incr[30] <= <GND>
profile_total_fifo_size_incr[31] <= <GND>
o_fifosize[0] <= <GND>
o_fifosize[1] <= <GND>
o_fifosize[2] <= <GND>
o_fifosize[3] <= <GND>
o_fifosize[4] <= <GND>
o_fifosize[5] <= <GND>
o_fifosize[6] <= <GND>
o_fifosize[7] <= <GND>
o_fifosize[8] <= <GND>
o_fifosize[9] <= <GND>
o_fifosize[10] <= <GND>
o_fifosize[11] <= <GND>
o_fifosize[12] <= <GND>
o_fifosize[13] <= <GND>
o_fifosize[14] <= <GND>
o_fifosize[15] <= <GND>
o_fifosize[16] <= <GND>
o_fifosize[17] <= <GND>
o_fifosize[18] <= <GND>
o_fifosize[19] <= <GND>
o_fifosize[20] <= <GND>
o_fifosize[21] <= <GND>
o_fifosize[22] <= <GND>
o_fifosize[23] <= <GND>
o_fifosize[24] <= <GND>
o_fifosize[25] <= <GND>
o_fifosize[26] <= <GND>
o_fifosize[27] <= <GND>
o_fifosize[28] <= <GND>
o_fifosize[29] <= <GND>
o_fifosize[30] <= <GND>
o_fifosize[31] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst
clock => clock.IN1
resetn => resetn.IN1
i_valid => stall_contribution_downstream.IN0
i_valid => o_valid.IN1
i_valid => stall_contribution_sidepath.IN1
i_valid => o_fifovalid.IN0
i_predicate => stall_contribution_sidepath.IN0
i_predicate => o_fifovalid.IN1
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_data[0] => o_fifodata[0].DATAIN
i_data[1] => o_fifodata[1].DATAIN
i_data[2] => o_fifodata[2].DATAIN
o_valid <= o_valid.DB_MAX_OUTPUT_PORT_TYPE
i_stall => stall_contribution_downstream.IN1
o_ack <= <GND>
o_fifovalid <= o_fifovalid.DB_MAX_OUTPUT_PORT_TYPE
i_fifostall => stall_contribution_sidepath.IN1
o_fifodata[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_fifodata[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|hld_loop_profiler:thehistogram_B1_start_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|hld_loop_profiler:thehistogram_B1_start_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|hld_loop_profiler:thehistogram_B2_x
clock => clock.IN1
resetn => resetn.IN1
i_capture => ~NO_FANOUT~
i_clear => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_shift => ~NO_FANOUT~
i_shift_data[0] => ~NO_FANOUT~
i_shift_data[1] => ~NO_FANOUT~
i_shift_data[2] => ~NO_FANOUT~
i_shift_data[3] => ~NO_FANOUT~
i_shift_data[4] => ~NO_FANOUT~
i_shift_data[5] => ~NO_FANOUT~
i_shift_data[6] => ~NO_FANOUT~
i_shift_data[7] => ~NO_FANOUT~
i_shift_data[8] => ~NO_FANOUT~
i_shift_data[9] => ~NO_FANOUT~
i_shift_data[10] => ~NO_FANOUT~
i_shift_data[11] => ~NO_FANOUT~
i_shift_data[12] => ~NO_FANOUT~
i_shift_data[13] => ~NO_FANOUT~
i_shift_data[14] => ~NO_FANOUT~
i_shift_data[15] => ~NO_FANOUT~
i_shift_data[16] => ~NO_FANOUT~
i_shift_data[17] => ~NO_FANOUT~
i_shift_data[18] => ~NO_FANOUT~
i_shift_data[19] => ~NO_FANOUT~
i_shift_data[20] => ~NO_FANOUT~
i_shift_data[21] => ~NO_FANOUT~
i_shift_data[22] => ~NO_FANOUT~
i_shift_data[23] => ~NO_FANOUT~
i_shift_data[24] => ~NO_FANOUT~
i_shift_data[25] => ~NO_FANOUT~
i_shift_data[26] => ~NO_FANOUT~
i_shift_data[27] => ~NO_FANOUT~
i_shift_data[28] => ~NO_FANOUT~
i_shift_data[29] => ~NO_FANOUT~
i_shift_data[30] => ~NO_FANOUT~
i_shift_data[31] => ~NO_FANOUT~
i_shift_data[32] => ~NO_FANOUT~
i_shift_data[33] => ~NO_FANOUT~
i_shift_data[34] => ~NO_FANOUT~
i_shift_data[35] => ~NO_FANOUT~
i_shift_data[36] => ~NO_FANOUT~
i_shift_data[37] => ~NO_FANOUT~
i_shift_data[38] => ~NO_FANOUT~
i_shift_data[39] => ~NO_FANOUT~
i_shift_data[40] => ~NO_FANOUT~
i_shift_data[41] => ~NO_FANOUT~
i_shift_data[42] => ~NO_FANOUT~
i_shift_data[43] => ~NO_FANOUT~
i_shift_data[44] => ~NO_FANOUT~
i_shift_data[45] => ~NO_FANOUT~
i_shift_data[46] => ~NO_FANOUT~
i_shift_data[47] => ~NO_FANOUT~
i_shift_data[48] => ~NO_FANOUT~
i_shift_data[49] => ~NO_FANOUT~
i_shift_data[50] => ~NO_FANOUT~
i_shift_data[51] => ~NO_FANOUT~
i_shift_data[52] => ~NO_FANOUT~
i_shift_data[53] => ~NO_FANOUT~
i_shift_data[54] => ~NO_FANOUT~
i_shift_data[55] => ~NO_FANOUT~
i_shift_data[56] => ~NO_FANOUT~
i_shift_data[57] => ~NO_FANOUT~
i_shift_data[58] => ~NO_FANOUT~
i_shift_data[59] => ~NO_FANOUT~
i_shift_data[60] => ~NO_FANOUT~
i_shift_data[61] => ~NO_FANOUT~
i_shift_data[62] => ~NO_FANOUT~
i_shift_data[63] => ~NO_FANOUT~
o_shift_data[0] <= <GND>
o_shift_data[1] <= <GND>
o_shift_data[2] <= <GND>
o_shift_data[3] <= <GND>
o_shift_data[4] <= <GND>
o_shift_data[5] <= <GND>
o_shift_data[6] <= <GND>
o_shift_data[7] <= <GND>
o_shift_data[8] <= <GND>
o_shift_data[9] <= <GND>
o_shift_data[10] <= <GND>
o_shift_data[11] <= <GND>
o_shift_data[12] <= <GND>
o_shift_data[13] <= <GND>
o_shift_data[14] <= <GND>
o_shift_data[15] <= <GND>
o_shift_data[16] <= <GND>
o_shift_data[17] <= <GND>
o_shift_data[18] <= <GND>
o_shift_data[19] <= <GND>
o_shift_data[20] <= <GND>
o_shift_data[21] <= <GND>
o_shift_data[22] <= <GND>
o_shift_data[23] <= <GND>
o_shift_data[24] <= <GND>
o_shift_data[25] <= <GND>
o_shift_data[26] <= <GND>
o_shift_data[27] <= <GND>
o_shift_data[28] <= <GND>
o_shift_data[29] <= <GND>
o_shift_data[30] <= <GND>
o_shift_data[31] <= <GND>
o_shift_data[32] <= <GND>
o_shift_data[33] <= <GND>
o_shift_data[34] <= <GND>
o_shift_data[35] <= <GND>
o_shift_data[36] <= <GND>
o_shift_data[37] <= <GND>
o_shift_data[38] <= <GND>
o_shift_data[39] <= <GND>
o_shift_data[40] <= <GND>
o_shift_data[41] <= <GND>
o_shift_data[42] <= <GND>
o_shift_data[43] <= <GND>
o_shift_data[44] <= <GND>
o_shift_data[45] <= <GND>
o_shift_data[46] <= <GND>
o_shift_data[47] <= <GND>
o_shift_data[48] <= <GND>
o_shift_data[49] <= <GND>
o_shift_data[50] <= <GND>
o_shift_data[51] <= <GND>
o_shift_data[52] <= <GND>
o_shift_data[53] <= <GND>
o_shift_data[54] <= <GND>
o_shift_data[55] <= <GND>
o_shift_data[56] <= <GND>
o_shift_data[57] <= <GND>
o_shift_data[58] <= <GND>
o_shift_data[59] <= <GND>
o_shift_data[60] <= <GND>
o_shift_data[61] <= <GND>
o_shift_data[62] <= <GND>
o_shift_data[63] <= <GND>
i_stall_pred => comb.IN0
i_valid_pred => comb.IN1
i_stall_succ => comb.IN0
i_valid_succ => comb.IN1
i_valid_loop => o_profile_valid.DATAIN
o_profile_valid <= i_valid_loop.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|hld_loop_profiler:thehistogram_B2_x|hld_sim_latency_tracker:sim_tracker_inst
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
i_enable => ~NO_FANOUT~
i_start => ~NO_FANOUT~
i_end => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce
in_stall_in_0[0] => in_stall_in_0[0].IN1
in_valid_in_0[0] => in_valid_in_0[0].IN1
out_stall_out_0[0] <= histogram_B0_runOnce_merge:thehistogram_B0_runOnce_merge.out_stall_out_0
out_valid_out_0[0] <= histogram_B0_runOnce_branch:thehistogram_B0_runOnce_branch.out_valid_out_0
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce|histogram_B0_runOnce_branch:thehistogram_B0_runOnce_branch
in_stall_in_0[0] => stall_out_q.IN0
in_valid_in[0] => stall_out_q.IN1
in_valid_in[0] => out_valid_out_0[0].DATAIN
out_stall_out[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out_0[0] <= in_valid_in[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region
out_valid_out[0] <= histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0.out_valid_out
in_stall_in[0] => SE_out_i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_backStall.IN1
out_stall_out[0] <= SE_stall_entry_backStall.DB_MAX_OUTPUT_PORT_TYPE
in_valid_in[0] => in_valid_in[0].IN1
clock => clock.IN3
resetn => resetn.IN3


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region|histogram_B0_runOnce_merge_reg:thehistogram_B0_runOnce_merge_reg
out_data_out[0] <= histogram_B0_runOnce_merge_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= histogram_B0_runOnce_merge_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => histogram_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_histogram_B0_runOnce_merge_reg_valid_reg_q[0].IN1
out_stall_out[0] <= histogram_B0_runOnce_merge_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => histogram_B0_runOnce_merge_reg_data_reg_q[0].DATAIN
in_valid_in[0] => histogram_B0_runOnce_merge_reg_valid_reg_q[0].DATAIN
clock => histogram_B0_runOnce_merge_reg_data_reg_q[0].CLK
clock => histogram_B0_runOnce_merge_reg_valid_reg_q[0].CLK
resetn => histogram_B0_runOnce_merge_reg_data_reg_q[0].ACLR
resetn => histogram_B0_runOnce_merge_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region|histogram_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1
out_data_out[0] <= histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg.out_valid_out
in_feedback_stall_in_0[0] => i_llvm_fpga_push_token_i1_wt_limpush_histogram1_feedback_stall_in_bitsignaltemp.IN1
out_feedback_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1.feedback_out
out_feedback_valid_out_0[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1.feedback_valid_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1.stall_out
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_histogram1_data_in_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region|histogram_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1
clock => clock.IN2
resetn => resetn.IN1
dir => push_upstream.IN0
data_in[0] => data_out[0].DATAIN
valid_in => valid_out.IN1
valid_in => consumed_downstream.IN0
valid_in => data_upstream.IN1
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => push_upstream.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => consumed_downstream.IN1
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
feedback_out[0] <= acl_token_fifo_counter:fifo.data_out
feedback_valid_out <= acl_token_fifo_counter:fifo.valid_out
feedback_stall_in => feedback_stall_in.IN1
ecc_err_status[0] <= <GND>
ecc_err_status[1] <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region|histogram_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region|histogram_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|acl_token_fifo_counter:fifo
clock => clock.IN1
resetn => resetn.IN1
data_out[0] <= token[0].DB_MAX_OUTPUT_PORT_TYPE
valid_in => incr.IN1
valid_out <= empty.DB_MAX_OUTPUT_PORT_TYPE
stall_in => decr.IN1
stall_out <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= valid_counter[0].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region|histogram_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|acl_token_fifo_counter:fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region|histogram_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg
out_data_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region|histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0
out_data_out[0] <= histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg.out_data_out
out_valid_out[0] <= histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg.out_valid_out
in_feedback_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_histogram1_feedback_in_bitsignaltemp.IN1
in_feedback_valid_in_0[0] => i_llvm_fpga_pop_token_i1_wt_limpop_histogram1_feedback_valid_in_bitsignaltemp.IN1
out_feedback_stall_out_0[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1.feedback_stall_out
in_stall_in[0] => in_stall_in[0].IN1
out_stall_out[0] <= acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1.stall_out
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_histogram1_data_in_bitsignaltemp.IN1
in_dir[0] => i_llvm_fpga_pop_token_i1_wt_limpop_histogram1_dir_bitsignaltemp.IN1
in_predicate[0] => i_llvm_fpga_pop_token_i1_wt_limpop_histogram1_predicate_bitsignaltemp.IN1
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_histogram1_valid_in_bitsignaltemp.IN1
clock => clock.IN2
resetn => resetn.IN2


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region|histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1
clock => clock.IN1
resetn => resetn.IN1
dir => data_downstream.IN0
dir => stall_out.IN0
dir => feedback_downstream.IN0
dir => data_out.OUTPUTSELECT
valid_in => feedback_downstream.IN1
valid_in => data_downstream.IN1
valid_in => stall_out.IN1
valid_in => feedback_stall_out.IN1
data_in[0] => data_out.DATAA
stall_out <= stall_out.DB_MAX_OUTPUT_PORT_TYPE
predicate => feedback_stall_out.IN1
valid_out <= valid_out.DB_MAX_OUTPUT_PORT_TYPE
stall_in => stall_out.IN1
stall_in => feedback_stall_out.IN1
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
feedback_in[0] => data_out.DATAB
feedback_valid_in => feedback_downstream.IN1
feedback_valid_in => stall_out.IN1
feedback_stall_out <= feedback_stall_out.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region|histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|acl_pop:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region|histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg
out_data_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg_data_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg_valid_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
in_stall_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg_valid_reg_and_stall_in_q.IN1
in_stall_in[0] => stall_in_not_or_i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg_valid_reg_q[0].IN1
out_stall_out[0] <= i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg_valid_reg_and_stall_in_q.DB_MAX_OUTPUT_PORT_TYPE
in_data_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg_data_reg_q[0].DATAIN
in_valid_in[0] => i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg_valid_reg_q[0].DATAIN
clock => i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg_data_reg_q[0].CLK
clock => i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg_valid_reg_q[0].CLK
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg_data_reg_q[0].ACLR
resetn => i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg_valid_reg_q[0].ACLR


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce|histogram_B0_runOnce_merge:thehistogram_B0_runOnce_merge
in_stall_in[0] => stall_out_q.IN0
in_valid_in_0[0] => stall_out_q.IN1
in_valid_in_0[0] => out_valid_out[0].DATAIN
out_stall_out_0[0] <= stall_out_q.DB_MAX_OUTPUT_PORT_TYPE
out_valid_out[0] <= in_valid_in_0[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|acl_reset_wire:thereset_wire_inst
clock => ~NO_FANOUT~
resetn => o_resetn.DATAIN
o_resetn <= resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|acl_avm_to_ic:avmm_1_.t[0].avmm_1_avm_to_ic
avm_enable => ic_arb_enable.DATAIN
avm_read => ic_arb_request.IN0
avm_read => ic_arb_read.DATAIN
avm_write => ic_arb_request.IN1
avm_write => ic_arb_write.DATAIN
avm_writedata[0] => ic_arb_writedata[0].DATAIN
avm_writedata[1] => ic_arb_writedata[1].DATAIN
avm_writedata[2] => ic_arb_writedata[2].DATAIN
avm_writedata[3] => ic_arb_writedata[3].DATAIN
avm_writedata[4] => ic_arb_writedata[4].DATAIN
avm_writedata[5] => ic_arb_writedata[5].DATAIN
avm_writedata[6] => ic_arb_writedata[6].DATAIN
avm_writedata[7] => ic_arb_writedata[7].DATAIN
avm_writedata[8] => ic_arb_writedata[8].DATAIN
avm_writedata[9] => ic_arb_writedata[9].DATAIN
avm_writedata[10] => ic_arb_writedata[10].DATAIN
avm_writedata[11] => ic_arb_writedata[11].DATAIN
avm_writedata[12] => ic_arb_writedata[12].DATAIN
avm_writedata[13] => ic_arb_writedata[13].DATAIN
avm_writedata[14] => ic_arb_writedata[14].DATAIN
avm_writedata[15] => ic_arb_writedata[15].DATAIN
avm_writedata[16] => ic_arb_writedata[16].DATAIN
avm_writedata[17] => ic_arb_writedata[17].DATAIN
avm_writedata[18] => ic_arb_writedata[18].DATAIN
avm_writedata[19] => ic_arb_writedata[19].DATAIN
avm_writedata[20] => ic_arb_writedata[20].DATAIN
avm_writedata[21] => ic_arb_writedata[21].DATAIN
avm_writedata[22] => ic_arb_writedata[22].DATAIN
avm_writedata[23] => ic_arb_writedata[23].DATAIN
avm_writedata[24] => ic_arb_writedata[24].DATAIN
avm_writedata[25] => ic_arb_writedata[25].DATAIN
avm_writedata[26] => ic_arb_writedata[26].DATAIN
avm_writedata[27] => ic_arb_writedata[27].DATAIN
avm_writedata[28] => ic_arb_writedata[28].DATAIN
avm_writedata[29] => ic_arb_writedata[29].DATAIN
avm_writedata[30] => ic_arb_writedata[30].DATAIN
avm_writedata[31] => ic_arb_writedata[31].DATAIN
avm_burstcount[0] => ic_arb_burstcount[0].DATAIN
avm_address[0] => ~NO_FANOUT~
avm_address[1] => ~NO_FANOUT~
avm_address[2] => ic_arb_address[0].DATAIN
avm_address[3] => ic_arb_address[1].DATAIN
avm_address[4] => ic_arb_address[2].DATAIN
avm_address[5] => ic_arb_address[3].DATAIN
avm_address[6] => ic_arb_address[4].DATAIN
avm_address[7] => ic_arb_address[5].DATAIN
avm_address[8] => ic_arb_address[6].DATAIN
avm_address[9] => ic_arb_address[7].DATAIN
avm_address[10] => ic_arb_address[8].DATAIN
avm_address[11] => ic_arb_address[9].DATAIN
avm_address[12] => ic_arb_address[10].DATAIN
avm_address[13] => ic_arb_address[11].DATAIN
avm_address[14] => ic_arb_address[12].DATAIN
avm_address[15] => ic_arb_address[13].DATAIN
avm_address[16] => ic_arb_address[14].DATAIN
avm_address[17] => ic_arb_address[15].DATAIN
avm_address[18] => ic_arb_address[16].DATAIN
avm_address[19] => ic_arb_address[17].DATAIN
avm_address[20] => ic_arb_address[18].DATAIN
avm_address[21] => ic_arb_address[19].DATAIN
avm_address[22] => ic_arb_address[20].DATAIN
avm_address[23] => ic_arb_address[21].DATAIN
avm_address[24] => ic_arb_address[22].DATAIN
avm_address[25] => ic_arb_address[23].DATAIN
avm_address[26] => ic_arb_address[24].DATAIN
avm_address[27] => ic_arb_address[25].DATAIN
avm_address[28] => ic_arb_address[26].DATAIN
avm_address[29] => ic_arb_address[27].DATAIN
avm_address[30] => ic_arb_address[28].DATAIN
avm_address[31] => ic_arb_address[29].DATAIN
avm_byteenable[0] => ic_arb_byteenable[0].DATAIN
avm_byteenable[1] => ic_arb_byteenable[1].DATAIN
avm_byteenable[2] => ic_arb_byteenable[2].DATAIN
avm_byteenable[3] => ic_arb_byteenable[3].DATAIN
avm_waitrequest <= ic_arb_stall.DB_MAX_OUTPUT_PORT_TYPE
avm_readdatavalid <= ic_rrp_datavalid.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] <= ic_rrp_data[0].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[1] <= ic_rrp_data[1].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[2] <= ic_rrp_data[2].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[3] <= ic_rrp_data[3].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[4] <= ic_rrp_data[4].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[5] <= ic_rrp_data[5].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[6] <= ic_rrp_data[6].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[7] <= ic_rrp_data[7].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[8] <= ic_rrp_data[8].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[9] <= ic_rrp_data[9].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[10] <= ic_rrp_data[10].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[11] <= ic_rrp_data[11].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[12] <= ic_rrp_data[12].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[13] <= ic_rrp_data[13].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[14] <= ic_rrp_data[14].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[15] <= ic_rrp_data[15].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[16] <= ic_rrp_data[16].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[17] <= ic_rrp_data[17].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[18] <= ic_rrp_data[18].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[19] <= ic_rrp_data[19].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[20] <= ic_rrp_data[20].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[21] <= ic_rrp_data[21].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[22] <= ic_rrp_data[22].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[23] <= ic_rrp_data[23].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[24] <= ic_rrp_data[24].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[25] <= ic_rrp_data[25].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[26] <= ic_rrp_data[26].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[27] <= ic_rrp_data[27].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[28] <= ic_rrp_data[28].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[29] <= ic_rrp_data[29].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[30] <= ic_rrp_data[30].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[31] <= ic_rrp_data[31].DB_MAX_OUTPUT_PORT_TYPE
avm_writeack <= ic_wrp_ack.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_request <= ic_arb_request.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_enable <= avm_enable.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[0] <= avm_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[1] <= avm_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[2] <= avm_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[3] <= avm_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[4] <= avm_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[5] <= avm_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[6] <= avm_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[7] <= avm_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[8] <= avm_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[9] <= avm_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[10] <= avm_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[11] <= avm_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[12] <= avm_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[13] <= avm_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[14] <= avm_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[15] <= avm_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[16] <= avm_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[17] <= avm_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[18] <= avm_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[19] <= avm_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[20] <= avm_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[21] <= avm_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[22] <= avm_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[23] <= avm_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[24] <= avm_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[25] <= avm_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[26] <= avm_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[27] <= avm_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[28] <= avm_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[29] <= avm_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[30] <= avm_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[31] <= avm_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_burstcount[0] <= avm_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[0] <= avm_address[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[1] <= avm_address[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[2] <= avm_address[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[3] <= avm_address[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[4] <= avm_address[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[5] <= avm_address[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[6] <= avm_address[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[7] <= avm_address[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[8] <= avm_address[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[9] <= avm_address[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[10] <= avm_address[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[11] <= avm_address[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[12] <= avm_address[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[13] <= avm_address[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[14] <= avm_address[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[15] <= avm_address[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[16] <= avm_address[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[17] <= avm_address[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[18] <= avm_address[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[19] <= avm_address[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[20] <= avm_address[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[21] <= avm_address[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[22] <= avm_address[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[23] <= avm_address[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[24] <= avm_address[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[25] <= avm_address[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[26] <= avm_address[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[27] <= avm_address[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[28] <= avm_address[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[29] <= avm_address[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[0] <= avm_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[1] <= avm_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[2] <= avm_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[3] <= avm_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_id[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_stall => avm_waitrequest.DATAIN
ic_wrp_ack => avm_writeack.DATAIN
ic_rrp_datavalid => avm_readdatavalid.DATAIN
ic_rrp_data[0] => avm_readdata[0].DATAIN
ic_rrp_data[1] => avm_readdata[1].DATAIN
ic_rrp_data[2] => avm_readdata[2].DATAIN
ic_rrp_data[3] => avm_readdata[3].DATAIN
ic_rrp_data[4] => avm_readdata[4].DATAIN
ic_rrp_data[5] => avm_readdata[5].DATAIN
ic_rrp_data[6] => avm_readdata[6].DATAIN
ic_rrp_data[7] => avm_readdata[7].DATAIN
ic_rrp_data[8] => avm_readdata[8].DATAIN
ic_rrp_data[9] => avm_readdata[9].DATAIN
ic_rrp_data[10] => avm_readdata[10].DATAIN
ic_rrp_data[11] => avm_readdata[11].DATAIN
ic_rrp_data[12] => avm_readdata[12].DATAIN
ic_rrp_data[13] => avm_readdata[13].DATAIN
ic_rrp_data[14] => avm_readdata[14].DATAIN
ic_rrp_data[15] => avm_readdata[15].DATAIN
ic_rrp_data[16] => avm_readdata[16].DATAIN
ic_rrp_data[17] => avm_readdata[17].DATAIN
ic_rrp_data[18] => avm_readdata[18].DATAIN
ic_rrp_data[19] => avm_readdata[19].DATAIN
ic_rrp_data[20] => avm_readdata[20].DATAIN
ic_rrp_data[21] => avm_readdata[21].DATAIN
ic_rrp_data[22] => avm_readdata[22].DATAIN
ic_rrp_data[23] => avm_readdata[23].DATAIN
ic_rrp_data[24] => avm_readdata[24].DATAIN
ic_rrp_data[25] => avm_readdata[25].DATAIN
ic_rrp_data[26] => avm_readdata[26].DATAIN
ic_rrp_data[27] => avm_readdata[27].DATAIN
ic_rrp_data[28] => avm_readdata[28].DATAIN
ic_rrp_data[29] => avm_readdata[29].DATAIN
ic_rrp_data[30] => avm_readdata[30].DATAIN
ic_rrp_data[31] => avm_readdata[31].DATAIN


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|acl_avm_to_ic:avmm_1_.t[1].avmm_1_avm_to_ic
avm_enable => ic_arb_enable.DATAIN
avm_read => ic_arb_request.IN0
avm_read => ic_arb_read.DATAIN
avm_write => ic_arb_request.IN1
avm_write => ic_arb_write.DATAIN
avm_writedata[0] => ic_arb_writedata[0].DATAIN
avm_writedata[1] => ic_arb_writedata[1].DATAIN
avm_writedata[2] => ic_arb_writedata[2].DATAIN
avm_writedata[3] => ic_arb_writedata[3].DATAIN
avm_writedata[4] => ic_arb_writedata[4].DATAIN
avm_writedata[5] => ic_arb_writedata[5].DATAIN
avm_writedata[6] => ic_arb_writedata[6].DATAIN
avm_writedata[7] => ic_arb_writedata[7].DATAIN
avm_writedata[8] => ic_arb_writedata[8].DATAIN
avm_writedata[9] => ic_arb_writedata[9].DATAIN
avm_writedata[10] => ic_arb_writedata[10].DATAIN
avm_writedata[11] => ic_arb_writedata[11].DATAIN
avm_writedata[12] => ic_arb_writedata[12].DATAIN
avm_writedata[13] => ic_arb_writedata[13].DATAIN
avm_writedata[14] => ic_arb_writedata[14].DATAIN
avm_writedata[15] => ic_arb_writedata[15].DATAIN
avm_writedata[16] => ic_arb_writedata[16].DATAIN
avm_writedata[17] => ic_arb_writedata[17].DATAIN
avm_writedata[18] => ic_arb_writedata[18].DATAIN
avm_writedata[19] => ic_arb_writedata[19].DATAIN
avm_writedata[20] => ic_arb_writedata[20].DATAIN
avm_writedata[21] => ic_arb_writedata[21].DATAIN
avm_writedata[22] => ic_arb_writedata[22].DATAIN
avm_writedata[23] => ic_arb_writedata[23].DATAIN
avm_writedata[24] => ic_arb_writedata[24].DATAIN
avm_writedata[25] => ic_arb_writedata[25].DATAIN
avm_writedata[26] => ic_arb_writedata[26].DATAIN
avm_writedata[27] => ic_arb_writedata[27].DATAIN
avm_writedata[28] => ic_arb_writedata[28].DATAIN
avm_writedata[29] => ic_arb_writedata[29].DATAIN
avm_writedata[30] => ic_arb_writedata[30].DATAIN
avm_writedata[31] => ic_arb_writedata[31].DATAIN
avm_burstcount[0] => ic_arb_burstcount[0].DATAIN
avm_address[0] => ~NO_FANOUT~
avm_address[1] => ~NO_FANOUT~
avm_address[2] => ic_arb_address[0].DATAIN
avm_address[3] => ic_arb_address[1].DATAIN
avm_address[4] => ic_arb_address[2].DATAIN
avm_address[5] => ic_arb_address[3].DATAIN
avm_address[6] => ic_arb_address[4].DATAIN
avm_address[7] => ic_arb_address[5].DATAIN
avm_address[8] => ic_arb_address[6].DATAIN
avm_address[9] => ic_arb_address[7].DATAIN
avm_address[10] => ic_arb_address[8].DATAIN
avm_address[11] => ic_arb_address[9].DATAIN
avm_address[12] => ic_arb_address[10].DATAIN
avm_address[13] => ic_arb_address[11].DATAIN
avm_address[14] => ic_arb_address[12].DATAIN
avm_address[15] => ic_arb_address[13].DATAIN
avm_address[16] => ic_arb_address[14].DATAIN
avm_address[17] => ic_arb_address[15].DATAIN
avm_address[18] => ic_arb_address[16].DATAIN
avm_address[19] => ic_arb_address[17].DATAIN
avm_address[20] => ic_arb_address[18].DATAIN
avm_address[21] => ic_arb_address[19].DATAIN
avm_address[22] => ic_arb_address[20].DATAIN
avm_address[23] => ic_arb_address[21].DATAIN
avm_address[24] => ic_arb_address[22].DATAIN
avm_address[25] => ic_arb_address[23].DATAIN
avm_address[26] => ic_arb_address[24].DATAIN
avm_address[27] => ic_arb_address[25].DATAIN
avm_address[28] => ic_arb_address[26].DATAIN
avm_address[29] => ic_arb_address[27].DATAIN
avm_address[30] => ic_arb_address[28].DATAIN
avm_address[31] => ic_arb_address[29].DATAIN
avm_byteenable[0] => ic_arb_byteenable[0].DATAIN
avm_byteenable[1] => ic_arb_byteenable[1].DATAIN
avm_byteenable[2] => ic_arb_byteenable[2].DATAIN
avm_byteenable[3] => ic_arb_byteenable[3].DATAIN
avm_waitrequest <= ic_arb_stall.DB_MAX_OUTPUT_PORT_TYPE
avm_readdatavalid <= ic_rrp_datavalid.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] <= ic_rrp_data[0].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[1] <= ic_rrp_data[1].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[2] <= ic_rrp_data[2].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[3] <= ic_rrp_data[3].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[4] <= ic_rrp_data[4].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[5] <= ic_rrp_data[5].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[6] <= ic_rrp_data[6].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[7] <= ic_rrp_data[7].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[8] <= ic_rrp_data[8].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[9] <= ic_rrp_data[9].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[10] <= ic_rrp_data[10].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[11] <= ic_rrp_data[11].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[12] <= ic_rrp_data[12].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[13] <= ic_rrp_data[13].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[14] <= ic_rrp_data[14].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[15] <= ic_rrp_data[15].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[16] <= ic_rrp_data[16].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[17] <= ic_rrp_data[17].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[18] <= ic_rrp_data[18].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[19] <= ic_rrp_data[19].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[20] <= ic_rrp_data[20].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[21] <= ic_rrp_data[21].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[22] <= ic_rrp_data[22].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[23] <= ic_rrp_data[23].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[24] <= ic_rrp_data[24].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[25] <= ic_rrp_data[25].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[26] <= ic_rrp_data[26].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[27] <= ic_rrp_data[27].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[28] <= ic_rrp_data[28].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[29] <= ic_rrp_data[29].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[30] <= ic_rrp_data[30].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[31] <= ic_rrp_data[31].DB_MAX_OUTPUT_PORT_TYPE
avm_writeack <= ic_wrp_ack.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_request <= ic_arb_request.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_enable <= avm_enable.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[0] <= avm_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[1] <= avm_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[2] <= avm_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[3] <= avm_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[4] <= avm_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[5] <= avm_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[6] <= avm_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[7] <= avm_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[8] <= avm_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[9] <= avm_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[10] <= avm_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[11] <= avm_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[12] <= avm_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[13] <= avm_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[14] <= avm_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[15] <= avm_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[16] <= avm_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[17] <= avm_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[18] <= avm_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[19] <= avm_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[20] <= avm_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[21] <= avm_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[22] <= avm_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[23] <= avm_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[24] <= avm_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[25] <= avm_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[26] <= avm_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[27] <= avm_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[28] <= avm_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[29] <= avm_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[30] <= avm_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[31] <= avm_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_burstcount[0] <= avm_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[0] <= avm_address[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[1] <= avm_address[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[2] <= avm_address[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[3] <= avm_address[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[4] <= avm_address[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[5] <= avm_address[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[6] <= avm_address[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[7] <= avm_address[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[8] <= avm_address[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[9] <= avm_address[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[10] <= avm_address[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[11] <= avm_address[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[12] <= avm_address[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[13] <= avm_address[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[14] <= avm_address[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[15] <= avm_address[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[16] <= avm_address[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[17] <= avm_address[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[18] <= avm_address[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[19] <= avm_address[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[20] <= avm_address[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[21] <= avm_address[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[22] <= avm_address[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[23] <= avm_address[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[24] <= avm_address[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[25] <= avm_address[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[26] <= avm_address[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[27] <= avm_address[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[28] <= avm_address[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[29] <= avm_address[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[0] <= avm_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[1] <= avm_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[2] <= avm_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[3] <= avm_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_id[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_stall => avm_waitrequest.DATAIN
ic_wrp_ack => avm_writeack.DATAIN
ic_rrp_datavalid => avm_readdatavalid.DATAIN
ic_rrp_data[0] => avm_readdata[0].DATAIN
ic_rrp_data[1] => avm_readdata[1].DATAIN
ic_rrp_data[2] => avm_readdata[2].DATAIN
ic_rrp_data[3] => avm_readdata[3].DATAIN
ic_rrp_data[4] => avm_readdata[4].DATAIN
ic_rrp_data[5] => avm_readdata[5].DATAIN
ic_rrp_data[6] => avm_readdata[6].DATAIN
ic_rrp_data[7] => avm_readdata[7].DATAIN
ic_rrp_data[8] => avm_readdata[8].DATAIN
ic_rrp_data[9] => avm_readdata[9].DATAIN
ic_rrp_data[10] => avm_readdata[10].DATAIN
ic_rrp_data[11] => avm_readdata[11].DATAIN
ic_rrp_data[12] => avm_readdata[12].DATAIN
ic_rrp_data[13] => avm_readdata[13].DATAIN
ic_rrp_data[14] => avm_readdata[14].DATAIN
ic_rrp_data[15] => avm_readdata[15].DATAIN
ic_rrp_data[16] => avm_readdata[16].DATAIN
ic_rrp_data[17] => avm_readdata[17].DATAIN
ic_rrp_data[18] => avm_readdata[18].DATAIN
ic_rrp_data[19] => avm_readdata[19].DATAIN
ic_rrp_data[20] => avm_readdata[20].DATAIN
ic_rrp_data[21] => avm_readdata[21].DATAIN
ic_rrp_data[22] => avm_readdata[22].DATAIN
ic_rrp_data[23] => avm_readdata[23].DATAIN
ic_rrp_data[24] => avm_readdata[24].DATAIN
ic_rrp_data[25] => avm_readdata[25].DATAIN
ic_rrp_data[26] => avm_readdata[26].DATAIN
ic_rrp_data[27] => avm_readdata[27].DATAIN
ic_rrp_data[28] => avm_readdata[28].DATAIN
ic_rrp_data[29] => avm_readdata[29].DATAIN
ic_rrp_data[30] => avm_readdata[30].DATAIN
ic_rrp_data[31] => avm_readdata[31].DATAIN


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|acl_avm_to_ic:avmm_1_.t[2].avmm_1_avm_to_ic
avm_enable => ic_arb_enable.DATAIN
avm_read => ic_arb_request.IN0
avm_read => ic_arb_read.DATAIN
avm_write => ic_arb_request.IN1
avm_write => ic_arb_write.DATAIN
avm_writedata[0] => ic_arb_writedata[0].DATAIN
avm_writedata[1] => ic_arb_writedata[1].DATAIN
avm_writedata[2] => ic_arb_writedata[2].DATAIN
avm_writedata[3] => ic_arb_writedata[3].DATAIN
avm_writedata[4] => ic_arb_writedata[4].DATAIN
avm_writedata[5] => ic_arb_writedata[5].DATAIN
avm_writedata[6] => ic_arb_writedata[6].DATAIN
avm_writedata[7] => ic_arb_writedata[7].DATAIN
avm_writedata[8] => ic_arb_writedata[8].DATAIN
avm_writedata[9] => ic_arb_writedata[9].DATAIN
avm_writedata[10] => ic_arb_writedata[10].DATAIN
avm_writedata[11] => ic_arb_writedata[11].DATAIN
avm_writedata[12] => ic_arb_writedata[12].DATAIN
avm_writedata[13] => ic_arb_writedata[13].DATAIN
avm_writedata[14] => ic_arb_writedata[14].DATAIN
avm_writedata[15] => ic_arb_writedata[15].DATAIN
avm_writedata[16] => ic_arb_writedata[16].DATAIN
avm_writedata[17] => ic_arb_writedata[17].DATAIN
avm_writedata[18] => ic_arb_writedata[18].DATAIN
avm_writedata[19] => ic_arb_writedata[19].DATAIN
avm_writedata[20] => ic_arb_writedata[20].DATAIN
avm_writedata[21] => ic_arb_writedata[21].DATAIN
avm_writedata[22] => ic_arb_writedata[22].DATAIN
avm_writedata[23] => ic_arb_writedata[23].DATAIN
avm_writedata[24] => ic_arb_writedata[24].DATAIN
avm_writedata[25] => ic_arb_writedata[25].DATAIN
avm_writedata[26] => ic_arb_writedata[26].DATAIN
avm_writedata[27] => ic_arb_writedata[27].DATAIN
avm_writedata[28] => ic_arb_writedata[28].DATAIN
avm_writedata[29] => ic_arb_writedata[29].DATAIN
avm_writedata[30] => ic_arb_writedata[30].DATAIN
avm_writedata[31] => ic_arb_writedata[31].DATAIN
avm_burstcount[0] => ic_arb_burstcount[0].DATAIN
avm_address[0] => ~NO_FANOUT~
avm_address[1] => ~NO_FANOUT~
avm_address[2] => ic_arb_address[0].DATAIN
avm_address[3] => ic_arb_address[1].DATAIN
avm_address[4] => ic_arb_address[2].DATAIN
avm_address[5] => ic_arb_address[3].DATAIN
avm_address[6] => ic_arb_address[4].DATAIN
avm_address[7] => ic_arb_address[5].DATAIN
avm_address[8] => ic_arb_address[6].DATAIN
avm_address[9] => ic_arb_address[7].DATAIN
avm_address[10] => ic_arb_address[8].DATAIN
avm_address[11] => ic_arb_address[9].DATAIN
avm_address[12] => ic_arb_address[10].DATAIN
avm_address[13] => ic_arb_address[11].DATAIN
avm_address[14] => ic_arb_address[12].DATAIN
avm_address[15] => ic_arb_address[13].DATAIN
avm_address[16] => ic_arb_address[14].DATAIN
avm_address[17] => ic_arb_address[15].DATAIN
avm_address[18] => ic_arb_address[16].DATAIN
avm_address[19] => ic_arb_address[17].DATAIN
avm_address[20] => ic_arb_address[18].DATAIN
avm_address[21] => ic_arb_address[19].DATAIN
avm_address[22] => ic_arb_address[20].DATAIN
avm_address[23] => ic_arb_address[21].DATAIN
avm_address[24] => ic_arb_address[22].DATAIN
avm_address[25] => ic_arb_address[23].DATAIN
avm_address[26] => ic_arb_address[24].DATAIN
avm_address[27] => ic_arb_address[25].DATAIN
avm_address[28] => ic_arb_address[26].DATAIN
avm_address[29] => ic_arb_address[27].DATAIN
avm_address[30] => ic_arb_address[28].DATAIN
avm_address[31] => ic_arb_address[29].DATAIN
avm_byteenable[0] => ic_arb_byteenable[0].DATAIN
avm_byteenable[1] => ic_arb_byteenable[1].DATAIN
avm_byteenable[2] => ic_arb_byteenable[2].DATAIN
avm_byteenable[3] => ic_arb_byteenable[3].DATAIN
avm_waitrequest <= ic_arb_stall.DB_MAX_OUTPUT_PORT_TYPE
avm_readdatavalid <= ic_rrp_datavalid.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] <= ic_rrp_data[0].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[1] <= ic_rrp_data[1].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[2] <= ic_rrp_data[2].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[3] <= ic_rrp_data[3].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[4] <= ic_rrp_data[4].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[5] <= ic_rrp_data[5].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[6] <= ic_rrp_data[6].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[7] <= ic_rrp_data[7].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[8] <= ic_rrp_data[8].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[9] <= ic_rrp_data[9].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[10] <= ic_rrp_data[10].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[11] <= ic_rrp_data[11].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[12] <= ic_rrp_data[12].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[13] <= ic_rrp_data[13].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[14] <= ic_rrp_data[14].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[15] <= ic_rrp_data[15].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[16] <= ic_rrp_data[16].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[17] <= ic_rrp_data[17].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[18] <= ic_rrp_data[18].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[19] <= ic_rrp_data[19].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[20] <= ic_rrp_data[20].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[21] <= ic_rrp_data[21].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[22] <= ic_rrp_data[22].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[23] <= ic_rrp_data[23].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[24] <= ic_rrp_data[24].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[25] <= ic_rrp_data[25].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[26] <= ic_rrp_data[26].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[27] <= ic_rrp_data[27].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[28] <= ic_rrp_data[28].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[29] <= ic_rrp_data[29].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[30] <= ic_rrp_data[30].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[31] <= ic_rrp_data[31].DB_MAX_OUTPUT_PORT_TYPE
avm_writeack <= ic_wrp_ack.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_request <= ic_arb_request.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_enable <= avm_enable.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[0] <= avm_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[1] <= avm_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[2] <= avm_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[3] <= avm_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[4] <= avm_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[5] <= avm_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[6] <= avm_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[7] <= avm_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[8] <= avm_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[9] <= avm_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[10] <= avm_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[11] <= avm_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[12] <= avm_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[13] <= avm_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[14] <= avm_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[15] <= avm_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[16] <= avm_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[17] <= avm_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[18] <= avm_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[19] <= avm_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[20] <= avm_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[21] <= avm_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[22] <= avm_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[23] <= avm_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[24] <= avm_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[25] <= avm_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[26] <= avm_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[27] <= avm_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[28] <= avm_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[29] <= avm_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[30] <= avm_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[31] <= avm_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_burstcount[0] <= avm_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[0] <= avm_address[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[1] <= avm_address[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[2] <= avm_address[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[3] <= avm_address[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[4] <= avm_address[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[5] <= avm_address[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[6] <= avm_address[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[7] <= avm_address[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[8] <= avm_address[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[9] <= avm_address[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[10] <= avm_address[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[11] <= avm_address[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[12] <= avm_address[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[13] <= avm_address[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[14] <= avm_address[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[15] <= avm_address[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[16] <= avm_address[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[17] <= avm_address[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[18] <= avm_address[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[19] <= avm_address[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[20] <= avm_address[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[21] <= avm_address[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[22] <= avm_address[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[23] <= avm_address[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[24] <= avm_address[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[25] <= avm_address[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[26] <= avm_address[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[27] <= avm_address[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[28] <= avm_address[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[29] <= avm_address[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[0] <= avm_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[1] <= avm_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[2] <= avm_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[3] <= avm_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_id[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_stall => avm_waitrequest.DATAIN
ic_wrp_ack => avm_writeack.DATAIN
ic_rrp_datavalid => avm_readdatavalid.DATAIN
ic_rrp_data[0] => avm_readdata[0].DATAIN
ic_rrp_data[1] => avm_readdata[1].DATAIN
ic_rrp_data[2] => avm_readdata[2].DATAIN
ic_rrp_data[3] => avm_readdata[3].DATAIN
ic_rrp_data[4] => avm_readdata[4].DATAIN
ic_rrp_data[5] => avm_readdata[5].DATAIN
ic_rrp_data[6] => avm_readdata[6].DATAIN
ic_rrp_data[7] => avm_readdata[7].DATAIN
ic_rrp_data[8] => avm_readdata[8].DATAIN
ic_rrp_data[9] => avm_readdata[9].DATAIN
ic_rrp_data[10] => avm_readdata[10].DATAIN
ic_rrp_data[11] => avm_readdata[11].DATAIN
ic_rrp_data[12] => avm_readdata[12].DATAIN
ic_rrp_data[13] => avm_readdata[13].DATAIN
ic_rrp_data[14] => avm_readdata[14].DATAIN
ic_rrp_data[15] => avm_readdata[15].DATAIN
ic_rrp_data[16] => avm_readdata[16].DATAIN
ic_rrp_data[17] => avm_readdata[17].DATAIN
ic_rrp_data[18] => avm_readdata[18].DATAIN
ic_rrp_data[19] => avm_readdata[19].DATAIN
ic_rrp_data[20] => avm_readdata[20].DATAIN
ic_rrp_data[21] => avm_readdata[21].DATAIN
ic_rrp_data[22] => avm_readdata[22].DATAIN
ic_rrp_data[23] => avm_readdata[23].DATAIN
ic_rrp_data[24] => avm_readdata[24].DATAIN
ic_rrp_data[25] => avm_readdata[25].DATAIN
ic_rrp_data[26] => avm_readdata[26].DATAIN
ic_rrp_data[27] => avm_readdata[27].DATAIN
ic_rrp_data[28] => avm_readdata[28].DATAIN
ic_rrp_data[29] => avm_readdata[29].DATAIN
ic_rrp_data[30] => avm_readdata[30].DATAIN
ic_rrp_data[31] => avm_readdata[31].DATAIN


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|acl_avm_to_ic:avmm_1_.t[3].avmm_1_avm_to_ic
avm_enable => ic_arb_enable.DATAIN
avm_read => ic_arb_request.IN0
avm_read => ic_arb_read.DATAIN
avm_write => ic_arb_request.IN1
avm_write => ic_arb_write.DATAIN
avm_writedata[0] => ic_arb_writedata[0].DATAIN
avm_writedata[1] => ic_arb_writedata[1].DATAIN
avm_writedata[2] => ic_arb_writedata[2].DATAIN
avm_writedata[3] => ic_arb_writedata[3].DATAIN
avm_writedata[4] => ic_arb_writedata[4].DATAIN
avm_writedata[5] => ic_arb_writedata[5].DATAIN
avm_writedata[6] => ic_arb_writedata[6].DATAIN
avm_writedata[7] => ic_arb_writedata[7].DATAIN
avm_writedata[8] => ic_arb_writedata[8].DATAIN
avm_writedata[9] => ic_arb_writedata[9].DATAIN
avm_writedata[10] => ic_arb_writedata[10].DATAIN
avm_writedata[11] => ic_arb_writedata[11].DATAIN
avm_writedata[12] => ic_arb_writedata[12].DATAIN
avm_writedata[13] => ic_arb_writedata[13].DATAIN
avm_writedata[14] => ic_arb_writedata[14].DATAIN
avm_writedata[15] => ic_arb_writedata[15].DATAIN
avm_writedata[16] => ic_arb_writedata[16].DATAIN
avm_writedata[17] => ic_arb_writedata[17].DATAIN
avm_writedata[18] => ic_arb_writedata[18].DATAIN
avm_writedata[19] => ic_arb_writedata[19].DATAIN
avm_writedata[20] => ic_arb_writedata[20].DATAIN
avm_writedata[21] => ic_arb_writedata[21].DATAIN
avm_writedata[22] => ic_arb_writedata[22].DATAIN
avm_writedata[23] => ic_arb_writedata[23].DATAIN
avm_writedata[24] => ic_arb_writedata[24].DATAIN
avm_writedata[25] => ic_arb_writedata[25].DATAIN
avm_writedata[26] => ic_arb_writedata[26].DATAIN
avm_writedata[27] => ic_arb_writedata[27].DATAIN
avm_writedata[28] => ic_arb_writedata[28].DATAIN
avm_writedata[29] => ic_arb_writedata[29].DATAIN
avm_writedata[30] => ic_arb_writedata[30].DATAIN
avm_writedata[31] => ic_arb_writedata[31].DATAIN
avm_burstcount[0] => ic_arb_burstcount[0].DATAIN
avm_address[0] => ~NO_FANOUT~
avm_address[1] => ~NO_FANOUT~
avm_address[2] => ic_arb_address[0].DATAIN
avm_address[3] => ic_arb_address[1].DATAIN
avm_address[4] => ic_arb_address[2].DATAIN
avm_address[5] => ic_arb_address[3].DATAIN
avm_address[6] => ic_arb_address[4].DATAIN
avm_address[7] => ic_arb_address[5].DATAIN
avm_address[8] => ic_arb_address[6].DATAIN
avm_address[9] => ic_arb_address[7].DATAIN
avm_address[10] => ic_arb_address[8].DATAIN
avm_address[11] => ic_arb_address[9].DATAIN
avm_address[12] => ic_arb_address[10].DATAIN
avm_address[13] => ic_arb_address[11].DATAIN
avm_address[14] => ic_arb_address[12].DATAIN
avm_address[15] => ic_arb_address[13].DATAIN
avm_address[16] => ic_arb_address[14].DATAIN
avm_address[17] => ic_arb_address[15].DATAIN
avm_address[18] => ic_arb_address[16].DATAIN
avm_address[19] => ic_arb_address[17].DATAIN
avm_address[20] => ic_arb_address[18].DATAIN
avm_address[21] => ic_arb_address[19].DATAIN
avm_address[22] => ic_arb_address[20].DATAIN
avm_address[23] => ic_arb_address[21].DATAIN
avm_address[24] => ic_arb_address[22].DATAIN
avm_address[25] => ic_arb_address[23].DATAIN
avm_address[26] => ic_arb_address[24].DATAIN
avm_address[27] => ic_arb_address[25].DATAIN
avm_address[28] => ic_arb_address[26].DATAIN
avm_address[29] => ic_arb_address[27].DATAIN
avm_address[30] => ic_arb_address[28].DATAIN
avm_address[31] => ic_arb_address[29].DATAIN
avm_byteenable[0] => ic_arb_byteenable[0].DATAIN
avm_byteenable[1] => ic_arb_byteenable[1].DATAIN
avm_byteenable[2] => ic_arb_byteenable[2].DATAIN
avm_byteenable[3] => ic_arb_byteenable[3].DATAIN
avm_waitrequest <= ic_arb_stall.DB_MAX_OUTPUT_PORT_TYPE
avm_readdatavalid <= ic_rrp_datavalid.DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[0] <= ic_rrp_data[0].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[1] <= ic_rrp_data[1].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[2] <= ic_rrp_data[2].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[3] <= ic_rrp_data[3].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[4] <= ic_rrp_data[4].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[5] <= ic_rrp_data[5].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[6] <= ic_rrp_data[6].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[7] <= ic_rrp_data[7].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[8] <= ic_rrp_data[8].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[9] <= ic_rrp_data[9].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[10] <= ic_rrp_data[10].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[11] <= ic_rrp_data[11].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[12] <= ic_rrp_data[12].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[13] <= ic_rrp_data[13].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[14] <= ic_rrp_data[14].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[15] <= ic_rrp_data[15].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[16] <= ic_rrp_data[16].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[17] <= ic_rrp_data[17].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[18] <= ic_rrp_data[18].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[19] <= ic_rrp_data[19].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[20] <= ic_rrp_data[20].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[21] <= ic_rrp_data[21].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[22] <= ic_rrp_data[22].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[23] <= ic_rrp_data[23].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[24] <= ic_rrp_data[24].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[25] <= ic_rrp_data[25].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[26] <= ic_rrp_data[26].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[27] <= ic_rrp_data[27].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[28] <= ic_rrp_data[28].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[29] <= ic_rrp_data[29].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[30] <= ic_rrp_data[30].DB_MAX_OUTPUT_PORT_TYPE
avm_readdata[31] <= ic_rrp_data[31].DB_MAX_OUTPUT_PORT_TYPE
avm_writeack <= ic_wrp_ack.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_request <= ic_arb_request.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_enable <= avm_enable.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_read <= avm_read.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_write <= avm_write.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[0] <= avm_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[1] <= avm_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[2] <= avm_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[3] <= avm_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[4] <= avm_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[5] <= avm_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[6] <= avm_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[7] <= avm_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[8] <= avm_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[9] <= avm_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[10] <= avm_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[11] <= avm_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[12] <= avm_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[13] <= avm_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[14] <= avm_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[15] <= avm_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[16] <= avm_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[17] <= avm_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[18] <= avm_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[19] <= avm_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[20] <= avm_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[21] <= avm_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[22] <= avm_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[23] <= avm_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[24] <= avm_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[25] <= avm_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[26] <= avm_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[27] <= avm_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[28] <= avm_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[29] <= avm_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[30] <= avm_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_writedata[31] <= avm_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_burstcount[0] <= avm_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[0] <= avm_address[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[1] <= avm_address[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[2] <= avm_address[4].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[3] <= avm_address[5].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[4] <= avm_address[6].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[5] <= avm_address[7].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[6] <= avm_address[8].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[7] <= avm_address[9].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[8] <= avm_address[10].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[9] <= avm_address[11].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[10] <= avm_address[12].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[11] <= avm_address[13].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[12] <= avm_address[14].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[13] <= avm_address[15].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[14] <= avm_address[16].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[15] <= avm_address[17].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[16] <= avm_address[18].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[17] <= avm_address[19].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[18] <= avm_address[20].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[19] <= avm_address[21].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[20] <= avm_address[22].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[21] <= avm_address[23].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[22] <= avm_address[24].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[23] <= avm_address[25].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[24] <= avm_address[26].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[25] <= avm_address[27].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[26] <= avm_address[28].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[27] <= avm_address[29].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[28] <= avm_address[30].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_address[29] <= avm_address[31].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[0] <= avm_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[1] <= avm_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[2] <= avm_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_byteenable[3] <= avm_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
ic_arb_id[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ic_arb_stall => avm_waitrequest.DATAIN
ic_wrp_ack => avm_writeack.DATAIN
ic_rrp_datavalid => avm_readdatavalid.DATAIN
ic_rrp_data[0] => avm_readdata[0].DATAIN
ic_rrp_data[1] => avm_readdata[1].DATAIN
ic_rrp_data[2] => avm_readdata[2].DATAIN
ic_rrp_data[3] => avm_readdata[3].DATAIN
ic_rrp_data[4] => avm_readdata[4].DATAIN
ic_rrp_data[5] => avm_readdata[5].DATAIN
ic_rrp_data[6] => avm_readdata[6].DATAIN
ic_rrp_data[7] => avm_readdata[7].DATAIN
ic_rrp_data[8] => avm_readdata[8].DATAIN
ic_rrp_data[9] => avm_readdata[9].DATAIN
ic_rrp_data[10] => avm_readdata[10].DATAIN
ic_rrp_data[11] => avm_readdata[11].DATAIN
ic_rrp_data[12] => avm_readdata[12].DATAIN
ic_rrp_data[13] => avm_readdata[13].DATAIN
ic_rrp_data[14] => avm_readdata[14].DATAIN
ic_rrp_data[15] => avm_readdata[15].DATAIN
ic_rrp_data[16] => avm_readdata[16].DATAIN
ic_rrp_data[17] => avm_readdata[17].DATAIN
ic_rrp_data[18] => avm_readdata[18].DATAIN
ic_rrp_data[19] => avm_readdata[19].DATAIN
ic_rrp_data[20] => avm_readdata[20].DATAIN
ic_rrp_data[21] => avm_readdata[21].DATAIN
ic_rrp_data[22] => avm_readdata[22].DATAIN
ic_rrp_data[23] => avm_readdata[23].DATAIN
ic_rrp_data[24] => avm_readdata[24].DATAIN
ic_rrp_data[25] => avm_readdata[25].DATAIN
ic_rrp_data[26] => avm_readdata[26].DATAIN
ic_rrp_data[27] => avm_readdata[27].DATAIN
ic_rrp_data[28] => avm_readdata[28].DATAIN
ic_rrp_data[29] => avm_readdata[29].DATAIN
ic_rrp_data[30] => avm_readdata[30].DATAIN
ic_rrp_data[31] => avm_readdata[31].DATAIN


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw
clock => acl_ic_host_endpoint:m[0].m_endp.clock
clock => acl_ic_host_endpoint:m[1].m_endp.clock
clock => acl_ic_host_endpoint:m[2].m_endp.clock
clock => acl_ic_host_endpoint:m[3].m_endp.clock
clock => acl_ic_agent_endpoint:s.s_endp.clock
clock => acl_arb2:a[0].a.clock
clock => acl_arb2:a[1].a.clock
clock => acl_arb2:a[2].a.clock
clock => acl_arb_pipeline_reg:dp[0].dp.clock
clock => acl_arb_pipeline_reg:dp[1].dp.clock
clock => acl_arb_pipeline_reg:dp[2].dp.clock
clock => acl_arb_pipeline_reg:dp[3].dp.clock
clock => acl_arb_pipeline_reg:dp[4].dp.clock
clock => acl_arb_staging_reg:sp[0].sp.clock
resetn => acl_ic_host_endpoint:m[0].m_endp.resetn
resetn => acl_ic_host_endpoint:m[1].m_endp.resetn
resetn => acl_ic_host_endpoint:m[2].m_endp.resetn
resetn => acl_ic_host_endpoint:m[3].m_endp.resetn
resetn => acl_ic_agent_endpoint:s.s_endp.resetn
resetn => acl_arb2:a[0].a.resetn
resetn => acl_arb2:a[1].a.resetn
resetn => acl_arb2:a[2].a.resetn
resetn => acl_arb_pipeline_reg:dp[0].dp.resetn
resetn => acl_arb_pipeline_reg:dp[1].dp.resetn
resetn => acl_arb_pipeline_reg:dp[2].dp.resetn
resetn => acl_arb_pipeline_reg:dp[3].dp.resetn
resetn => acl_arb_pipeline_reg:dp[4].dp.resetn
resetn => acl_arb_staging_reg:sp[0].sp.resetn
m_arb_request[3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.request.DATAIN
m_arb_request[2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.request.DATAIN
m_arb_request[1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.request.DATAIN
m_arb_request[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.request.DATAIN
m_arb_enable[3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.enable.DATAIN
m_arb_enable[2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.enable.DATAIN
m_arb_enable[1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.enable.DATAIN
m_arb_enable[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.enable.DATAIN
m_arb_read[3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.read.DATAIN
m_arb_read[2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.read.DATAIN
m_arb_read[1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.read.DATAIN
m_arb_read[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.read.DATAIN
m_arb_write[3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.write.DATAIN
m_arb_write[2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.write.DATAIN
m_arb_write[1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.write.DATAIN
m_arb_write[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.write.DATAIN
m_arb_burstcount[3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.burstcount[0].DATAIN
m_arb_burstcount[2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.burstcount[0].DATAIN
m_arb_burstcount[1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.burstcount[0].DATAIN
m_arb_burstcount[0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.burstcount[0].DATAIN
m_arb_address[3][0] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[0].DATAIN
m_arb_address[3][1] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[1].DATAIN
m_arb_address[3][2] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[2].DATAIN
m_arb_address[3][3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[3].DATAIN
m_arb_address[3][4] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[4].DATAIN
m_arb_address[3][5] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[5].DATAIN
m_arb_address[3][6] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[6].DATAIN
m_arb_address[3][7] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[7].DATAIN
m_arb_address[3][8] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[8].DATAIN
m_arb_address[3][9] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[9].DATAIN
m_arb_address[3][10] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[10].DATAIN
m_arb_address[3][11] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[11].DATAIN
m_arb_address[3][12] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[12].DATAIN
m_arb_address[3][13] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[13].DATAIN
m_arb_address[3][14] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[14].DATAIN
m_arb_address[3][15] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[15].DATAIN
m_arb_address[3][16] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[16].DATAIN
m_arb_address[3][17] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[17].DATAIN
m_arb_address[3][18] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[18].DATAIN
m_arb_address[3][19] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[19].DATAIN
m_arb_address[3][20] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[20].DATAIN
m_arb_address[3][21] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[21].DATAIN
m_arb_address[3][22] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[22].DATAIN
m_arb_address[3][23] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[23].DATAIN
m_arb_address[3][24] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[24].DATAIN
m_arb_address[3][25] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[25].DATAIN
m_arb_address[3][26] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[26].DATAIN
m_arb_address[3][27] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[27].DATAIN
m_arb_address[3][28] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[28].DATAIN
m_arb_address[3][29] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.address[29].DATAIN
m_arb_address[2][0] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[0].DATAIN
m_arb_address[2][1] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[1].DATAIN
m_arb_address[2][2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[2].DATAIN
m_arb_address[2][3] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[3].DATAIN
m_arb_address[2][4] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[4].DATAIN
m_arb_address[2][5] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[5].DATAIN
m_arb_address[2][6] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[6].DATAIN
m_arb_address[2][7] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[7].DATAIN
m_arb_address[2][8] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[8].DATAIN
m_arb_address[2][9] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[9].DATAIN
m_arb_address[2][10] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[10].DATAIN
m_arb_address[2][11] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[11].DATAIN
m_arb_address[2][12] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[12].DATAIN
m_arb_address[2][13] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[13].DATAIN
m_arb_address[2][14] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[14].DATAIN
m_arb_address[2][15] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[15].DATAIN
m_arb_address[2][16] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[16].DATAIN
m_arb_address[2][17] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[17].DATAIN
m_arb_address[2][18] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[18].DATAIN
m_arb_address[2][19] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[19].DATAIN
m_arb_address[2][20] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[20].DATAIN
m_arb_address[2][21] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[21].DATAIN
m_arb_address[2][22] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[22].DATAIN
m_arb_address[2][23] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[23].DATAIN
m_arb_address[2][24] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[24].DATAIN
m_arb_address[2][25] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[25].DATAIN
m_arb_address[2][26] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[26].DATAIN
m_arb_address[2][27] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[27].DATAIN
m_arb_address[2][28] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[28].DATAIN
m_arb_address[2][29] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.address[29].DATAIN
m_arb_address[1][0] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[0].DATAIN
m_arb_address[1][1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[1].DATAIN
m_arb_address[1][2] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[2].DATAIN
m_arb_address[1][3] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[3].DATAIN
m_arb_address[1][4] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[4].DATAIN
m_arb_address[1][5] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[5].DATAIN
m_arb_address[1][6] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[6].DATAIN
m_arb_address[1][7] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[7].DATAIN
m_arb_address[1][8] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[8].DATAIN
m_arb_address[1][9] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[9].DATAIN
m_arb_address[1][10] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[10].DATAIN
m_arb_address[1][11] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[11].DATAIN
m_arb_address[1][12] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[12].DATAIN
m_arb_address[1][13] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[13].DATAIN
m_arb_address[1][14] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[14].DATAIN
m_arb_address[1][15] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[15].DATAIN
m_arb_address[1][16] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[16].DATAIN
m_arb_address[1][17] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[17].DATAIN
m_arb_address[1][18] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[18].DATAIN
m_arb_address[1][19] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[19].DATAIN
m_arb_address[1][20] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[20].DATAIN
m_arb_address[1][21] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[21].DATAIN
m_arb_address[1][22] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[22].DATAIN
m_arb_address[1][23] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[23].DATAIN
m_arb_address[1][24] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[24].DATAIN
m_arb_address[1][25] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[25].DATAIN
m_arb_address[1][26] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[26].DATAIN
m_arb_address[1][27] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[27].DATAIN
m_arb_address[1][28] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[28].DATAIN
m_arb_address[1][29] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.address[29].DATAIN
m_arb_address[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[0].DATAIN
m_arb_address[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[1].DATAIN
m_arb_address[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[2].DATAIN
m_arb_address[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[3].DATAIN
m_arb_address[0][4] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[4].DATAIN
m_arb_address[0][5] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[5].DATAIN
m_arb_address[0][6] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[6].DATAIN
m_arb_address[0][7] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[7].DATAIN
m_arb_address[0][8] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[8].DATAIN
m_arb_address[0][9] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[9].DATAIN
m_arb_address[0][10] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[10].DATAIN
m_arb_address[0][11] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[11].DATAIN
m_arb_address[0][12] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[12].DATAIN
m_arb_address[0][13] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[13].DATAIN
m_arb_address[0][14] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[14].DATAIN
m_arb_address[0][15] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[15].DATAIN
m_arb_address[0][16] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[16].DATAIN
m_arb_address[0][17] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[17].DATAIN
m_arb_address[0][18] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[18].DATAIN
m_arb_address[0][19] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[19].DATAIN
m_arb_address[0][20] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[20].DATAIN
m_arb_address[0][21] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[21].DATAIN
m_arb_address[0][22] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[22].DATAIN
m_arb_address[0][23] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[23].DATAIN
m_arb_address[0][24] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[24].DATAIN
m_arb_address[0][25] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[25].DATAIN
m_arb_address[0][26] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[26].DATAIN
m_arb_address[0][27] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[27].DATAIN
m_arb_address[0][28] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[28].DATAIN
m_arb_address[0][29] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.address[29].DATAIN
m_arb_writedata[3][0] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[0].DATAIN
m_arb_writedata[3][1] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[1].DATAIN
m_arb_writedata[3][2] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[2].DATAIN
m_arb_writedata[3][3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[3].DATAIN
m_arb_writedata[3][4] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[4].DATAIN
m_arb_writedata[3][5] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[5].DATAIN
m_arb_writedata[3][6] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[6].DATAIN
m_arb_writedata[3][7] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[7].DATAIN
m_arb_writedata[3][8] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[8].DATAIN
m_arb_writedata[3][9] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[9].DATAIN
m_arb_writedata[3][10] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[10].DATAIN
m_arb_writedata[3][11] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[11].DATAIN
m_arb_writedata[3][12] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[12].DATAIN
m_arb_writedata[3][13] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[13].DATAIN
m_arb_writedata[3][14] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[14].DATAIN
m_arb_writedata[3][15] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[15].DATAIN
m_arb_writedata[3][16] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[16].DATAIN
m_arb_writedata[3][17] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[17].DATAIN
m_arb_writedata[3][18] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[18].DATAIN
m_arb_writedata[3][19] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[19].DATAIN
m_arb_writedata[3][20] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[20].DATAIN
m_arb_writedata[3][21] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[21].DATAIN
m_arb_writedata[3][22] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[22].DATAIN
m_arb_writedata[3][23] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[23].DATAIN
m_arb_writedata[3][24] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[24].DATAIN
m_arb_writedata[3][25] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[25].DATAIN
m_arb_writedata[3][26] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[26].DATAIN
m_arb_writedata[3][27] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[27].DATAIN
m_arb_writedata[3][28] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[28].DATAIN
m_arb_writedata[3][29] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[29].DATAIN
m_arb_writedata[3][30] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[30].DATAIN
m_arb_writedata[3][31] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.writedata[31].DATAIN
m_arb_writedata[2][0] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[0].DATAIN
m_arb_writedata[2][1] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[1].DATAIN
m_arb_writedata[2][2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[2].DATAIN
m_arb_writedata[2][3] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[3].DATAIN
m_arb_writedata[2][4] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[4].DATAIN
m_arb_writedata[2][5] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[5].DATAIN
m_arb_writedata[2][6] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[6].DATAIN
m_arb_writedata[2][7] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[7].DATAIN
m_arb_writedata[2][8] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[8].DATAIN
m_arb_writedata[2][9] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[9].DATAIN
m_arb_writedata[2][10] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[10].DATAIN
m_arb_writedata[2][11] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[11].DATAIN
m_arb_writedata[2][12] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[12].DATAIN
m_arb_writedata[2][13] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[13].DATAIN
m_arb_writedata[2][14] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[14].DATAIN
m_arb_writedata[2][15] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[15].DATAIN
m_arb_writedata[2][16] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[16].DATAIN
m_arb_writedata[2][17] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[17].DATAIN
m_arb_writedata[2][18] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[18].DATAIN
m_arb_writedata[2][19] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[19].DATAIN
m_arb_writedata[2][20] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[20].DATAIN
m_arb_writedata[2][21] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[21].DATAIN
m_arb_writedata[2][22] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[22].DATAIN
m_arb_writedata[2][23] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[23].DATAIN
m_arb_writedata[2][24] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[24].DATAIN
m_arb_writedata[2][25] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[25].DATAIN
m_arb_writedata[2][26] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[26].DATAIN
m_arb_writedata[2][27] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[27].DATAIN
m_arb_writedata[2][28] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[28].DATAIN
m_arb_writedata[2][29] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[29].DATAIN
m_arb_writedata[2][30] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[30].DATAIN
m_arb_writedata[2][31] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.writedata[31].DATAIN
m_arb_writedata[1][0] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[0].DATAIN
m_arb_writedata[1][1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[1].DATAIN
m_arb_writedata[1][2] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[2].DATAIN
m_arb_writedata[1][3] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[3].DATAIN
m_arb_writedata[1][4] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[4].DATAIN
m_arb_writedata[1][5] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[5].DATAIN
m_arb_writedata[1][6] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[6].DATAIN
m_arb_writedata[1][7] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[7].DATAIN
m_arb_writedata[1][8] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[8].DATAIN
m_arb_writedata[1][9] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[9].DATAIN
m_arb_writedata[1][10] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[10].DATAIN
m_arb_writedata[1][11] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[11].DATAIN
m_arb_writedata[1][12] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[12].DATAIN
m_arb_writedata[1][13] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[13].DATAIN
m_arb_writedata[1][14] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[14].DATAIN
m_arb_writedata[1][15] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[15].DATAIN
m_arb_writedata[1][16] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[16].DATAIN
m_arb_writedata[1][17] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[17].DATAIN
m_arb_writedata[1][18] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[18].DATAIN
m_arb_writedata[1][19] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[19].DATAIN
m_arb_writedata[1][20] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[20].DATAIN
m_arb_writedata[1][21] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[21].DATAIN
m_arb_writedata[1][22] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[22].DATAIN
m_arb_writedata[1][23] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[23].DATAIN
m_arb_writedata[1][24] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[24].DATAIN
m_arb_writedata[1][25] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[25].DATAIN
m_arb_writedata[1][26] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[26].DATAIN
m_arb_writedata[1][27] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[27].DATAIN
m_arb_writedata[1][28] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[28].DATAIN
m_arb_writedata[1][29] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[29].DATAIN
m_arb_writedata[1][30] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[30].DATAIN
m_arb_writedata[1][31] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.writedata[31].DATAIN
m_arb_writedata[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[0].DATAIN
m_arb_writedata[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[1].DATAIN
m_arb_writedata[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[2].DATAIN
m_arb_writedata[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[3].DATAIN
m_arb_writedata[0][4] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[4].DATAIN
m_arb_writedata[0][5] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[5].DATAIN
m_arb_writedata[0][6] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[6].DATAIN
m_arb_writedata[0][7] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[7].DATAIN
m_arb_writedata[0][8] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[8].DATAIN
m_arb_writedata[0][9] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[9].DATAIN
m_arb_writedata[0][10] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[10].DATAIN
m_arb_writedata[0][11] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[11].DATAIN
m_arb_writedata[0][12] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[12].DATAIN
m_arb_writedata[0][13] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[13].DATAIN
m_arb_writedata[0][14] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[14].DATAIN
m_arb_writedata[0][15] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[15].DATAIN
m_arb_writedata[0][16] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[16].DATAIN
m_arb_writedata[0][17] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[17].DATAIN
m_arb_writedata[0][18] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[18].DATAIN
m_arb_writedata[0][19] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[19].DATAIN
m_arb_writedata[0][20] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[20].DATAIN
m_arb_writedata[0][21] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[21].DATAIN
m_arb_writedata[0][22] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[22].DATAIN
m_arb_writedata[0][23] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[23].DATAIN
m_arb_writedata[0][24] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[24].DATAIN
m_arb_writedata[0][25] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[25].DATAIN
m_arb_writedata[0][26] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[26].DATAIN
m_arb_writedata[0][27] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[27].DATAIN
m_arb_writedata[0][28] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[28].DATAIN
m_arb_writedata[0][29] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[29].DATAIN
m_arb_writedata[0][30] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[30].DATAIN
m_arb_writedata[0][31] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.writedata[31].DATAIN
m_arb_byteenable[3][0] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.byteenable[0].DATAIN
m_arb_byteenable[3][1] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.byteenable[1].DATAIN
m_arb_byteenable[3][2] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.byteenable[2].DATAIN
m_arb_byteenable[3][3] => m[3].m_intf.m[3].m_intf.m[3].m_intf.arb.req.byteenable[3].DATAIN
m_arb_byteenable[2][0] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.byteenable[0].DATAIN
m_arb_byteenable[2][1] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.byteenable[1].DATAIN
m_arb_byteenable[2][2] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.byteenable[2].DATAIN
m_arb_byteenable[2][3] => m[2].m_intf.m[2].m_intf.m[2].m_intf.arb.req.byteenable[3].DATAIN
m_arb_byteenable[1][0] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.byteenable[0].DATAIN
m_arb_byteenable[1][1] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.byteenable[1].DATAIN
m_arb_byteenable[1][2] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.byteenable[2].DATAIN
m_arb_byteenable[1][3] => m[1].m_intf.m[1].m_intf.m[1].m_intf.arb.req.byteenable[3].DATAIN
m_arb_byteenable[0][0] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[0].DATAIN
m_arb_byteenable[0][1] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[1].DATAIN
m_arb_byteenable[0][2] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[2].DATAIN
m_arb_byteenable[0][3] => m[0].m_intf.m[0].m_intf.m[0].m_intf.arb.req.byteenable[3].DATAIN
m_arb_stall[3] <= m_arb_stall[3].DB_MAX_OUTPUT_PORT_TYPE
m_arb_stall[2] <= m_arb_stall[2].DB_MAX_OUTPUT_PORT_TYPE
m_arb_stall[1] <= m_arb_stall[1].DB_MAX_OUTPUT_PORT_TYPE
m_arb_stall[0] <= m_arb_stall[0].DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack[3] <= m_wrp_ack[3].DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack[2] <= m_wrp_ack[2].DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack[1] <= m_wrp_ack[1].DB_MAX_OUTPUT_PORT_TYPE
m_wrp_ack[0] <= m_wrp_ack[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid[3] <= m_rrp_datavalid[3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid[2] <= m_rrp_datavalid[2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid[1] <= m_rrp_datavalid[1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_datavalid[0] <= m_rrp_datavalid[0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][0] <= m_rrp_data[3][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][1] <= m_rrp_data[3][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][2] <= m_rrp_data[3][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][3] <= m_rrp_data[3][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][4] <= m_rrp_data[3][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][5] <= m_rrp_data[3][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][6] <= m_rrp_data[3][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][7] <= m_rrp_data[3][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][8] <= m_rrp_data[3][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][9] <= m_rrp_data[3][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][10] <= m_rrp_data[3][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][11] <= m_rrp_data[3][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][12] <= m_rrp_data[3][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][13] <= m_rrp_data[3][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][14] <= m_rrp_data[3][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][15] <= m_rrp_data[3][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][16] <= m_rrp_data[3][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][17] <= m_rrp_data[3][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][18] <= m_rrp_data[3][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][19] <= m_rrp_data[3][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][20] <= m_rrp_data[3][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][21] <= m_rrp_data[3][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][22] <= m_rrp_data[3][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][23] <= m_rrp_data[3][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][24] <= m_rrp_data[3][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][25] <= m_rrp_data[3][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][26] <= m_rrp_data[3][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][27] <= m_rrp_data[3][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][28] <= m_rrp_data[3][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][29] <= m_rrp_data[3][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][30] <= m_rrp_data[3][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[3][31] <= m_rrp_data[3][31].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][0] <= m_rrp_data[2][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][1] <= m_rrp_data[2][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][2] <= m_rrp_data[2][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][3] <= m_rrp_data[2][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][4] <= m_rrp_data[2][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][5] <= m_rrp_data[2][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][6] <= m_rrp_data[2][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][7] <= m_rrp_data[2][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][8] <= m_rrp_data[2][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][9] <= m_rrp_data[2][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][10] <= m_rrp_data[2][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][11] <= m_rrp_data[2][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][12] <= m_rrp_data[2][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][13] <= m_rrp_data[2][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][14] <= m_rrp_data[2][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][15] <= m_rrp_data[2][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][16] <= m_rrp_data[2][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][17] <= m_rrp_data[2][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][18] <= m_rrp_data[2][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][19] <= m_rrp_data[2][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][20] <= m_rrp_data[2][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][21] <= m_rrp_data[2][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][22] <= m_rrp_data[2][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][23] <= m_rrp_data[2][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][24] <= m_rrp_data[2][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][25] <= m_rrp_data[2][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][26] <= m_rrp_data[2][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][27] <= m_rrp_data[2][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][28] <= m_rrp_data[2][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][29] <= m_rrp_data[2][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][30] <= m_rrp_data[2][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[2][31] <= m_rrp_data[2][31].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][0] <= m_rrp_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][1] <= m_rrp_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][2] <= m_rrp_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][3] <= m_rrp_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][4] <= m_rrp_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][5] <= m_rrp_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][6] <= m_rrp_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][7] <= m_rrp_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][8] <= m_rrp_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][9] <= m_rrp_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][10] <= m_rrp_data[1][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][11] <= m_rrp_data[1][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][12] <= m_rrp_data[1][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][13] <= m_rrp_data[1][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][14] <= m_rrp_data[1][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][15] <= m_rrp_data[1][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][16] <= m_rrp_data[1][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][17] <= m_rrp_data[1][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][18] <= m_rrp_data[1][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][19] <= m_rrp_data[1][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][20] <= m_rrp_data[1][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][21] <= m_rrp_data[1][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][22] <= m_rrp_data[1][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][23] <= m_rrp_data[1][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][24] <= m_rrp_data[1][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][25] <= m_rrp_data[1][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][26] <= m_rrp_data[1][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][27] <= m_rrp_data[1][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][28] <= m_rrp_data[1][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][29] <= m_rrp_data[1][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][30] <= m_rrp_data[1][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[1][31] <= m_rrp_data[1][31].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][0] <= m_rrp_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][1] <= m_rrp_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][2] <= m_rrp_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][3] <= m_rrp_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][4] <= m_rrp_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][5] <= m_rrp_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][6] <= m_rrp_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][7] <= m_rrp_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][8] <= m_rrp_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][9] <= m_rrp_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][10] <= m_rrp_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][11] <= m_rrp_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][12] <= m_rrp_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][13] <= m_rrp_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][14] <= m_rrp_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][15] <= m_rrp_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][16] <= m_rrp_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][17] <= m_rrp_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][18] <= m_rrp_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][19] <= m_rrp_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][20] <= m_rrp_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][21] <= m_rrp_data[0][21].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][22] <= m_rrp_data[0][22].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][23] <= m_rrp_data[0][23].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][24] <= m_rrp_data[0][24].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][25] <= m_rrp_data[0][25].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][26] <= m_rrp_data[0][26].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][27] <= m_rrp_data[0][27].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][28] <= m_rrp_data[0][28].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][29] <= m_rrp_data[0][29].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][30] <= m_rrp_data[0][30].DB_MAX_OUTPUT_PORT_TYPE
m_rrp_data[0][31] <= m_rrp_data[0][31].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_request <= mout_arb_request.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_enable <= mout_arb_enable.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_read <= mout_arb_read.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_write <= mout_arb_write.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_burstcount <= mout_arb_burstcount.DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[0] <= mout_arb_address[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[1] <= mout_arb_address[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[2] <= mout_arb_address[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[3] <= mout_arb_address[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[4] <= mout_arb_address[4].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[5] <= mout_arb_address[5].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[6] <= mout_arb_address[6].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[7] <= mout_arb_address[7].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[8] <= mout_arb_address[8].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[9] <= mout_arb_address[9].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[10] <= mout_arb_address[10].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[11] <= mout_arb_address[11].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[12] <= mout_arb_address[12].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[13] <= mout_arb_address[13].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[14] <= mout_arb_address[14].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[15] <= mout_arb_address[15].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[16] <= mout_arb_address[16].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[17] <= mout_arb_address[17].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[18] <= mout_arb_address[18].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[19] <= mout_arb_address[19].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[20] <= mout_arb_address[20].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[21] <= mout_arb_address[21].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[22] <= mout_arb_address[22].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[23] <= mout_arb_address[23].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[24] <= mout_arb_address[24].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[25] <= mout_arb_address[25].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[26] <= mout_arb_address[26].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[27] <= mout_arb_address[27].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[28] <= mout_arb_address[28].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_address[29] <= mout_arb_address[29].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[0] <= mout_arb_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[1] <= mout_arb_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[2] <= mout_arb_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[3] <= mout_arb_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[4] <= mout_arb_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[5] <= mout_arb_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[6] <= mout_arb_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[7] <= mout_arb_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[8] <= mout_arb_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[9] <= mout_arb_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[10] <= mout_arb_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[11] <= mout_arb_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[12] <= mout_arb_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[13] <= mout_arb_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[14] <= mout_arb_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[15] <= mout_arb_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[16] <= mout_arb_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[17] <= mout_arb_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[18] <= mout_arb_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[19] <= mout_arb_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[20] <= mout_arb_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[21] <= mout_arb_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[22] <= mout_arb_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[23] <= mout_arb_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[24] <= mout_arb_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[25] <= mout_arb_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[26] <= mout_arb_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[27] <= mout_arb_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[28] <= mout_arb_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[29] <= mout_arb_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[30] <= mout_arb_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_writedata[31] <= mout_arb_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[0] <= mout_arb_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[1] <= mout_arb_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[2] <= mout_arb_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_byteenable[3] <= mout_arb_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_id[0] <= mout_arb_id[0].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_id[1] <= mout_arb_id[1].DB_MAX_OUTPUT_PORT_TYPE
mout_arb_stall => dp[0].out_intf.stall.DATAIN
mout_wrp_ack => acl_ic_agent_endpoint:s.s_endp.s_writeack
mout_rrp_datavalid => acl_ic_agent_endpoint:s.s_endp.s_readdatavalid
mout_rrp_data[0] => acl_ic_agent_endpoint:s.s_endp.s_readdata[0]
mout_rrp_data[1] => acl_ic_agent_endpoint:s.s_endp.s_readdata[1]
mout_rrp_data[2] => acl_ic_agent_endpoint:s.s_endp.s_readdata[2]
mout_rrp_data[3] => acl_ic_agent_endpoint:s.s_endp.s_readdata[3]
mout_rrp_data[4] => acl_ic_agent_endpoint:s.s_endp.s_readdata[4]
mout_rrp_data[5] => acl_ic_agent_endpoint:s.s_endp.s_readdata[5]
mout_rrp_data[6] => acl_ic_agent_endpoint:s.s_endp.s_readdata[6]
mout_rrp_data[7] => acl_ic_agent_endpoint:s.s_endp.s_readdata[7]
mout_rrp_data[8] => acl_ic_agent_endpoint:s.s_endp.s_readdata[8]
mout_rrp_data[9] => acl_ic_agent_endpoint:s.s_endp.s_readdata[9]
mout_rrp_data[10] => acl_ic_agent_endpoint:s.s_endp.s_readdata[10]
mout_rrp_data[11] => acl_ic_agent_endpoint:s.s_endp.s_readdata[11]
mout_rrp_data[12] => acl_ic_agent_endpoint:s.s_endp.s_readdata[12]
mout_rrp_data[13] => acl_ic_agent_endpoint:s.s_endp.s_readdata[13]
mout_rrp_data[14] => acl_ic_agent_endpoint:s.s_endp.s_readdata[14]
mout_rrp_data[15] => acl_ic_agent_endpoint:s.s_endp.s_readdata[15]
mout_rrp_data[16] => acl_ic_agent_endpoint:s.s_endp.s_readdata[16]
mout_rrp_data[17] => acl_ic_agent_endpoint:s.s_endp.s_readdata[17]
mout_rrp_data[18] => acl_ic_agent_endpoint:s.s_endp.s_readdata[18]
mout_rrp_data[19] => acl_ic_agent_endpoint:s.s_endp.s_readdata[19]
mout_rrp_data[20] => acl_ic_agent_endpoint:s.s_endp.s_readdata[20]
mout_rrp_data[21] => acl_ic_agent_endpoint:s.s_endp.s_readdata[21]
mout_rrp_data[22] => acl_ic_agent_endpoint:s.s_endp.s_readdata[22]
mout_rrp_data[23] => acl_ic_agent_endpoint:s.s_endp.s_readdata[23]
mout_rrp_data[24] => acl_ic_agent_endpoint:s.s_endp.s_readdata[24]
mout_rrp_data[25] => acl_ic_agent_endpoint:s.s_endp.s_readdata[25]
mout_rrp_data[26] => acl_ic_agent_endpoint:s.s_endp.s_readdata[26]
mout_rrp_data[27] => acl_ic_agent_endpoint:s.s_endp.s_readdata[27]
mout_rrp_data[28] => acl_ic_agent_endpoint:s.s_endp.s_readdata[28]
mout_rrp_data[29] => acl_ic_agent_endpoint:s.s_endp.s_readdata[29]
mout_rrp_data[30] => acl_ic_agent_endpoint:s.s_endp.s_readdata[30]
mout_rrp_data[31] => acl_ic_agent_endpoint:s.s_endp.s_readdata[31]


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_intf:m[0].m_intf
acl_ic_host_intf.rrp.data[0] <> <UNC>
acl_ic_host_intf.rrp.data[1] <> <UNC>
acl_ic_host_intf.rrp.data[2] <> <UNC>
acl_ic_host_intf.rrp.data[3] <> <UNC>
acl_ic_host_intf.rrp.data[4] <> <UNC>
acl_ic_host_intf.rrp.data[5] <> <UNC>
acl_ic_host_intf.rrp.data[6] <> <UNC>
acl_ic_host_intf.rrp.data[7] <> <UNC>
acl_ic_host_intf.rrp.data[8] <> <UNC>
acl_ic_host_intf.rrp.data[9] <> <UNC>
acl_ic_host_intf.rrp.data[10] <> <UNC>
acl_ic_host_intf.rrp.data[11] <> <UNC>
acl_ic_host_intf.rrp.data[12] <> <UNC>
acl_ic_host_intf.rrp.data[13] <> <UNC>
acl_ic_host_intf.rrp.data[14] <> <UNC>
acl_ic_host_intf.rrp.data[15] <> <UNC>
acl_ic_host_intf.rrp.data[16] <> <UNC>
acl_ic_host_intf.rrp.data[17] <> <UNC>
acl_ic_host_intf.rrp.data[18] <> <UNC>
acl_ic_host_intf.rrp.data[19] <> <UNC>
acl_ic_host_intf.rrp.data[20] <> <UNC>
acl_ic_host_intf.rrp.data[21] <> <UNC>
acl_ic_host_intf.rrp.data[22] <> <UNC>
acl_ic_host_intf.rrp.data[23] <> <UNC>
acl_ic_host_intf.rrp.data[24] <> <UNC>
acl_ic_host_intf.rrp.data[25] <> <UNC>
acl_ic_host_intf.rrp.data[26] <> <UNC>
acl_ic_host_intf.rrp.data[27] <> <UNC>
acl_ic_host_intf.rrp.data[28] <> <UNC>
acl_ic_host_intf.rrp.data[29] <> <UNC>
acl_ic_host_intf.rrp.data[30] <> <UNC>
acl_ic_host_intf.rrp.data[31] <> <UNC>
acl_ic_host_intf.rrp.datavalid <> <UNC>
acl_ic_host_intf.wrp.ack <> <UNC>
acl_ic_host_intf.arb.stall <> <UNC>
acl_ic_host_intf.arb.req.id[0] <> <UNC>
acl_ic_host_intf.arb.req.id[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[0] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[2] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[3] <> <UNC>
acl_ic_host_intf.arb.req.address[0] <> <UNC>
acl_ic_host_intf.arb.req.address[1] <> <UNC>
acl_ic_host_intf.arb.req.address[2] <> <UNC>
acl_ic_host_intf.arb.req.address[3] <> <UNC>
acl_ic_host_intf.arb.req.address[4] <> <UNC>
acl_ic_host_intf.arb.req.address[5] <> <UNC>
acl_ic_host_intf.arb.req.address[6] <> <UNC>
acl_ic_host_intf.arb.req.address[7] <> <UNC>
acl_ic_host_intf.arb.req.address[8] <> <UNC>
acl_ic_host_intf.arb.req.address[9] <> <UNC>
acl_ic_host_intf.arb.req.address[10] <> <UNC>
acl_ic_host_intf.arb.req.address[11] <> <UNC>
acl_ic_host_intf.arb.req.address[12] <> <UNC>
acl_ic_host_intf.arb.req.address[13] <> <UNC>
acl_ic_host_intf.arb.req.address[14] <> <UNC>
acl_ic_host_intf.arb.req.address[15] <> <UNC>
acl_ic_host_intf.arb.req.address[16] <> <UNC>
acl_ic_host_intf.arb.req.address[17] <> <UNC>
acl_ic_host_intf.arb.req.address[18] <> <UNC>
acl_ic_host_intf.arb.req.address[19] <> <UNC>
acl_ic_host_intf.arb.req.address[20] <> <UNC>
acl_ic_host_intf.arb.req.address[21] <> <UNC>
acl_ic_host_intf.arb.req.address[22] <> <UNC>
acl_ic_host_intf.arb.req.address[23] <> <UNC>
acl_ic_host_intf.arb.req.address[24] <> <UNC>
acl_ic_host_intf.arb.req.address[25] <> <UNC>
acl_ic_host_intf.arb.req.address[26] <> <UNC>
acl_ic_host_intf.arb.req.address[27] <> <UNC>
acl_ic_host_intf.arb.req.address[28] <> <UNC>
acl_ic_host_intf.arb.req.address[29] <> <UNC>
acl_ic_host_intf.arb.req.burstcount[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[1] <> <UNC>
acl_ic_host_intf.arb.req.writedata[2] <> <UNC>
acl_ic_host_intf.arb.req.writedata[3] <> <UNC>
acl_ic_host_intf.arb.req.writedata[4] <> <UNC>
acl_ic_host_intf.arb.req.writedata[5] <> <UNC>
acl_ic_host_intf.arb.req.writedata[6] <> <UNC>
acl_ic_host_intf.arb.req.writedata[7] <> <UNC>
acl_ic_host_intf.arb.req.writedata[8] <> <UNC>
acl_ic_host_intf.arb.req.writedata[9] <> <UNC>
acl_ic_host_intf.arb.req.writedata[10] <> <UNC>
acl_ic_host_intf.arb.req.writedata[11] <> <UNC>
acl_ic_host_intf.arb.req.writedata[12] <> <UNC>
acl_ic_host_intf.arb.req.writedata[13] <> <UNC>
acl_ic_host_intf.arb.req.writedata[14] <> <UNC>
acl_ic_host_intf.arb.req.writedata[15] <> <UNC>
acl_ic_host_intf.arb.req.writedata[16] <> <UNC>
acl_ic_host_intf.arb.req.writedata[17] <> <UNC>
acl_ic_host_intf.arb.req.writedata[18] <> <UNC>
acl_ic_host_intf.arb.req.writedata[19] <> <UNC>
acl_ic_host_intf.arb.req.writedata[20] <> <UNC>
acl_ic_host_intf.arb.req.writedata[21] <> <UNC>
acl_ic_host_intf.arb.req.writedata[22] <> <UNC>
acl_ic_host_intf.arb.req.writedata[23] <> <UNC>
acl_ic_host_intf.arb.req.writedata[24] <> <UNC>
acl_ic_host_intf.arb.req.writedata[25] <> <UNC>
acl_ic_host_intf.arb.req.writedata[26] <> <UNC>
acl_ic_host_intf.arb.req.writedata[27] <> <UNC>
acl_ic_host_intf.arb.req.writedata[28] <> <UNC>
acl_ic_host_intf.arb.req.writedata[29] <> <UNC>
acl_ic_host_intf.arb.req.writedata[30] <> <UNC>
acl_ic_host_intf.arb.req.writedata[31] <> <UNC>
acl_ic_host_intf.arb.req.write <> <UNC>
acl_ic_host_intf.arb.req.read <> <UNC>
acl_ic_host_intf.arb.req.request <> <UNC>
acl_ic_host_intf.arb.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:m[0].arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:m[0].wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.id[1] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:m[0].rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.id[1] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.rrp.data[0] <> m_intf.m_intf.rrp.data[0]
m_intf.rrp.data[1] <> m_intf.m_intf.rrp.data[1]
m_intf.rrp.data[2] <> m_intf.m_intf.rrp.data[2]
m_intf.rrp.data[3] <> m_intf.m_intf.rrp.data[3]
m_intf.rrp.data[4] <> m_intf.m_intf.rrp.data[4]
m_intf.rrp.data[5] <> m_intf.m_intf.rrp.data[5]
m_intf.rrp.data[6] <> m_intf.m_intf.rrp.data[6]
m_intf.rrp.data[7] <> m_intf.m_intf.rrp.data[7]
m_intf.rrp.data[8] <> m_intf.m_intf.rrp.data[8]
m_intf.rrp.data[9] <> m_intf.m_intf.rrp.data[9]
m_intf.rrp.data[10] <> m_intf.m_intf.rrp.data[10]
m_intf.rrp.data[11] <> m_intf.m_intf.rrp.data[11]
m_intf.rrp.data[12] <> m_intf.m_intf.rrp.data[12]
m_intf.rrp.data[13] <> m_intf.m_intf.rrp.data[13]
m_intf.rrp.data[14] <> m_intf.m_intf.rrp.data[14]
m_intf.rrp.data[15] <> m_intf.m_intf.rrp.data[15]
m_intf.rrp.data[16] <> m_intf.m_intf.rrp.data[16]
m_intf.rrp.data[17] <> m_intf.m_intf.rrp.data[17]
m_intf.rrp.data[18] <> m_intf.m_intf.rrp.data[18]
m_intf.rrp.data[19] <> m_intf.m_intf.rrp.data[19]
m_intf.rrp.data[20] <> m_intf.m_intf.rrp.data[20]
m_intf.rrp.data[21] <> m_intf.m_intf.rrp.data[21]
m_intf.rrp.data[22] <> m_intf.m_intf.rrp.data[22]
m_intf.rrp.data[23] <> m_intf.m_intf.rrp.data[23]
m_intf.rrp.data[24] <> m_intf.m_intf.rrp.data[24]
m_intf.rrp.data[25] <> m_intf.m_intf.rrp.data[25]
m_intf.rrp.data[26] <> m_intf.m_intf.rrp.data[26]
m_intf.rrp.data[27] <> m_intf.m_intf.rrp.data[27]
m_intf.rrp.data[28] <> m_intf.m_intf.rrp.data[28]
m_intf.rrp.data[29] <> m_intf.m_intf.rrp.data[29]
m_intf.rrp.data[30] <> m_intf.m_intf.rrp.data[30]
m_intf.rrp.data[31] <> m_intf.m_intf.rrp.data[31]
m_intf.rrp.datavalid <> m_intf.rrp.datavalid
m_intf.wrp.ack <> m_intf.wrp.ack
m_intf.arb.stall <> m_intf.m_intf.arb.stall
arb_intf.req.id[0] <> arb_intf.arb_intf.req.id[0]
arb_intf.req.id[1] <> arb_intf.arb_intf.req.id[1]
arb_intf.req.byteenable[0] <> arb_intf.arb_intf.req.byteenable[0]
arb_intf.req.byteenable[1] <> arb_intf.arb_intf.req.byteenable[1]
arb_intf.req.byteenable[2] <> arb_intf.arb_intf.req.byteenable[2]
arb_intf.req.byteenable[3] <> arb_intf.arb_intf.req.byteenable[3]
arb_intf.req.address[0] <> arb_intf.arb_intf.req.address[0]
arb_intf.req.address[1] <> arb_intf.arb_intf.req.address[1]
arb_intf.req.address[2] <> arb_intf.arb_intf.req.address[2]
arb_intf.req.address[3] <> arb_intf.arb_intf.req.address[3]
arb_intf.req.address[4] <> arb_intf.arb_intf.req.address[4]
arb_intf.req.address[5] <> arb_intf.arb_intf.req.address[5]
arb_intf.req.address[6] <> arb_intf.arb_intf.req.address[6]
arb_intf.req.address[7] <> arb_intf.arb_intf.req.address[7]
arb_intf.req.address[8] <> arb_intf.arb_intf.req.address[8]
arb_intf.req.address[9] <> arb_intf.arb_intf.req.address[9]
arb_intf.req.address[10] <> arb_intf.arb_intf.req.address[10]
arb_intf.req.address[11] <> arb_intf.arb_intf.req.address[11]
arb_intf.req.address[12] <> arb_intf.arb_intf.req.address[12]
arb_intf.req.address[13] <> arb_intf.arb_intf.req.address[13]
arb_intf.req.address[14] <> arb_intf.arb_intf.req.address[14]
arb_intf.req.address[15] <> arb_intf.arb_intf.req.address[15]
arb_intf.req.address[16] <> arb_intf.arb_intf.req.address[16]
arb_intf.req.address[17] <> arb_intf.arb_intf.req.address[17]
arb_intf.req.address[18] <> arb_intf.arb_intf.req.address[18]
arb_intf.req.address[19] <> arb_intf.arb_intf.req.address[19]
arb_intf.req.address[20] <> arb_intf.arb_intf.req.address[20]
arb_intf.req.address[21] <> arb_intf.arb_intf.req.address[21]
arb_intf.req.address[22] <> arb_intf.arb_intf.req.address[22]
arb_intf.req.address[23] <> arb_intf.arb_intf.req.address[23]
arb_intf.req.address[24] <> arb_intf.arb_intf.req.address[24]
arb_intf.req.address[25] <> arb_intf.arb_intf.req.address[25]
arb_intf.req.address[26] <> arb_intf.arb_intf.req.address[26]
arb_intf.req.address[27] <> arb_intf.arb_intf.req.address[27]
arb_intf.req.address[28] <> arb_intf.arb_intf.req.address[28]
arb_intf.req.address[29] <> arb_intf.arb_intf.req.address[29]
arb_intf.req.burstcount[0] <> arb_intf.arb_intf.req.burstcount[0]
arb_intf.req.writedata[0] <> arb_intf.arb_intf.req.writedata[0]
arb_intf.req.writedata[1] <> arb_intf.arb_intf.req.writedata[1]
arb_intf.req.writedata[2] <> arb_intf.arb_intf.req.writedata[2]
arb_intf.req.writedata[3] <> arb_intf.arb_intf.req.writedata[3]
arb_intf.req.writedata[4] <> arb_intf.arb_intf.req.writedata[4]
arb_intf.req.writedata[5] <> arb_intf.arb_intf.req.writedata[5]
arb_intf.req.writedata[6] <> arb_intf.arb_intf.req.writedata[6]
arb_intf.req.writedata[7] <> arb_intf.arb_intf.req.writedata[7]
arb_intf.req.writedata[8] <> arb_intf.arb_intf.req.writedata[8]
arb_intf.req.writedata[9] <> arb_intf.arb_intf.req.writedata[9]
arb_intf.req.writedata[10] <> arb_intf.arb_intf.req.writedata[10]
arb_intf.req.writedata[11] <> arb_intf.arb_intf.req.writedata[11]
arb_intf.req.writedata[12] <> arb_intf.arb_intf.req.writedata[12]
arb_intf.req.writedata[13] <> arb_intf.arb_intf.req.writedata[13]
arb_intf.req.writedata[14] <> arb_intf.arb_intf.req.writedata[14]
arb_intf.req.writedata[15] <> arb_intf.arb_intf.req.writedata[15]
arb_intf.req.writedata[16] <> arb_intf.arb_intf.req.writedata[16]
arb_intf.req.writedata[17] <> arb_intf.arb_intf.req.writedata[17]
arb_intf.req.writedata[18] <> arb_intf.arb_intf.req.writedata[18]
arb_intf.req.writedata[19] <> arb_intf.arb_intf.req.writedata[19]
arb_intf.req.writedata[20] <> arb_intf.arb_intf.req.writedata[20]
arb_intf.req.writedata[21] <> arb_intf.arb_intf.req.writedata[21]
arb_intf.req.writedata[22] <> arb_intf.arb_intf.req.writedata[22]
arb_intf.req.writedata[23] <> arb_intf.arb_intf.req.writedata[23]
arb_intf.req.writedata[24] <> arb_intf.arb_intf.req.writedata[24]
arb_intf.req.writedata[25] <> arb_intf.arb_intf.req.writedata[25]
arb_intf.req.writedata[26] <> arb_intf.arb_intf.req.writedata[26]
arb_intf.req.writedata[27] <> arb_intf.arb_intf.req.writedata[27]
arb_intf.req.writedata[28] <> arb_intf.arb_intf.req.writedata[28]
arb_intf.req.writedata[29] <> arb_intf.arb_intf.req.writedata[29]
arb_intf.req.writedata[30] <> arb_intf.arb_intf.req.writedata[30]
arb_intf.req.writedata[31] <> arb_intf.arb_intf.req.writedata[31]
arb_intf.req.write <> arb_intf.arb_intf.req.write
arb_intf.req.read <> arb_intf.arb_intf.req.read
arb_intf.req.request <> arb_intf.arb_intf.req.request
arb_intf.req.enable <> arb_intf.arb_intf.req.enable


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_intf:m[1].m_intf
acl_ic_host_intf.rrp.data[0] <> <UNC>
acl_ic_host_intf.rrp.data[1] <> <UNC>
acl_ic_host_intf.rrp.data[2] <> <UNC>
acl_ic_host_intf.rrp.data[3] <> <UNC>
acl_ic_host_intf.rrp.data[4] <> <UNC>
acl_ic_host_intf.rrp.data[5] <> <UNC>
acl_ic_host_intf.rrp.data[6] <> <UNC>
acl_ic_host_intf.rrp.data[7] <> <UNC>
acl_ic_host_intf.rrp.data[8] <> <UNC>
acl_ic_host_intf.rrp.data[9] <> <UNC>
acl_ic_host_intf.rrp.data[10] <> <UNC>
acl_ic_host_intf.rrp.data[11] <> <UNC>
acl_ic_host_intf.rrp.data[12] <> <UNC>
acl_ic_host_intf.rrp.data[13] <> <UNC>
acl_ic_host_intf.rrp.data[14] <> <UNC>
acl_ic_host_intf.rrp.data[15] <> <UNC>
acl_ic_host_intf.rrp.data[16] <> <UNC>
acl_ic_host_intf.rrp.data[17] <> <UNC>
acl_ic_host_intf.rrp.data[18] <> <UNC>
acl_ic_host_intf.rrp.data[19] <> <UNC>
acl_ic_host_intf.rrp.data[20] <> <UNC>
acl_ic_host_intf.rrp.data[21] <> <UNC>
acl_ic_host_intf.rrp.data[22] <> <UNC>
acl_ic_host_intf.rrp.data[23] <> <UNC>
acl_ic_host_intf.rrp.data[24] <> <UNC>
acl_ic_host_intf.rrp.data[25] <> <UNC>
acl_ic_host_intf.rrp.data[26] <> <UNC>
acl_ic_host_intf.rrp.data[27] <> <UNC>
acl_ic_host_intf.rrp.data[28] <> <UNC>
acl_ic_host_intf.rrp.data[29] <> <UNC>
acl_ic_host_intf.rrp.data[30] <> <UNC>
acl_ic_host_intf.rrp.data[31] <> <UNC>
acl_ic_host_intf.rrp.datavalid <> <UNC>
acl_ic_host_intf.wrp.ack <> <UNC>
acl_ic_host_intf.arb.stall <> <UNC>
acl_ic_host_intf.arb.req.id[0] <> <UNC>
acl_ic_host_intf.arb.req.id[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[0] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[2] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[3] <> <UNC>
acl_ic_host_intf.arb.req.address[0] <> <UNC>
acl_ic_host_intf.arb.req.address[1] <> <UNC>
acl_ic_host_intf.arb.req.address[2] <> <UNC>
acl_ic_host_intf.arb.req.address[3] <> <UNC>
acl_ic_host_intf.arb.req.address[4] <> <UNC>
acl_ic_host_intf.arb.req.address[5] <> <UNC>
acl_ic_host_intf.arb.req.address[6] <> <UNC>
acl_ic_host_intf.arb.req.address[7] <> <UNC>
acl_ic_host_intf.arb.req.address[8] <> <UNC>
acl_ic_host_intf.arb.req.address[9] <> <UNC>
acl_ic_host_intf.arb.req.address[10] <> <UNC>
acl_ic_host_intf.arb.req.address[11] <> <UNC>
acl_ic_host_intf.arb.req.address[12] <> <UNC>
acl_ic_host_intf.arb.req.address[13] <> <UNC>
acl_ic_host_intf.arb.req.address[14] <> <UNC>
acl_ic_host_intf.arb.req.address[15] <> <UNC>
acl_ic_host_intf.arb.req.address[16] <> <UNC>
acl_ic_host_intf.arb.req.address[17] <> <UNC>
acl_ic_host_intf.arb.req.address[18] <> <UNC>
acl_ic_host_intf.arb.req.address[19] <> <UNC>
acl_ic_host_intf.arb.req.address[20] <> <UNC>
acl_ic_host_intf.arb.req.address[21] <> <UNC>
acl_ic_host_intf.arb.req.address[22] <> <UNC>
acl_ic_host_intf.arb.req.address[23] <> <UNC>
acl_ic_host_intf.arb.req.address[24] <> <UNC>
acl_ic_host_intf.arb.req.address[25] <> <UNC>
acl_ic_host_intf.arb.req.address[26] <> <UNC>
acl_ic_host_intf.arb.req.address[27] <> <UNC>
acl_ic_host_intf.arb.req.address[28] <> <UNC>
acl_ic_host_intf.arb.req.address[29] <> <UNC>
acl_ic_host_intf.arb.req.burstcount[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[1] <> <UNC>
acl_ic_host_intf.arb.req.writedata[2] <> <UNC>
acl_ic_host_intf.arb.req.writedata[3] <> <UNC>
acl_ic_host_intf.arb.req.writedata[4] <> <UNC>
acl_ic_host_intf.arb.req.writedata[5] <> <UNC>
acl_ic_host_intf.arb.req.writedata[6] <> <UNC>
acl_ic_host_intf.arb.req.writedata[7] <> <UNC>
acl_ic_host_intf.arb.req.writedata[8] <> <UNC>
acl_ic_host_intf.arb.req.writedata[9] <> <UNC>
acl_ic_host_intf.arb.req.writedata[10] <> <UNC>
acl_ic_host_intf.arb.req.writedata[11] <> <UNC>
acl_ic_host_intf.arb.req.writedata[12] <> <UNC>
acl_ic_host_intf.arb.req.writedata[13] <> <UNC>
acl_ic_host_intf.arb.req.writedata[14] <> <UNC>
acl_ic_host_intf.arb.req.writedata[15] <> <UNC>
acl_ic_host_intf.arb.req.writedata[16] <> <UNC>
acl_ic_host_intf.arb.req.writedata[17] <> <UNC>
acl_ic_host_intf.arb.req.writedata[18] <> <UNC>
acl_ic_host_intf.arb.req.writedata[19] <> <UNC>
acl_ic_host_intf.arb.req.writedata[20] <> <UNC>
acl_ic_host_intf.arb.req.writedata[21] <> <UNC>
acl_ic_host_intf.arb.req.writedata[22] <> <UNC>
acl_ic_host_intf.arb.req.writedata[23] <> <UNC>
acl_ic_host_intf.arb.req.writedata[24] <> <UNC>
acl_ic_host_intf.arb.req.writedata[25] <> <UNC>
acl_ic_host_intf.arb.req.writedata[26] <> <UNC>
acl_ic_host_intf.arb.req.writedata[27] <> <UNC>
acl_ic_host_intf.arb.req.writedata[28] <> <UNC>
acl_ic_host_intf.arb.req.writedata[29] <> <UNC>
acl_ic_host_intf.arb.req.writedata[30] <> <UNC>
acl_ic_host_intf.arb.req.writedata[31] <> <UNC>
acl_ic_host_intf.arb.req.write <> <UNC>
acl_ic_host_intf.arb.req.read <> <UNC>
acl_ic_host_intf.arb.req.request <> <UNC>
acl_ic_host_intf.arb.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:m[1].arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:m[1].wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.id[1] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:m[1].rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.id[1] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[1].m_endp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.rrp.data[0] <> m_intf.m_intf.rrp.data[0]
m_intf.rrp.data[1] <> m_intf.m_intf.rrp.data[1]
m_intf.rrp.data[2] <> m_intf.m_intf.rrp.data[2]
m_intf.rrp.data[3] <> m_intf.m_intf.rrp.data[3]
m_intf.rrp.data[4] <> m_intf.m_intf.rrp.data[4]
m_intf.rrp.data[5] <> m_intf.m_intf.rrp.data[5]
m_intf.rrp.data[6] <> m_intf.m_intf.rrp.data[6]
m_intf.rrp.data[7] <> m_intf.m_intf.rrp.data[7]
m_intf.rrp.data[8] <> m_intf.m_intf.rrp.data[8]
m_intf.rrp.data[9] <> m_intf.m_intf.rrp.data[9]
m_intf.rrp.data[10] <> m_intf.m_intf.rrp.data[10]
m_intf.rrp.data[11] <> m_intf.m_intf.rrp.data[11]
m_intf.rrp.data[12] <> m_intf.m_intf.rrp.data[12]
m_intf.rrp.data[13] <> m_intf.m_intf.rrp.data[13]
m_intf.rrp.data[14] <> m_intf.m_intf.rrp.data[14]
m_intf.rrp.data[15] <> m_intf.m_intf.rrp.data[15]
m_intf.rrp.data[16] <> m_intf.m_intf.rrp.data[16]
m_intf.rrp.data[17] <> m_intf.m_intf.rrp.data[17]
m_intf.rrp.data[18] <> m_intf.m_intf.rrp.data[18]
m_intf.rrp.data[19] <> m_intf.m_intf.rrp.data[19]
m_intf.rrp.data[20] <> m_intf.m_intf.rrp.data[20]
m_intf.rrp.data[21] <> m_intf.m_intf.rrp.data[21]
m_intf.rrp.data[22] <> m_intf.m_intf.rrp.data[22]
m_intf.rrp.data[23] <> m_intf.m_intf.rrp.data[23]
m_intf.rrp.data[24] <> m_intf.m_intf.rrp.data[24]
m_intf.rrp.data[25] <> m_intf.m_intf.rrp.data[25]
m_intf.rrp.data[26] <> m_intf.m_intf.rrp.data[26]
m_intf.rrp.data[27] <> m_intf.m_intf.rrp.data[27]
m_intf.rrp.data[28] <> m_intf.m_intf.rrp.data[28]
m_intf.rrp.data[29] <> m_intf.m_intf.rrp.data[29]
m_intf.rrp.data[30] <> m_intf.m_intf.rrp.data[30]
m_intf.rrp.data[31] <> m_intf.m_intf.rrp.data[31]
m_intf.rrp.datavalid <> m_intf.rrp.datavalid
m_intf.wrp.ack <> m_intf.wrp.ack
m_intf.arb.stall <> m_intf.m_intf.arb.stall
arb_intf.req.id[0] <> arb_intf.arb_intf.req.id[0]
arb_intf.req.id[1] <> arb_intf.arb_intf.req.id[1]
arb_intf.req.byteenable[0] <> arb_intf.arb_intf.req.byteenable[0]
arb_intf.req.byteenable[1] <> arb_intf.arb_intf.req.byteenable[1]
arb_intf.req.byteenable[2] <> arb_intf.arb_intf.req.byteenable[2]
arb_intf.req.byteenable[3] <> arb_intf.arb_intf.req.byteenable[3]
arb_intf.req.address[0] <> arb_intf.arb_intf.req.address[0]
arb_intf.req.address[1] <> arb_intf.arb_intf.req.address[1]
arb_intf.req.address[2] <> arb_intf.arb_intf.req.address[2]
arb_intf.req.address[3] <> arb_intf.arb_intf.req.address[3]
arb_intf.req.address[4] <> arb_intf.arb_intf.req.address[4]
arb_intf.req.address[5] <> arb_intf.arb_intf.req.address[5]
arb_intf.req.address[6] <> arb_intf.arb_intf.req.address[6]
arb_intf.req.address[7] <> arb_intf.arb_intf.req.address[7]
arb_intf.req.address[8] <> arb_intf.arb_intf.req.address[8]
arb_intf.req.address[9] <> arb_intf.arb_intf.req.address[9]
arb_intf.req.address[10] <> arb_intf.arb_intf.req.address[10]
arb_intf.req.address[11] <> arb_intf.arb_intf.req.address[11]
arb_intf.req.address[12] <> arb_intf.arb_intf.req.address[12]
arb_intf.req.address[13] <> arb_intf.arb_intf.req.address[13]
arb_intf.req.address[14] <> arb_intf.arb_intf.req.address[14]
arb_intf.req.address[15] <> arb_intf.arb_intf.req.address[15]
arb_intf.req.address[16] <> arb_intf.arb_intf.req.address[16]
arb_intf.req.address[17] <> arb_intf.arb_intf.req.address[17]
arb_intf.req.address[18] <> arb_intf.arb_intf.req.address[18]
arb_intf.req.address[19] <> arb_intf.arb_intf.req.address[19]
arb_intf.req.address[20] <> arb_intf.arb_intf.req.address[20]
arb_intf.req.address[21] <> arb_intf.arb_intf.req.address[21]
arb_intf.req.address[22] <> arb_intf.arb_intf.req.address[22]
arb_intf.req.address[23] <> arb_intf.arb_intf.req.address[23]
arb_intf.req.address[24] <> arb_intf.arb_intf.req.address[24]
arb_intf.req.address[25] <> arb_intf.arb_intf.req.address[25]
arb_intf.req.address[26] <> arb_intf.arb_intf.req.address[26]
arb_intf.req.address[27] <> arb_intf.arb_intf.req.address[27]
arb_intf.req.address[28] <> arb_intf.arb_intf.req.address[28]
arb_intf.req.address[29] <> arb_intf.arb_intf.req.address[29]
arb_intf.req.burstcount[0] <> arb_intf.arb_intf.req.burstcount[0]
arb_intf.req.writedata[0] <> arb_intf.arb_intf.req.writedata[0]
arb_intf.req.writedata[1] <> arb_intf.arb_intf.req.writedata[1]
arb_intf.req.writedata[2] <> arb_intf.arb_intf.req.writedata[2]
arb_intf.req.writedata[3] <> arb_intf.arb_intf.req.writedata[3]
arb_intf.req.writedata[4] <> arb_intf.arb_intf.req.writedata[4]
arb_intf.req.writedata[5] <> arb_intf.arb_intf.req.writedata[5]
arb_intf.req.writedata[6] <> arb_intf.arb_intf.req.writedata[6]
arb_intf.req.writedata[7] <> arb_intf.arb_intf.req.writedata[7]
arb_intf.req.writedata[8] <> arb_intf.arb_intf.req.writedata[8]
arb_intf.req.writedata[9] <> arb_intf.arb_intf.req.writedata[9]
arb_intf.req.writedata[10] <> arb_intf.arb_intf.req.writedata[10]
arb_intf.req.writedata[11] <> arb_intf.arb_intf.req.writedata[11]
arb_intf.req.writedata[12] <> arb_intf.arb_intf.req.writedata[12]
arb_intf.req.writedata[13] <> arb_intf.arb_intf.req.writedata[13]
arb_intf.req.writedata[14] <> arb_intf.arb_intf.req.writedata[14]
arb_intf.req.writedata[15] <> arb_intf.arb_intf.req.writedata[15]
arb_intf.req.writedata[16] <> arb_intf.arb_intf.req.writedata[16]
arb_intf.req.writedata[17] <> arb_intf.arb_intf.req.writedata[17]
arb_intf.req.writedata[18] <> arb_intf.arb_intf.req.writedata[18]
arb_intf.req.writedata[19] <> arb_intf.arb_intf.req.writedata[19]
arb_intf.req.writedata[20] <> arb_intf.arb_intf.req.writedata[20]
arb_intf.req.writedata[21] <> arb_intf.arb_intf.req.writedata[21]
arb_intf.req.writedata[22] <> arb_intf.arb_intf.req.writedata[22]
arb_intf.req.writedata[23] <> arb_intf.arb_intf.req.writedata[23]
arb_intf.req.writedata[24] <> arb_intf.arb_intf.req.writedata[24]
arb_intf.req.writedata[25] <> arb_intf.arb_intf.req.writedata[25]
arb_intf.req.writedata[26] <> arb_intf.arb_intf.req.writedata[26]
arb_intf.req.writedata[27] <> arb_intf.arb_intf.req.writedata[27]
arb_intf.req.writedata[28] <> arb_intf.arb_intf.req.writedata[28]
arb_intf.req.writedata[29] <> arb_intf.arb_intf.req.writedata[29]
arb_intf.req.writedata[30] <> arb_intf.arb_intf.req.writedata[30]
arb_intf.req.writedata[31] <> arb_intf.arb_intf.req.writedata[31]
arb_intf.req.write <> arb_intf.arb_intf.req.write
arb_intf.req.read <> arb_intf.arb_intf.req.read
arb_intf.req.request <> arb_intf.arb_intf.req.request
arb_intf.req.enable <> arb_intf.arb_intf.req.enable


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_intf:m[2].m_intf
acl_ic_host_intf.rrp.data[0] <> <UNC>
acl_ic_host_intf.rrp.data[1] <> <UNC>
acl_ic_host_intf.rrp.data[2] <> <UNC>
acl_ic_host_intf.rrp.data[3] <> <UNC>
acl_ic_host_intf.rrp.data[4] <> <UNC>
acl_ic_host_intf.rrp.data[5] <> <UNC>
acl_ic_host_intf.rrp.data[6] <> <UNC>
acl_ic_host_intf.rrp.data[7] <> <UNC>
acl_ic_host_intf.rrp.data[8] <> <UNC>
acl_ic_host_intf.rrp.data[9] <> <UNC>
acl_ic_host_intf.rrp.data[10] <> <UNC>
acl_ic_host_intf.rrp.data[11] <> <UNC>
acl_ic_host_intf.rrp.data[12] <> <UNC>
acl_ic_host_intf.rrp.data[13] <> <UNC>
acl_ic_host_intf.rrp.data[14] <> <UNC>
acl_ic_host_intf.rrp.data[15] <> <UNC>
acl_ic_host_intf.rrp.data[16] <> <UNC>
acl_ic_host_intf.rrp.data[17] <> <UNC>
acl_ic_host_intf.rrp.data[18] <> <UNC>
acl_ic_host_intf.rrp.data[19] <> <UNC>
acl_ic_host_intf.rrp.data[20] <> <UNC>
acl_ic_host_intf.rrp.data[21] <> <UNC>
acl_ic_host_intf.rrp.data[22] <> <UNC>
acl_ic_host_intf.rrp.data[23] <> <UNC>
acl_ic_host_intf.rrp.data[24] <> <UNC>
acl_ic_host_intf.rrp.data[25] <> <UNC>
acl_ic_host_intf.rrp.data[26] <> <UNC>
acl_ic_host_intf.rrp.data[27] <> <UNC>
acl_ic_host_intf.rrp.data[28] <> <UNC>
acl_ic_host_intf.rrp.data[29] <> <UNC>
acl_ic_host_intf.rrp.data[30] <> <UNC>
acl_ic_host_intf.rrp.data[31] <> <UNC>
acl_ic_host_intf.rrp.datavalid <> <UNC>
acl_ic_host_intf.wrp.ack <> <UNC>
acl_ic_host_intf.arb.stall <> <UNC>
acl_ic_host_intf.arb.req.id[0] <> <UNC>
acl_ic_host_intf.arb.req.id[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[0] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[2] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[3] <> <UNC>
acl_ic_host_intf.arb.req.address[0] <> <UNC>
acl_ic_host_intf.arb.req.address[1] <> <UNC>
acl_ic_host_intf.arb.req.address[2] <> <UNC>
acl_ic_host_intf.arb.req.address[3] <> <UNC>
acl_ic_host_intf.arb.req.address[4] <> <UNC>
acl_ic_host_intf.arb.req.address[5] <> <UNC>
acl_ic_host_intf.arb.req.address[6] <> <UNC>
acl_ic_host_intf.arb.req.address[7] <> <UNC>
acl_ic_host_intf.arb.req.address[8] <> <UNC>
acl_ic_host_intf.arb.req.address[9] <> <UNC>
acl_ic_host_intf.arb.req.address[10] <> <UNC>
acl_ic_host_intf.arb.req.address[11] <> <UNC>
acl_ic_host_intf.arb.req.address[12] <> <UNC>
acl_ic_host_intf.arb.req.address[13] <> <UNC>
acl_ic_host_intf.arb.req.address[14] <> <UNC>
acl_ic_host_intf.arb.req.address[15] <> <UNC>
acl_ic_host_intf.arb.req.address[16] <> <UNC>
acl_ic_host_intf.arb.req.address[17] <> <UNC>
acl_ic_host_intf.arb.req.address[18] <> <UNC>
acl_ic_host_intf.arb.req.address[19] <> <UNC>
acl_ic_host_intf.arb.req.address[20] <> <UNC>
acl_ic_host_intf.arb.req.address[21] <> <UNC>
acl_ic_host_intf.arb.req.address[22] <> <UNC>
acl_ic_host_intf.arb.req.address[23] <> <UNC>
acl_ic_host_intf.arb.req.address[24] <> <UNC>
acl_ic_host_intf.arb.req.address[25] <> <UNC>
acl_ic_host_intf.arb.req.address[26] <> <UNC>
acl_ic_host_intf.arb.req.address[27] <> <UNC>
acl_ic_host_intf.arb.req.address[28] <> <UNC>
acl_ic_host_intf.arb.req.address[29] <> <UNC>
acl_ic_host_intf.arb.req.burstcount[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[1] <> <UNC>
acl_ic_host_intf.arb.req.writedata[2] <> <UNC>
acl_ic_host_intf.arb.req.writedata[3] <> <UNC>
acl_ic_host_intf.arb.req.writedata[4] <> <UNC>
acl_ic_host_intf.arb.req.writedata[5] <> <UNC>
acl_ic_host_intf.arb.req.writedata[6] <> <UNC>
acl_ic_host_intf.arb.req.writedata[7] <> <UNC>
acl_ic_host_intf.arb.req.writedata[8] <> <UNC>
acl_ic_host_intf.arb.req.writedata[9] <> <UNC>
acl_ic_host_intf.arb.req.writedata[10] <> <UNC>
acl_ic_host_intf.arb.req.writedata[11] <> <UNC>
acl_ic_host_intf.arb.req.writedata[12] <> <UNC>
acl_ic_host_intf.arb.req.writedata[13] <> <UNC>
acl_ic_host_intf.arb.req.writedata[14] <> <UNC>
acl_ic_host_intf.arb.req.writedata[15] <> <UNC>
acl_ic_host_intf.arb.req.writedata[16] <> <UNC>
acl_ic_host_intf.arb.req.writedata[17] <> <UNC>
acl_ic_host_intf.arb.req.writedata[18] <> <UNC>
acl_ic_host_intf.arb.req.writedata[19] <> <UNC>
acl_ic_host_intf.arb.req.writedata[20] <> <UNC>
acl_ic_host_intf.arb.req.writedata[21] <> <UNC>
acl_ic_host_intf.arb.req.writedata[22] <> <UNC>
acl_ic_host_intf.arb.req.writedata[23] <> <UNC>
acl_ic_host_intf.arb.req.writedata[24] <> <UNC>
acl_ic_host_intf.arb.req.writedata[25] <> <UNC>
acl_ic_host_intf.arb.req.writedata[26] <> <UNC>
acl_ic_host_intf.arb.req.writedata[27] <> <UNC>
acl_ic_host_intf.arb.req.writedata[28] <> <UNC>
acl_ic_host_intf.arb.req.writedata[29] <> <UNC>
acl_ic_host_intf.arb.req.writedata[30] <> <UNC>
acl_ic_host_intf.arb.req.writedata[31] <> <UNC>
acl_ic_host_intf.arb.req.write <> <UNC>
acl_ic_host_intf.arb.req.read <> <UNC>
acl_ic_host_intf.arb.req.request <> <UNC>
acl_ic_host_intf.arb.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:m[2].arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:m[2].wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.id[1] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:m[2].rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.id[1] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[2].m_endp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.rrp.data[0] <> m_intf.m_intf.rrp.data[0]
m_intf.rrp.data[1] <> m_intf.m_intf.rrp.data[1]
m_intf.rrp.data[2] <> m_intf.m_intf.rrp.data[2]
m_intf.rrp.data[3] <> m_intf.m_intf.rrp.data[3]
m_intf.rrp.data[4] <> m_intf.m_intf.rrp.data[4]
m_intf.rrp.data[5] <> m_intf.m_intf.rrp.data[5]
m_intf.rrp.data[6] <> m_intf.m_intf.rrp.data[6]
m_intf.rrp.data[7] <> m_intf.m_intf.rrp.data[7]
m_intf.rrp.data[8] <> m_intf.m_intf.rrp.data[8]
m_intf.rrp.data[9] <> m_intf.m_intf.rrp.data[9]
m_intf.rrp.data[10] <> m_intf.m_intf.rrp.data[10]
m_intf.rrp.data[11] <> m_intf.m_intf.rrp.data[11]
m_intf.rrp.data[12] <> m_intf.m_intf.rrp.data[12]
m_intf.rrp.data[13] <> m_intf.m_intf.rrp.data[13]
m_intf.rrp.data[14] <> m_intf.m_intf.rrp.data[14]
m_intf.rrp.data[15] <> m_intf.m_intf.rrp.data[15]
m_intf.rrp.data[16] <> m_intf.m_intf.rrp.data[16]
m_intf.rrp.data[17] <> m_intf.m_intf.rrp.data[17]
m_intf.rrp.data[18] <> m_intf.m_intf.rrp.data[18]
m_intf.rrp.data[19] <> m_intf.m_intf.rrp.data[19]
m_intf.rrp.data[20] <> m_intf.m_intf.rrp.data[20]
m_intf.rrp.data[21] <> m_intf.m_intf.rrp.data[21]
m_intf.rrp.data[22] <> m_intf.m_intf.rrp.data[22]
m_intf.rrp.data[23] <> m_intf.m_intf.rrp.data[23]
m_intf.rrp.data[24] <> m_intf.m_intf.rrp.data[24]
m_intf.rrp.data[25] <> m_intf.m_intf.rrp.data[25]
m_intf.rrp.data[26] <> m_intf.m_intf.rrp.data[26]
m_intf.rrp.data[27] <> m_intf.m_intf.rrp.data[27]
m_intf.rrp.data[28] <> m_intf.m_intf.rrp.data[28]
m_intf.rrp.data[29] <> m_intf.m_intf.rrp.data[29]
m_intf.rrp.data[30] <> m_intf.m_intf.rrp.data[30]
m_intf.rrp.data[31] <> m_intf.m_intf.rrp.data[31]
m_intf.rrp.datavalid <> m_intf.rrp.datavalid
m_intf.wrp.ack <> m_intf.wrp.ack
m_intf.arb.stall <> m_intf.m_intf.arb.stall
arb_intf.req.id[0] <> arb_intf.arb_intf.req.id[0]
arb_intf.req.id[1] <> arb_intf.arb_intf.req.id[1]
arb_intf.req.byteenable[0] <> arb_intf.arb_intf.req.byteenable[0]
arb_intf.req.byteenable[1] <> arb_intf.arb_intf.req.byteenable[1]
arb_intf.req.byteenable[2] <> arb_intf.arb_intf.req.byteenable[2]
arb_intf.req.byteenable[3] <> arb_intf.arb_intf.req.byteenable[3]
arb_intf.req.address[0] <> arb_intf.arb_intf.req.address[0]
arb_intf.req.address[1] <> arb_intf.arb_intf.req.address[1]
arb_intf.req.address[2] <> arb_intf.arb_intf.req.address[2]
arb_intf.req.address[3] <> arb_intf.arb_intf.req.address[3]
arb_intf.req.address[4] <> arb_intf.arb_intf.req.address[4]
arb_intf.req.address[5] <> arb_intf.arb_intf.req.address[5]
arb_intf.req.address[6] <> arb_intf.arb_intf.req.address[6]
arb_intf.req.address[7] <> arb_intf.arb_intf.req.address[7]
arb_intf.req.address[8] <> arb_intf.arb_intf.req.address[8]
arb_intf.req.address[9] <> arb_intf.arb_intf.req.address[9]
arb_intf.req.address[10] <> arb_intf.arb_intf.req.address[10]
arb_intf.req.address[11] <> arb_intf.arb_intf.req.address[11]
arb_intf.req.address[12] <> arb_intf.arb_intf.req.address[12]
arb_intf.req.address[13] <> arb_intf.arb_intf.req.address[13]
arb_intf.req.address[14] <> arb_intf.arb_intf.req.address[14]
arb_intf.req.address[15] <> arb_intf.arb_intf.req.address[15]
arb_intf.req.address[16] <> arb_intf.arb_intf.req.address[16]
arb_intf.req.address[17] <> arb_intf.arb_intf.req.address[17]
arb_intf.req.address[18] <> arb_intf.arb_intf.req.address[18]
arb_intf.req.address[19] <> arb_intf.arb_intf.req.address[19]
arb_intf.req.address[20] <> arb_intf.arb_intf.req.address[20]
arb_intf.req.address[21] <> arb_intf.arb_intf.req.address[21]
arb_intf.req.address[22] <> arb_intf.arb_intf.req.address[22]
arb_intf.req.address[23] <> arb_intf.arb_intf.req.address[23]
arb_intf.req.address[24] <> arb_intf.arb_intf.req.address[24]
arb_intf.req.address[25] <> arb_intf.arb_intf.req.address[25]
arb_intf.req.address[26] <> arb_intf.arb_intf.req.address[26]
arb_intf.req.address[27] <> arb_intf.arb_intf.req.address[27]
arb_intf.req.address[28] <> arb_intf.arb_intf.req.address[28]
arb_intf.req.address[29] <> arb_intf.arb_intf.req.address[29]
arb_intf.req.burstcount[0] <> arb_intf.arb_intf.req.burstcount[0]
arb_intf.req.writedata[0] <> arb_intf.arb_intf.req.writedata[0]
arb_intf.req.writedata[1] <> arb_intf.arb_intf.req.writedata[1]
arb_intf.req.writedata[2] <> arb_intf.arb_intf.req.writedata[2]
arb_intf.req.writedata[3] <> arb_intf.arb_intf.req.writedata[3]
arb_intf.req.writedata[4] <> arb_intf.arb_intf.req.writedata[4]
arb_intf.req.writedata[5] <> arb_intf.arb_intf.req.writedata[5]
arb_intf.req.writedata[6] <> arb_intf.arb_intf.req.writedata[6]
arb_intf.req.writedata[7] <> arb_intf.arb_intf.req.writedata[7]
arb_intf.req.writedata[8] <> arb_intf.arb_intf.req.writedata[8]
arb_intf.req.writedata[9] <> arb_intf.arb_intf.req.writedata[9]
arb_intf.req.writedata[10] <> arb_intf.arb_intf.req.writedata[10]
arb_intf.req.writedata[11] <> arb_intf.arb_intf.req.writedata[11]
arb_intf.req.writedata[12] <> arb_intf.arb_intf.req.writedata[12]
arb_intf.req.writedata[13] <> arb_intf.arb_intf.req.writedata[13]
arb_intf.req.writedata[14] <> arb_intf.arb_intf.req.writedata[14]
arb_intf.req.writedata[15] <> arb_intf.arb_intf.req.writedata[15]
arb_intf.req.writedata[16] <> arb_intf.arb_intf.req.writedata[16]
arb_intf.req.writedata[17] <> arb_intf.arb_intf.req.writedata[17]
arb_intf.req.writedata[18] <> arb_intf.arb_intf.req.writedata[18]
arb_intf.req.writedata[19] <> arb_intf.arb_intf.req.writedata[19]
arb_intf.req.writedata[20] <> arb_intf.arb_intf.req.writedata[20]
arb_intf.req.writedata[21] <> arb_intf.arb_intf.req.writedata[21]
arb_intf.req.writedata[22] <> arb_intf.arb_intf.req.writedata[22]
arb_intf.req.writedata[23] <> arb_intf.arb_intf.req.writedata[23]
arb_intf.req.writedata[24] <> arb_intf.arb_intf.req.writedata[24]
arb_intf.req.writedata[25] <> arb_intf.arb_intf.req.writedata[25]
arb_intf.req.writedata[26] <> arb_intf.arb_intf.req.writedata[26]
arb_intf.req.writedata[27] <> arb_intf.arb_intf.req.writedata[27]
arb_intf.req.writedata[28] <> arb_intf.arb_intf.req.writedata[28]
arb_intf.req.writedata[29] <> arb_intf.arb_intf.req.writedata[29]
arb_intf.req.writedata[30] <> arb_intf.arb_intf.req.writedata[30]
arb_intf.req.writedata[31] <> arb_intf.arb_intf.req.writedata[31]
arb_intf.req.write <> arb_intf.arb_intf.req.write
arb_intf.req.read <> arb_intf.arb_intf.req.read
arb_intf.req.request <> arb_intf.arb_intf.req.request
arb_intf.req.enable <> arb_intf.arb_intf.req.enable


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_intf:m[3].m_intf
acl_ic_host_intf.rrp.data[0] <> <UNC>
acl_ic_host_intf.rrp.data[1] <> <UNC>
acl_ic_host_intf.rrp.data[2] <> <UNC>
acl_ic_host_intf.rrp.data[3] <> <UNC>
acl_ic_host_intf.rrp.data[4] <> <UNC>
acl_ic_host_intf.rrp.data[5] <> <UNC>
acl_ic_host_intf.rrp.data[6] <> <UNC>
acl_ic_host_intf.rrp.data[7] <> <UNC>
acl_ic_host_intf.rrp.data[8] <> <UNC>
acl_ic_host_intf.rrp.data[9] <> <UNC>
acl_ic_host_intf.rrp.data[10] <> <UNC>
acl_ic_host_intf.rrp.data[11] <> <UNC>
acl_ic_host_intf.rrp.data[12] <> <UNC>
acl_ic_host_intf.rrp.data[13] <> <UNC>
acl_ic_host_intf.rrp.data[14] <> <UNC>
acl_ic_host_intf.rrp.data[15] <> <UNC>
acl_ic_host_intf.rrp.data[16] <> <UNC>
acl_ic_host_intf.rrp.data[17] <> <UNC>
acl_ic_host_intf.rrp.data[18] <> <UNC>
acl_ic_host_intf.rrp.data[19] <> <UNC>
acl_ic_host_intf.rrp.data[20] <> <UNC>
acl_ic_host_intf.rrp.data[21] <> <UNC>
acl_ic_host_intf.rrp.data[22] <> <UNC>
acl_ic_host_intf.rrp.data[23] <> <UNC>
acl_ic_host_intf.rrp.data[24] <> <UNC>
acl_ic_host_intf.rrp.data[25] <> <UNC>
acl_ic_host_intf.rrp.data[26] <> <UNC>
acl_ic_host_intf.rrp.data[27] <> <UNC>
acl_ic_host_intf.rrp.data[28] <> <UNC>
acl_ic_host_intf.rrp.data[29] <> <UNC>
acl_ic_host_intf.rrp.data[30] <> <UNC>
acl_ic_host_intf.rrp.data[31] <> <UNC>
acl_ic_host_intf.rrp.datavalid <> <UNC>
acl_ic_host_intf.wrp.ack <> <UNC>
acl_ic_host_intf.arb.stall <> <UNC>
acl_ic_host_intf.arb.req.id[0] <> <UNC>
acl_ic_host_intf.arb.req.id[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[0] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[1] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[2] <> <UNC>
acl_ic_host_intf.arb.req.byteenable[3] <> <UNC>
acl_ic_host_intf.arb.req.address[0] <> <UNC>
acl_ic_host_intf.arb.req.address[1] <> <UNC>
acl_ic_host_intf.arb.req.address[2] <> <UNC>
acl_ic_host_intf.arb.req.address[3] <> <UNC>
acl_ic_host_intf.arb.req.address[4] <> <UNC>
acl_ic_host_intf.arb.req.address[5] <> <UNC>
acl_ic_host_intf.arb.req.address[6] <> <UNC>
acl_ic_host_intf.arb.req.address[7] <> <UNC>
acl_ic_host_intf.arb.req.address[8] <> <UNC>
acl_ic_host_intf.arb.req.address[9] <> <UNC>
acl_ic_host_intf.arb.req.address[10] <> <UNC>
acl_ic_host_intf.arb.req.address[11] <> <UNC>
acl_ic_host_intf.arb.req.address[12] <> <UNC>
acl_ic_host_intf.arb.req.address[13] <> <UNC>
acl_ic_host_intf.arb.req.address[14] <> <UNC>
acl_ic_host_intf.arb.req.address[15] <> <UNC>
acl_ic_host_intf.arb.req.address[16] <> <UNC>
acl_ic_host_intf.arb.req.address[17] <> <UNC>
acl_ic_host_intf.arb.req.address[18] <> <UNC>
acl_ic_host_intf.arb.req.address[19] <> <UNC>
acl_ic_host_intf.arb.req.address[20] <> <UNC>
acl_ic_host_intf.arb.req.address[21] <> <UNC>
acl_ic_host_intf.arb.req.address[22] <> <UNC>
acl_ic_host_intf.arb.req.address[23] <> <UNC>
acl_ic_host_intf.arb.req.address[24] <> <UNC>
acl_ic_host_intf.arb.req.address[25] <> <UNC>
acl_ic_host_intf.arb.req.address[26] <> <UNC>
acl_ic_host_intf.arb.req.address[27] <> <UNC>
acl_ic_host_intf.arb.req.address[28] <> <UNC>
acl_ic_host_intf.arb.req.address[29] <> <UNC>
acl_ic_host_intf.arb.req.burstcount[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[0] <> <UNC>
acl_ic_host_intf.arb.req.writedata[1] <> <UNC>
acl_ic_host_intf.arb.req.writedata[2] <> <UNC>
acl_ic_host_intf.arb.req.writedata[3] <> <UNC>
acl_ic_host_intf.arb.req.writedata[4] <> <UNC>
acl_ic_host_intf.arb.req.writedata[5] <> <UNC>
acl_ic_host_intf.arb.req.writedata[6] <> <UNC>
acl_ic_host_intf.arb.req.writedata[7] <> <UNC>
acl_ic_host_intf.arb.req.writedata[8] <> <UNC>
acl_ic_host_intf.arb.req.writedata[9] <> <UNC>
acl_ic_host_intf.arb.req.writedata[10] <> <UNC>
acl_ic_host_intf.arb.req.writedata[11] <> <UNC>
acl_ic_host_intf.arb.req.writedata[12] <> <UNC>
acl_ic_host_intf.arb.req.writedata[13] <> <UNC>
acl_ic_host_intf.arb.req.writedata[14] <> <UNC>
acl_ic_host_intf.arb.req.writedata[15] <> <UNC>
acl_ic_host_intf.arb.req.writedata[16] <> <UNC>
acl_ic_host_intf.arb.req.writedata[17] <> <UNC>
acl_ic_host_intf.arb.req.writedata[18] <> <UNC>
acl_ic_host_intf.arb.req.writedata[19] <> <UNC>
acl_ic_host_intf.arb.req.writedata[20] <> <UNC>
acl_ic_host_intf.arb.req.writedata[21] <> <UNC>
acl_ic_host_intf.arb.req.writedata[22] <> <UNC>
acl_ic_host_intf.arb.req.writedata[23] <> <UNC>
acl_ic_host_intf.arb.req.writedata[24] <> <UNC>
acl_ic_host_intf.arb.req.writedata[25] <> <UNC>
acl_ic_host_intf.arb.req.writedata[26] <> <UNC>
acl_ic_host_intf.arb.req.writedata[27] <> <UNC>
acl_ic_host_intf.arb.req.writedata[28] <> <UNC>
acl_ic_host_intf.arb.req.writedata[29] <> <UNC>
acl_ic_host_intf.arb.req.writedata[30] <> <UNC>
acl_ic_host_intf.arb.req.writedata[31] <> <UNC>
acl_ic_host_intf.arb.req.write <> <UNC>
acl_ic_host_intf.arb.req.read <> <UNC>
acl_ic_host_intf.arb.req.request <> <UNC>
acl_ic_host_intf.arb.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:m[3].arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:m[3].wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.id[1] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:m[3].rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.id[1] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[3].m_endp
clock => ~NO_FANOUT~
resetn => ~NO_FANOUT~
m_intf.rrp.data[0] <> m_intf.m_intf.rrp.data[0]
m_intf.rrp.data[1] <> m_intf.m_intf.rrp.data[1]
m_intf.rrp.data[2] <> m_intf.m_intf.rrp.data[2]
m_intf.rrp.data[3] <> m_intf.m_intf.rrp.data[3]
m_intf.rrp.data[4] <> m_intf.m_intf.rrp.data[4]
m_intf.rrp.data[5] <> m_intf.m_intf.rrp.data[5]
m_intf.rrp.data[6] <> m_intf.m_intf.rrp.data[6]
m_intf.rrp.data[7] <> m_intf.m_intf.rrp.data[7]
m_intf.rrp.data[8] <> m_intf.m_intf.rrp.data[8]
m_intf.rrp.data[9] <> m_intf.m_intf.rrp.data[9]
m_intf.rrp.data[10] <> m_intf.m_intf.rrp.data[10]
m_intf.rrp.data[11] <> m_intf.m_intf.rrp.data[11]
m_intf.rrp.data[12] <> m_intf.m_intf.rrp.data[12]
m_intf.rrp.data[13] <> m_intf.m_intf.rrp.data[13]
m_intf.rrp.data[14] <> m_intf.m_intf.rrp.data[14]
m_intf.rrp.data[15] <> m_intf.m_intf.rrp.data[15]
m_intf.rrp.data[16] <> m_intf.m_intf.rrp.data[16]
m_intf.rrp.data[17] <> m_intf.m_intf.rrp.data[17]
m_intf.rrp.data[18] <> m_intf.m_intf.rrp.data[18]
m_intf.rrp.data[19] <> m_intf.m_intf.rrp.data[19]
m_intf.rrp.data[20] <> m_intf.m_intf.rrp.data[20]
m_intf.rrp.data[21] <> m_intf.m_intf.rrp.data[21]
m_intf.rrp.data[22] <> m_intf.m_intf.rrp.data[22]
m_intf.rrp.data[23] <> m_intf.m_intf.rrp.data[23]
m_intf.rrp.data[24] <> m_intf.m_intf.rrp.data[24]
m_intf.rrp.data[25] <> m_intf.m_intf.rrp.data[25]
m_intf.rrp.data[26] <> m_intf.m_intf.rrp.data[26]
m_intf.rrp.data[27] <> m_intf.m_intf.rrp.data[27]
m_intf.rrp.data[28] <> m_intf.m_intf.rrp.data[28]
m_intf.rrp.data[29] <> m_intf.m_intf.rrp.data[29]
m_intf.rrp.data[30] <> m_intf.m_intf.rrp.data[30]
m_intf.rrp.data[31] <> m_intf.m_intf.rrp.data[31]
m_intf.rrp.datavalid <> m_intf.rrp.datavalid
m_intf.wrp.ack <> m_intf.wrp.ack
m_intf.arb.stall <> m_intf.m_intf.arb.stall
arb_intf.req.id[0] <> arb_intf.arb_intf.req.id[0]
arb_intf.req.id[1] <> arb_intf.arb_intf.req.id[1]
arb_intf.req.byteenable[0] <> arb_intf.arb_intf.req.byteenable[0]
arb_intf.req.byteenable[1] <> arb_intf.arb_intf.req.byteenable[1]
arb_intf.req.byteenable[2] <> arb_intf.arb_intf.req.byteenable[2]
arb_intf.req.byteenable[3] <> arb_intf.arb_intf.req.byteenable[3]
arb_intf.req.address[0] <> arb_intf.arb_intf.req.address[0]
arb_intf.req.address[1] <> arb_intf.arb_intf.req.address[1]
arb_intf.req.address[2] <> arb_intf.arb_intf.req.address[2]
arb_intf.req.address[3] <> arb_intf.arb_intf.req.address[3]
arb_intf.req.address[4] <> arb_intf.arb_intf.req.address[4]
arb_intf.req.address[5] <> arb_intf.arb_intf.req.address[5]
arb_intf.req.address[6] <> arb_intf.arb_intf.req.address[6]
arb_intf.req.address[7] <> arb_intf.arb_intf.req.address[7]
arb_intf.req.address[8] <> arb_intf.arb_intf.req.address[8]
arb_intf.req.address[9] <> arb_intf.arb_intf.req.address[9]
arb_intf.req.address[10] <> arb_intf.arb_intf.req.address[10]
arb_intf.req.address[11] <> arb_intf.arb_intf.req.address[11]
arb_intf.req.address[12] <> arb_intf.arb_intf.req.address[12]
arb_intf.req.address[13] <> arb_intf.arb_intf.req.address[13]
arb_intf.req.address[14] <> arb_intf.arb_intf.req.address[14]
arb_intf.req.address[15] <> arb_intf.arb_intf.req.address[15]
arb_intf.req.address[16] <> arb_intf.arb_intf.req.address[16]
arb_intf.req.address[17] <> arb_intf.arb_intf.req.address[17]
arb_intf.req.address[18] <> arb_intf.arb_intf.req.address[18]
arb_intf.req.address[19] <> arb_intf.arb_intf.req.address[19]
arb_intf.req.address[20] <> arb_intf.arb_intf.req.address[20]
arb_intf.req.address[21] <> arb_intf.arb_intf.req.address[21]
arb_intf.req.address[22] <> arb_intf.arb_intf.req.address[22]
arb_intf.req.address[23] <> arb_intf.arb_intf.req.address[23]
arb_intf.req.address[24] <> arb_intf.arb_intf.req.address[24]
arb_intf.req.address[25] <> arb_intf.arb_intf.req.address[25]
arb_intf.req.address[26] <> arb_intf.arb_intf.req.address[26]
arb_intf.req.address[27] <> arb_intf.arb_intf.req.address[27]
arb_intf.req.address[28] <> arb_intf.arb_intf.req.address[28]
arb_intf.req.address[29] <> arb_intf.arb_intf.req.address[29]
arb_intf.req.burstcount[0] <> arb_intf.arb_intf.req.burstcount[0]
arb_intf.req.writedata[0] <> arb_intf.arb_intf.req.writedata[0]
arb_intf.req.writedata[1] <> arb_intf.arb_intf.req.writedata[1]
arb_intf.req.writedata[2] <> arb_intf.arb_intf.req.writedata[2]
arb_intf.req.writedata[3] <> arb_intf.arb_intf.req.writedata[3]
arb_intf.req.writedata[4] <> arb_intf.arb_intf.req.writedata[4]
arb_intf.req.writedata[5] <> arb_intf.arb_intf.req.writedata[5]
arb_intf.req.writedata[6] <> arb_intf.arb_intf.req.writedata[6]
arb_intf.req.writedata[7] <> arb_intf.arb_intf.req.writedata[7]
arb_intf.req.writedata[8] <> arb_intf.arb_intf.req.writedata[8]
arb_intf.req.writedata[9] <> arb_intf.arb_intf.req.writedata[9]
arb_intf.req.writedata[10] <> arb_intf.arb_intf.req.writedata[10]
arb_intf.req.writedata[11] <> arb_intf.arb_intf.req.writedata[11]
arb_intf.req.writedata[12] <> arb_intf.arb_intf.req.writedata[12]
arb_intf.req.writedata[13] <> arb_intf.arb_intf.req.writedata[13]
arb_intf.req.writedata[14] <> arb_intf.arb_intf.req.writedata[14]
arb_intf.req.writedata[15] <> arb_intf.arb_intf.req.writedata[15]
arb_intf.req.writedata[16] <> arb_intf.arb_intf.req.writedata[16]
arb_intf.req.writedata[17] <> arb_intf.arb_intf.req.writedata[17]
arb_intf.req.writedata[18] <> arb_intf.arb_intf.req.writedata[18]
arb_intf.req.writedata[19] <> arb_intf.arb_intf.req.writedata[19]
arb_intf.req.writedata[20] <> arb_intf.arb_intf.req.writedata[20]
arb_intf.req.writedata[21] <> arb_intf.arb_intf.req.writedata[21]
arb_intf.req.writedata[22] <> arb_intf.arb_intf.req.writedata[22]
arb_intf.req.writedata[23] <> arb_intf.arb_intf.req.writedata[23]
arb_intf.req.writedata[24] <> arb_intf.arb_intf.req.writedata[24]
arb_intf.req.writedata[25] <> arb_intf.arb_intf.req.writedata[25]
arb_intf.req.writedata[26] <> arb_intf.arb_intf.req.writedata[26]
arb_intf.req.writedata[27] <> arb_intf.arb_intf.req.writedata[27]
arb_intf.req.writedata[28] <> arb_intf.arb_intf.req.writedata[28]
arb_intf.req.writedata[29] <> arb_intf.arb_intf.req.writedata[29]
arb_intf.req.writedata[30] <> arb_intf.arb_intf.req.writedata[30]
arb_intf.req.writedata[31] <> arb_intf.arb_intf.req.writedata[31]
arb_intf.req.write <> arb_intf.arb_intf.req.write
arb_intf.req.read <> arb_intf.arb_intf.req.read
arb_intf.req.request <> arb_intf.arb_intf.req.request
arb_intf.req.enable <> arb_intf.arb_intf.req.enable


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:s.in_arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:s.out_arb_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_wrp_intf:s.wrp_intf
acl_ic_wrp_intf.id[0] <> <UNC>
acl_ic_wrp_intf.id[1] <> <UNC>
acl_ic_wrp_intf.ack <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_rrp_intf:s.rrp_intf
acl_ic_rrp_intf.data[0] <> <UNC>
acl_ic_rrp_intf.data[1] <> <UNC>
acl_ic_rrp_intf.data[2] <> <UNC>
acl_ic_rrp_intf.data[3] <> <UNC>
acl_ic_rrp_intf.data[4] <> <UNC>
acl_ic_rrp_intf.data[5] <> <UNC>
acl_ic_rrp_intf.data[6] <> <UNC>
acl_ic_rrp_intf.data[7] <> <UNC>
acl_ic_rrp_intf.data[8] <> <UNC>
acl_ic_rrp_intf.data[9] <> <UNC>
acl_ic_rrp_intf.data[10] <> <UNC>
acl_ic_rrp_intf.data[11] <> <UNC>
acl_ic_rrp_intf.data[12] <> <UNC>
acl_ic_rrp_intf.data[13] <> <UNC>
acl_ic_rrp_intf.data[14] <> <UNC>
acl_ic_rrp_intf.data[15] <> <UNC>
acl_ic_rrp_intf.data[16] <> <UNC>
acl_ic_rrp_intf.data[17] <> <UNC>
acl_ic_rrp_intf.data[18] <> <UNC>
acl_ic_rrp_intf.data[19] <> <UNC>
acl_ic_rrp_intf.data[20] <> <UNC>
acl_ic_rrp_intf.data[21] <> <UNC>
acl_ic_rrp_intf.data[22] <> <UNC>
acl_ic_rrp_intf.data[23] <> <UNC>
acl_ic_rrp_intf.data[24] <> <UNC>
acl_ic_rrp_intf.data[25] <> <UNC>
acl_ic_rrp_intf.data[26] <> <UNC>
acl_ic_rrp_intf.data[27] <> <UNC>
acl_ic_rrp_intf.data[28] <> <UNC>
acl_ic_rrp_intf.data[29] <> <UNC>
acl_ic_rrp_intf.data[30] <> <UNC>
acl_ic_rrp_intf.data[31] <> <UNC>
acl_ic_rrp_intf.id[0] <> <UNC>
acl_ic_rrp_intf.id[1] <> <UNC>
acl_ic_rrp_intf.datavalid <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp
clock => acl_ic_agent_wrp:wrp.clock
clock => acl_ic_agent_rrp:rrp.clock
resetn => acl_ic_agent_wrp:wrp.resetn
resetn => acl_ic_agent_rrp:rrp.resetn
m_intf.stall <> acl_ic_agent_wrp:wrp.m_intf.stall
m_intf.stall <> acl_ic_agent_rrp:rrp.m_intf.stall
m_intf.stall <> m_intf.stall
m_intf.req.id[0] <> acl_ic_agent_wrp:wrp.m_intf.req.id[0]
m_intf.req.id[0] <> acl_ic_agent_rrp:rrp.m_intf.req.id[0]
m_intf.req.id[1] <> acl_ic_agent_wrp:wrp.m_intf.req.id[1]
m_intf.req.id[1] <> acl_ic_agent_rrp:rrp.m_intf.req.id[1]
m_intf.req.byteenable[0] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[0]
m_intf.req.byteenable[0] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[0]
m_intf.req.byteenable[1] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[1]
m_intf.req.byteenable[1] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[1]
m_intf.req.byteenable[2] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[2]
m_intf.req.byteenable[2] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[2]
m_intf.req.byteenable[3] <> acl_ic_agent_wrp:wrp.m_intf.req.byteenable[3]
m_intf.req.byteenable[3] <> acl_ic_agent_rrp:rrp.m_intf.req.byteenable[3]
m_intf.req.address[0] <> acl_ic_agent_wrp:wrp.m_intf.req.address[0]
m_intf.req.address[0] <> acl_ic_agent_rrp:rrp.m_intf.req.address[0]
m_intf.req.address[1] <> acl_ic_agent_wrp:wrp.m_intf.req.address[1]
m_intf.req.address[1] <> acl_ic_agent_rrp:rrp.m_intf.req.address[1]
m_intf.req.address[2] <> acl_ic_agent_wrp:wrp.m_intf.req.address[2]
m_intf.req.address[2] <> acl_ic_agent_rrp:rrp.m_intf.req.address[2]
m_intf.req.address[3] <> acl_ic_agent_wrp:wrp.m_intf.req.address[3]
m_intf.req.address[3] <> acl_ic_agent_rrp:rrp.m_intf.req.address[3]
m_intf.req.address[4] <> acl_ic_agent_wrp:wrp.m_intf.req.address[4]
m_intf.req.address[4] <> acl_ic_agent_rrp:rrp.m_intf.req.address[4]
m_intf.req.address[5] <> acl_ic_agent_wrp:wrp.m_intf.req.address[5]
m_intf.req.address[5] <> acl_ic_agent_rrp:rrp.m_intf.req.address[5]
m_intf.req.address[6] <> acl_ic_agent_wrp:wrp.m_intf.req.address[6]
m_intf.req.address[6] <> acl_ic_agent_rrp:rrp.m_intf.req.address[6]
m_intf.req.address[7] <> acl_ic_agent_wrp:wrp.m_intf.req.address[7]
m_intf.req.address[7] <> acl_ic_agent_rrp:rrp.m_intf.req.address[7]
m_intf.req.address[8] <> acl_ic_agent_wrp:wrp.m_intf.req.address[8]
m_intf.req.address[8] <> acl_ic_agent_rrp:rrp.m_intf.req.address[8]
m_intf.req.address[9] <> acl_ic_agent_wrp:wrp.m_intf.req.address[9]
m_intf.req.address[9] <> acl_ic_agent_rrp:rrp.m_intf.req.address[9]
m_intf.req.address[10] <> acl_ic_agent_wrp:wrp.m_intf.req.address[10]
m_intf.req.address[10] <> acl_ic_agent_rrp:rrp.m_intf.req.address[10]
m_intf.req.address[11] <> acl_ic_agent_wrp:wrp.m_intf.req.address[11]
m_intf.req.address[11] <> acl_ic_agent_rrp:rrp.m_intf.req.address[11]
m_intf.req.address[12] <> acl_ic_agent_wrp:wrp.m_intf.req.address[12]
m_intf.req.address[12] <> acl_ic_agent_rrp:rrp.m_intf.req.address[12]
m_intf.req.address[13] <> acl_ic_agent_wrp:wrp.m_intf.req.address[13]
m_intf.req.address[13] <> acl_ic_agent_rrp:rrp.m_intf.req.address[13]
m_intf.req.address[14] <> acl_ic_agent_wrp:wrp.m_intf.req.address[14]
m_intf.req.address[14] <> acl_ic_agent_rrp:rrp.m_intf.req.address[14]
m_intf.req.address[15] <> acl_ic_agent_wrp:wrp.m_intf.req.address[15]
m_intf.req.address[15] <> acl_ic_agent_rrp:rrp.m_intf.req.address[15]
m_intf.req.address[16] <> acl_ic_agent_wrp:wrp.m_intf.req.address[16]
m_intf.req.address[16] <> acl_ic_agent_rrp:rrp.m_intf.req.address[16]
m_intf.req.address[17] <> acl_ic_agent_wrp:wrp.m_intf.req.address[17]
m_intf.req.address[17] <> acl_ic_agent_rrp:rrp.m_intf.req.address[17]
m_intf.req.address[18] <> acl_ic_agent_wrp:wrp.m_intf.req.address[18]
m_intf.req.address[18] <> acl_ic_agent_rrp:rrp.m_intf.req.address[18]
m_intf.req.address[19] <> acl_ic_agent_wrp:wrp.m_intf.req.address[19]
m_intf.req.address[19] <> acl_ic_agent_rrp:rrp.m_intf.req.address[19]
m_intf.req.address[20] <> acl_ic_agent_wrp:wrp.m_intf.req.address[20]
m_intf.req.address[20] <> acl_ic_agent_rrp:rrp.m_intf.req.address[20]
m_intf.req.address[21] <> acl_ic_agent_wrp:wrp.m_intf.req.address[21]
m_intf.req.address[21] <> acl_ic_agent_rrp:rrp.m_intf.req.address[21]
m_intf.req.address[22] <> acl_ic_agent_wrp:wrp.m_intf.req.address[22]
m_intf.req.address[22] <> acl_ic_agent_rrp:rrp.m_intf.req.address[22]
m_intf.req.address[23] <> acl_ic_agent_wrp:wrp.m_intf.req.address[23]
m_intf.req.address[23] <> acl_ic_agent_rrp:rrp.m_intf.req.address[23]
m_intf.req.address[24] <> acl_ic_agent_wrp:wrp.m_intf.req.address[24]
m_intf.req.address[24] <> acl_ic_agent_rrp:rrp.m_intf.req.address[24]
m_intf.req.address[25] <> acl_ic_agent_wrp:wrp.m_intf.req.address[25]
m_intf.req.address[25] <> acl_ic_agent_rrp:rrp.m_intf.req.address[25]
m_intf.req.address[26] <> acl_ic_agent_wrp:wrp.m_intf.req.address[26]
m_intf.req.address[26] <> acl_ic_agent_rrp:rrp.m_intf.req.address[26]
m_intf.req.address[27] <> acl_ic_agent_wrp:wrp.m_intf.req.address[27]
m_intf.req.address[27] <> acl_ic_agent_rrp:rrp.m_intf.req.address[27]
m_intf.req.address[28] <> acl_ic_agent_wrp:wrp.m_intf.req.address[28]
m_intf.req.address[28] <> acl_ic_agent_rrp:rrp.m_intf.req.address[28]
m_intf.req.address[29] <> acl_ic_agent_wrp:wrp.m_intf.req.address[29]
m_intf.req.address[29] <> acl_ic_agent_rrp:rrp.m_intf.req.address[29]
m_intf.req.burstcount[0] <> acl_ic_agent_wrp:wrp.m_intf.req.burstcount[0]
m_intf.req.burstcount[0] <> acl_ic_agent_rrp:rrp.m_intf.req.burstcount[0]
m_intf.req.writedata[0] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[0]
m_intf.req.writedata[0] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[0]
m_intf.req.writedata[1] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[1]
m_intf.req.writedata[1] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[1]
m_intf.req.writedata[2] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[2]
m_intf.req.writedata[2] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[2]
m_intf.req.writedata[3] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[3]
m_intf.req.writedata[3] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[3]
m_intf.req.writedata[4] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[4]
m_intf.req.writedata[4] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[4]
m_intf.req.writedata[5] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[5]
m_intf.req.writedata[5] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[5]
m_intf.req.writedata[6] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[6]
m_intf.req.writedata[6] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[6]
m_intf.req.writedata[7] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[7]
m_intf.req.writedata[7] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[7]
m_intf.req.writedata[8] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[8]
m_intf.req.writedata[8] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[8]
m_intf.req.writedata[9] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[9]
m_intf.req.writedata[9] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[9]
m_intf.req.writedata[10] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[10]
m_intf.req.writedata[10] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[10]
m_intf.req.writedata[11] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[11]
m_intf.req.writedata[11] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[11]
m_intf.req.writedata[12] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[12]
m_intf.req.writedata[12] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[12]
m_intf.req.writedata[13] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[13]
m_intf.req.writedata[13] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[13]
m_intf.req.writedata[14] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[14]
m_intf.req.writedata[14] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[14]
m_intf.req.writedata[15] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[15]
m_intf.req.writedata[15] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[15]
m_intf.req.writedata[16] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[16]
m_intf.req.writedata[16] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[16]
m_intf.req.writedata[17] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[17]
m_intf.req.writedata[17] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[17]
m_intf.req.writedata[18] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[18]
m_intf.req.writedata[18] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[18]
m_intf.req.writedata[19] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[19]
m_intf.req.writedata[19] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[19]
m_intf.req.writedata[20] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[20]
m_intf.req.writedata[20] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[20]
m_intf.req.writedata[21] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[21]
m_intf.req.writedata[21] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[21]
m_intf.req.writedata[22] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[22]
m_intf.req.writedata[22] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[22]
m_intf.req.writedata[23] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[23]
m_intf.req.writedata[23] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[23]
m_intf.req.writedata[24] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[24]
m_intf.req.writedata[24] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[24]
m_intf.req.writedata[25] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[25]
m_intf.req.writedata[25] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[25]
m_intf.req.writedata[26] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[26]
m_intf.req.writedata[26] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[26]
m_intf.req.writedata[27] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[27]
m_intf.req.writedata[27] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[27]
m_intf.req.writedata[28] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[28]
m_intf.req.writedata[28] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[28]
m_intf.req.writedata[29] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[29]
m_intf.req.writedata[29] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[29]
m_intf.req.writedata[30] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[30]
m_intf.req.writedata[30] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[30]
m_intf.req.writedata[31] <> acl_ic_agent_wrp:wrp.m_intf.req.writedata[31]
m_intf.req.writedata[31] <> acl_ic_agent_rrp:rrp.m_intf.req.writedata[31]
m_intf.req.write <> acl_ic_agent_wrp:wrp.m_intf.req.write
m_intf.req.write <> acl_ic_agent_rrp:rrp.m_intf.req.write
m_intf.req.read <> acl_ic_agent_wrp:wrp.m_intf.req.read
m_intf.req.read <> acl_ic_agent_rrp:rrp.m_intf.req.read
m_intf.req.request <> acl_ic_agent_wrp:wrp.m_intf.req.request
m_intf.req.request <> acl_ic_agent_rrp:rrp.m_intf.req.request
m_intf.req.enable <> acl_ic_agent_wrp:wrp.m_intf.req.enable
m_intf.req.enable <> acl_ic_agent_rrp:rrp.m_intf.req.enable
s_intf.req.id[0] <> s_intf.s_intf.req.id[0]
s_intf.req.id[1] <> s_intf.s_intf.req.id[1]
s_intf.req.byteenable[0] <> s_intf.s_intf.req.byteenable[0]
s_intf.req.byteenable[1] <> s_intf.s_intf.req.byteenable[1]
s_intf.req.byteenable[2] <> s_intf.s_intf.req.byteenable[2]
s_intf.req.byteenable[3] <> s_intf.s_intf.req.byteenable[3]
s_intf.req.address[0] <> s_intf.s_intf.req.address[0]
s_intf.req.address[1] <> s_intf.s_intf.req.address[1]
s_intf.req.address[2] <> s_intf.s_intf.req.address[2]
s_intf.req.address[3] <> s_intf.s_intf.req.address[3]
s_intf.req.address[4] <> s_intf.s_intf.req.address[4]
s_intf.req.address[5] <> s_intf.s_intf.req.address[5]
s_intf.req.address[6] <> s_intf.s_intf.req.address[6]
s_intf.req.address[7] <> s_intf.s_intf.req.address[7]
s_intf.req.address[8] <> s_intf.s_intf.req.address[8]
s_intf.req.address[9] <> s_intf.s_intf.req.address[9]
s_intf.req.address[10] <> s_intf.s_intf.req.address[10]
s_intf.req.address[11] <> s_intf.s_intf.req.address[11]
s_intf.req.address[12] <> s_intf.s_intf.req.address[12]
s_intf.req.address[13] <> s_intf.s_intf.req.address[13]
s_intf.req.address[14] <> s_intf.s_intf.req.address[14]
s_intf.req.address[15] <> s_intf.s_intf.req.address[15]
s_intf.req.address[16] <> s_intf.s_intf.req.address[16]
s_intf.req.address[17] <> s_intf.s_intf.req.address[17]
s_intf.req.address[18] <> s_intf.s_intf.req.address[18]
s_intf.req.address[19] <> s_intf.s_intf.req.address[19]
s_intf.req.address[20] <> s_intf.s_intf.req.address[20]
s_intf.req.address[21] <> s_intf.s_intf.req.address[21]
s_intf.req.address[22] <> s_intf.s_intf.req.address[22]
s_intf.req.address[23] <> s_intf.s_intf.req.address[23]
s_intf.req.address[24] <> s_intf.s_intf.req.address[24]
s_intf.req.address[25] <> s_intf.s_intf.req.address[25]
s_intf.req.address[26] <> s_intf.s_intf.req.address[26]
s_intf.req.address[27] <> s_intf.s_intf.req.address[27]
s_intf.req.address[28] <> s_intf.s_intf.req.address[28]
s_intf.req.address[29] <> s_intf.s_intf.req.address[29]
s_intf.req.burstcount[0] <> s_intf.s_intf.req.burstcount[0]
s_intf.req.writedata[0] <> s_intf.s_intf.req.writedata[0]
s_intf.req.writedata[1] <> s_intf.s_intf.req.writedata[1]
s_intf.req.writedata[2] <> s_intf.s_intf.req.writedata[2]
s_intf.req.writedata[3] <> s_intf.s_intf.req.writedata[3]
s_intf.req.writedata[4] <> s_intf.s_intf.req.writedata[4]
s_intf.req.writedata[5] <> s_intf.s_intf.req.writedata[5]
s_intf.req.writedata[6] <> s_intf.s_intf.req.writedata[6]
s_intf.req.writedata[7] <> s_intf.s_intf.req.writedata[7]
s_intf.req.writedata[8] <> s_intf.s_intf.req.writedata[8]
s_intf.req.writedata[9] <> s_intf.s_intf.req.writedata[9]
s_intf.req.writedata[10] <> s_intf.s_intf.req.writedata[10]
s_intf.req.writedata[11] <> s_intf.s_intf.req.writedata[11]
s_intf.req.writedata[12] <> s_intf.s_intf.req.writedata[12]
s_intf.req.writedata[13] <> s_intf.s_intf.req.writedata[13]
s_intf.req.writedata[14] <> s_intf.s_intf.req.writedata[14]
s_intf.req.writedata[15] <> s_intf.s_intf.req.writedata[15]
s_intf.req.writedata[16] <> s_intf.s_intf.req.writedata[16]
s_intf.req.writedata[17] <> s_intf.s_intf.req.writedata[17]
s_intf.req.writedata[18] <> s_intf.s_intf.req.writedata[18]
s_intf.req.writedata[19] <> s_intf.s_intf.req.writedata[19]
s_intf.req.writedata[20] <> s_intf.s_intf.req.writedata[20]
s_intf.req.writedata[21] <> s_intf.s_intf.req.writedata[21]
s_intf.req.writedata[22] <> s_intf.s_intf.req.writedata[22]
s_intf.req.writedata[23] <> s_intf.s_intf.req.writedata[23]
s_intf.req.writedata[24] <> s_intf.s_intf.req.writedata[24]
s_intf.req.writedata[25] <> s_intf.s_intf.req.writedata[25]
s_intf.req.writedata[26] <> s_intf.s_intf.req.writedata[26]
s_intf.req.writedata[27] <> s_intf.s_intf.req.writedata[27]
s_intf.req.writedata[28] <> s_intf.s_intf.req.writedata[28]
s_intf.req.writedata[29] <> s_intf.s_intf.req.writedata[29]
s_intf.req.writedata[30] <> s_intf.s_intf.req.writedata[30]
s_intf.req.writedata[31] <> s_intf.s_intf.req.writedata[31]
s_intf.req.write <> s_intf.req.write
s_intf.req.read <> s_intf.req.read
s_intf.req.request <> s_intf.s_intf.req.request
s_intf.req.enable <> s_intf.s_intf.req.enable
s_readdatavalid => acl_ic_agent_rrp:rrp.s_readdatavalid
s_readdata[0] => acl_ic_agent_rrp:rrp.s_readdata[0]
s_readdata[1] => acl_ic_agent_rrp:rrp.s_readdata[1]
s_readdata[2] => acl_ic_agent_rrp:rrp.s_readdata[2]
s_readdata[3] => acl_ic_agent_rrp:rrp.s_readdata[3]
s_readdata[4] => acl_ic_agent_rrp:rrp.s_readdata[4]
s_readdata[5] => acl_ic_agent_rrp:rrp.s_readdata[5]
s_readdata[6] => acl_ic_agent_rrp:rrp.s_readdata[6]
s_readdata[7] => acl_ic_agent_rrp:rrp.s_readdata[7]
s_readdata[8] => acl_ic_agent_rrp:rrp.s_readdata[8]
s_readdata[9] => acl_ic_agent_rrp:rrp.s_readdata[9]
s_readdata[10] => acl_ic_agent_rrp:rrp.s_readdata[10]
s_readdata[11] => acl_ic_agent_rrp:rrp.s_readdata[11]
s_readdata[12] => acl_ic_agent_rrp:rrp.s_readdata[12]
s_readdata[13] => acl_ic_agent_rrp:rrp.s_readdata[13]
s_readdata[14] => acl_ic_agent_rrp:rrp.s_readdata[14]
s_readdata[15] => acl_ic_agent_rrp:rrp.s_readdata[15]
s_readdata[16] => acl_ic_agent_rrp:rrp.s_readdata[16]
s_readdata[17] => acl_ic_agent_rrp:rrp.s_readdata[17]
s_readdata[18] => acl_ic_agent_rrp:rrp.s_readdata[18]
s_readdata[19] => acl_ic_agent_rrp:rrp.s_readdata[19]
s_readdata[20] => acl_ic_agent_rrp:rrp.s_readdata[20]
s_readdata[21] => acl_ic_agent_rrp:rrp.s_readdata[21]
s_readdata[22] => acl_ic_agent_rrp:rrp.s_readdata[22]
s_readdata[23] => acl_ic_agent_rrp:rrp.s_readdata[23]
s_readdata[24] => acl_ic_agent_rrp:rrp.s_readdata[24]
s_readdata[25] => acl_ic_agent_rrp:rrp.s_readdata[25]
s_readdata[26] => acl_ic_agent_rrp:rrp.s_readdata[26]
s_readdata[27] => acl_ic_agent_rrp:rrp.s_readdata[27]
s_readdata[28] => acl_ic_agent_rrp:rrp.s_readdata[28]
s_readdata[29] => acl_ic_agent_rrp:rrp.s_readdata[29]
s_readdata[30] => acl_ic_agent_rrp:rrp.s_readdata[30]
s_readdata[31] => acl_ic_agent_rrp:rrp.s_readdata[31]
s_writeack => acl_ic_agent_wrp:wrp.s_writeack
wrp_intf.id[0] <> acl_ic_agent_wrp:wrp.wrp_intf.id[0]
wrp_intf.id[1] <> acl_ic_agent_wrp:wrp.wrp_intf.id[1]
wrp_intf.ack <> acl_ic_agent_wrp:wrp.wrp_intf.ack
rrp_intf.data[0] <> acl_ic_agent_rrp:rrp.rrp_intf.data[0]
rrp_intf.data[1] <> acl_ic_agent_rrp:rrp.rrp_intf.data[1]
rrp_intf.data[2] <> acl_ic_agent_rrp:rrp.rrp_intf.data[2]
rrp_intf.data[3] <> acl_ic_agent_rrp:rrp.rrp_intf.data[3]
rrp_intf.data[4] <> acl_ic_agent_rrp:rrp.rrp_intf.data[4]
rrp_intf.data[5] <> acl_ic_agent_rrp:rrp.rrp_intf.data[5]
rrp_intf.data[6] <> acl_ic_agent_rrp:rrp.rrp_intf.data[6]
rrp_intf.data[7] <> acl_ic_agent_rrp:rrp.rrp_intf.data[7]
rrp_intf.data[8] <> acl_ic_agent_rrp:rrp.rrp_intf.data[8]
rrp_intf.data[9] <> acl_ic_agent_rrp:rrp.rrp_intf.data[9]
rrp_intf.data[10] <> acl_ic_agent_rrp:rrp.rrp_intf.data[10]
rrp_intf.data[11] <> acl_ic_agent_rrp:rrp.rrp_intf.data[11]
rrp_intf.data[12] <> acl_ic_agent_rrp:rrp.rrp_intf.data[12]
rrp_intf.data[13] <> acl_ic_agent_rrp:rrp.rrp_intf.data[13]
rrp_intf.data[14] <> acl_ic_agent_rrp:rrp.rrp_intf.data[14]
rrp_intf.data[15] <> acl_ic_agent_rrp:rrp.rrp_intf.data[15]
rrp_intf.data[16] <> acl_ic_agent_rrp:rrp.rrp_intf.data[16]
rrp_intf.data[17] <> acl_ic_agent_rrp:rrp.rrp_intf.data[17]
rrp_intf.data[18] <> acl_ic_agent_rrp:rrp.rrp_intf.data[18]
rrp_intf.data[19] <> acl_ic_agent_rrp:rrp.rrp_intf.data[19]
rrp_intf.data[20] <> acl_ic_agent_rrp:rrp.rrp_intf.data[20]
rrp_intf.data[21] <> acl_ic_agent_rrp:rrp.rrp_intf.data[21]
rrp_intf.data[22] <> acl_ic_agent_rrp:rrp.rrp_intf.data[22]
rrp_intf.data[23] <> acl_ic_agent_rrp:rrp.rrp_intf.data[23]
rrp_intf.data[24] <> acl_ic_agent_rrp:rrp.rrp_intf.data[24]
rrp_intf.data[25] <> acl_ic_agent_rrp:rrp.rrp_intf.data[25]
rrp_intf.data[26] <> acl_ic_agent_rrp:rrp.rrp_intf.data[26]
rrp_intf.data[27] <> acl_ic_agent_rrp:rrp.rrp_intf.data[27]
rrp_intf.data[28] <> acl_ic_agent_rrp:rrp.rrp_intf.data[28]
rrp_intf.data[29] <> acl_ic_agent_rrp:rrp.rrp_intf.data[29]
rrp_intf.data[30] <> acl_ic_agent_rrp:rrp.rrp_intf.data[30]
rrp_intf.data[31] <> acl_ic_agent_rrp:rrp.rrp_intf.data[31]
rrp_intf.id[0] <> acl_ic_agent_rrp:rrp.rrp_intf.id[0]
rrp_intf.id[1] <> acl_ic_agent_rrp:rrp.rrp_intf.id[1]
rrp_intf.datavalid <> acl_ic_agent_rrp:rrp.rrp_intf.datavalid


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp
clock => clock.IN1
resetn => resetn.IN1
m_intf.req.byteenable[0] <> <UNC>
m_intf.req.byteenable[1] <> <UNC>
m_intf.req.byteenable[2] <> <UNC>
m_intf.req.byteenable[3] <> <UNC>
m_intf.req.address[0] <> <UNC>
m_intf.req.address[1] <> <UNC>
m_intf.req.address[2] <> <UNC>
m_intf.req.address[3] <> <UNC>
m_intf.req.address[4] <> <UNC>
m_intf.req.address[5] <> <UNC>
m_intf.req.address[6] <> <UNC>
m_intf.req.address[7] <> <UNC>
m_intf.req.address[8] <> <UNC>
m_intf.req.address[9] <> <UNC>
m_intf.req.address[10] <> <UNC>
m_intf.req.address[11] <> <UNC>
m_intf.req.address[12] <> <UNC>
m_intf.req.address[13] <> <UNC>
m_intf.req.address[14] <> <UNC>
m_intf.req.address[15] <> <UNC>
m_intf.req.address[16] <> <UNC>
m_intf.req.address[17] <> <UNC>
m_intf.req.address[18] <> <UNC>
m_intf.req.address[19] <> <UNC>
m_intf.req.address[20] <> <UNC>
m_intf.req.address[21] <> <UNC>
m_intf.req.address[22] <> <UNC>
m_intf.req.address[23] <> <UNC>
m_intf.req.address[24] <> <UNC>
m_intf.req.address[25] <> <UNC>
m_intf.req.address[26] <> <UNC>
m_intf.req.address[27] <> <UNC>
m_intf.req.address[28] <> <UNC>
m_intf.req.address[29] <> <UNC>
m_intf.req.burstcount[0] <> <UNC>
m_intf.req.writedata[0] <> <UNC>
m_intf.req.writedata[1] <> <UNC>
m_intf.req.writedata[2] <> <UNC>
m_intf.req.writedata[3] <> <UNC>
m_intf.req.writedata[4] <> <UNC>
m_intf.req.writedata[5] <> <UNC>
m_intf.req.writedata[6] <> <UNC>
m_intf.req.writedata[7] <> <UNC>
m_intf.req.writedata[8] <> <UNC>
m_intf.req.writedata[9] <> <UNC>
m_intf.req.writedata[10] <> <UNC>
m_intf.req.writedata[11] <> <UNC>
m_intf.req.writedata[12] <> <UNC>
m_intf.req.writedata[13] <> <UNC>
m_intf.req.writedata[14] <> <UNC>
m_intf.req.writedata[15] <> <UNC>
m_intf.req.writedata[16] <> <UNC>
m_intf.req.writedata[17] <> <UNC>
m_intf.req.writedata[18] <> <UNC>
m_intf.req.writedata[19] <> <UNC>
m_intf.req.writedata[20] <> <UNC>
m_intf.req.writedata[21] <> <UNC>
m_intf.req.writedata[22] <> <UNC>
m_intf.req.writedata[23] <> <UNC>
m_intf.req.writedata[24] <> <UNC>
m_intf.req.writedata[25] <> <UNC>
m_intf.req.writedata[26] <> <UNC>
m_intf.req.writedata[27] <> <UNC>
m_intf.req.writedata[28] <> <UNC>
m_intf.req.writedata[29] <> <UNC>
m_intf.req.writedata[30] <> <UNC>
m_intf.req.writedata[31] <> <UNC>
m_intf.req.read <> <UNC>
m_intf.req.request <> <UNC>
m_intf.req.enable <> <UNC>
s_writeack => ~NO_FANOUT~
wrp_intf.id[0] <> wrp_intf.id[0]~reg0
wrp_intf.id[1] <> wrp_intf.id[1]~reg0
wrp_intf.ack <> wrp_intf.ack~reg0
stall <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp
clock => clock.IN2
resetn => resetn.IN1
m_intf.req.byteenable[0] <> <UNC>
m_intf.req.byteenable[1] <> <UNC>
m_intf.req.byteenable[2] <> <UNC>
m_intf.req.byteenable[3] <> <UNC>
m_intf.req.address[0] <> <UNC>
m_intf.req.address[1] <> <UNC>
m_intf.req.address[2] <> <UNC>
m_intf.req.address[3] <> <UNC>
m_intf.req.address[4] <> <UNC>
m_intf.req.address[5] <> <UNC>
m_intf.req.address[6] <> <UNC>
m_intf.req.address[7] <> <UNC>
m_intf.req.address[8] <> <UNC>
m_intf.req.address[9] <> <UNC>
m_intf.req.address[10] <> <UNC>
m_intf.req.address[11] <> <UNC>
m_intf.req.address[12] <> <UNC>
m_intf.req.address[13] <> <UNC>
m_intf.req.address[14] <> <UNC>
m_intf.req.address[15] <> <UNC>
m_intf.req.address[16] <> <UNC>
m_intf.req.address[17] <> <UNC>
m_intf.req.address[18] <> <UNC>
m_intf.req.address[19] <> <UNC>
m_intf.req.address[20] <> <UNC>
m_intf.req.address[21] <> <UNC>
m_intf.req.address[22] <> <UNC>
m_intf.req.address[23] <> <UNC>
m_intf.req.address[24] <> <UNC>
m_intf.req.address[25] <> <UNC>
m_intf.req.address[26] <> <UNC>
m_intf.req.address[27] <> <UNC>
m_intf.req.address[28] <> <UNC>
m_intf.req.address[29] <> <UNC>
m_intf.req.writedata[0] <> <UNC>
m_intf.req.writedata[1] <> <UNC>
m_intf.req.writedata[2] <> <UNC>
m_intf.req.writedata[3] <> <UNC>
m_intf.req.writedata[4] <> <UNC>
m_intf.req.writedata[5] <> <UNC>
m_intf.req.writedata[6] <> <UNC>
m_intf.req.writedata[7] <> <UNC>
m_intf.req.writedata[8] <> <UNC>
m_intf.req.writedata[9] <> <UNC>
m_intf.req.writedata[10] <> <UNC>
m_intf.req.writedata[11] <> <UNC>
m_intf.req.writedata[12] <> <UNC>
m_intf.req.writedata[13] <> <UNC>
m_intf.req.writedata[14] <> <UNC>
m_intf.req.writedata[15] <> <UNC>
m_intf.req.writedata[16] <> <UNC>
m_intf.req.writedata[17] <> <UNC>
m_intf.req.writedata[18] <> <UNC>
m_intf.req.writedata[19] <> <UNC>
m_intf.req.writedata[20] <> <UNC>
m_intf.req.writedata[21] <> <UNC>
m_intf.req.writedata[22] <> <UNC>
m_intf.req.writedata[23] <> <UNC>
m_intf.req.writedata[24] <> <UNC>
m_intf.req.writedata[25] <> <UNC>
m_intf.req.writedata[26] <> <UNC>
m_intf.req.writedata[27] <> <UNC>
m_intf.req.writedata[28] <> <UNC>
m_intf.req.writedata[29] <> <UNC>
m_intf.req.writedata[30] <> <UNC>
m_intf.req.writedata[31] <> <UNC>
m_intf.req.write <> <UNC>
m_intf.req.request <> <UNC>
s_readdatavalid => agent_read_pipe.DATAB
s_readdata[0] => agent_read_pipe.data[0].DATAIN
s_readdata[1] => agent_read_pipe.data[1].DATAIN
s_readdata[2] => agent_read_pipe.data[2].DATAIN
s_readdata[3] => agent_read_pipe.data[3].DATAIN
s_readdata[4] => agent_read_pipe.data[4].DATAIN
s_readdata[5] => agent_read_pipe.data[5].DATAIN
s_readdata[6] => agent_read_pipe.data[6].DATAIN
s_readdata[7] => agent_read_pipe.data[7].DATAIN
s_readdata[8] => agent_read_pipe.data[8].DATAIN
s_readdata[9] => agent_read_pipe.data[9].DATAIN
s_readdata[10] => agent_read_pipe.data[10].DATAIN
s_readdata[11] => agent_read_pipe.data[11].DATAIN
s_readdata[12] => agent_read_pipe.data[12].DATAIN
s_readdata[13] => agent_read_pipe.data[13].DATAIN
s_readdata[14] => agent_read_pipe.data[14].DATAIN
s_readdata[15] => agent_read_pipe.data[15].DATAIN
s_readdata[16] => agent_read_pipe.data[16].DATAIN
s_readdata[17] => agent_read_pipe.data[17].DATAIN
s_readdata[18] => agent_read_pipe.data[18].DATAIN
s_readdata[19] => agent_read_pipe.data[19].DATAIN
s_readdata[20] => agent_read_pipe.data[20].DATAIN
s_readdata[21] => agent_read_pipe.data[21].DATAIN
s_readdata[22] => agent_read_pipe.data[22].DATAIN
s_readdata[23] => agent_read_pipe.data[23].DATAIN
s_readdata[24] => agent_read_pipe.data[24].DATAIN
s_readdata[25] => agent_read_pipe.data[25].DATAIN
s_readdata[26] => agent_read_pipe.data[26].DATAIN
s_readdata[27] => agent_read_pipe.data[27].DATAIN
s_readdata[28] => agent_read_pipe.data[28].DATAIN
s_readdata[29] => agent_read_pipe.data[29].DATAIN
s_readdata[30] => agent_read_pipe.data[30].DATAIN
s_readdata[31] => agent_read_pipe.data[31].DATAIN
rrp_intf.data[0] <> rrp_intf.data[0]
rrp_intf.data[1] <> rrp_intf.data[1]
rrp_intf.data[2] <> rrp_intf.data[2]
rrp_intf.data[3] <> rrp_intf.data[3]
rrp_intf.data[4] <> rrp_intf.data[4]
rrp_intf.data[5] <> rrp_intf.data[5]
rrp_intf.data[6] <> rrp_intf.data[6]
rrp_intf.data[7] <> rrp_intf.data[7]
rrp_intf.data[8] <> rrp_intf.data[8]
rrp_intf.data[9] <> rrp_intf.data[9]
rrp_intf.data[10] <> rrp_intf.data[10]
rrp_intf.data[11] <> rrp_intf.data[11]
rrp_intf.data[12] <> rrp_intf.data[12]
rrp_intf.data[13] <> rrp_intf.data[13]
rrp_intf.data[14] <> rrp_intf.data[14]
rrp_intf.data[15] <> rrp_intf.data[15]
rrp_intf.data[16] <> rrp_intf.data[16]
rrp_intf.data[17] <> rrp_intf.data[17]
rrp_intf.data[18] <> rrp_intf.data[18]
rrp_intf.data[19] <> rrp_intf.data[19]
rrp_intf.data[20] <> rrp_intf.data[20]
rrp_intf.data[21] <> rrp_intf.data[21]
rrp_intf.data[22] <> rrp_intf.data[22]
rrp_intf.data[23] <> rrp_intf.data[23]
rrp_intf.data[24] <> rrp_intf.data[24]
rrp_intf.data[25] <> rrp_intf.data[25]
rrp_intf.data[26] <> rrp_intf.data[26]
rrp_intf.data[27] <> rrp_intf.data[27]
rrp_intf.data[28] <> rrp_intf.data[28]
rrp_intf.data[29] <> rrp_intf.data[29]
rrp_intf.data[30] <> rrp_intf.data[30]
rrp_intf.data[31] <> rrp_intf.data[31]
rrp_intf.id[0] <> rrp_intf.id[0]
rrp_intf.id[1] <> rrp_intf.id[1]
rrp_intf.datavalid <> rrp_intf.datavalid
stall <= <GND>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo
clk => clk.IN1
reset => _.IN1
data_in[0] => data.DATAB
data_in[0] => data.DATAA
data_in[1] => data.DATAB
data_in[1] => data.DATAA
data_in[2] => data.DATAB
data_in[2] => data.DATAA
write => wptr_hold.IN0
write => data_hold.IN1
write => data_hold.IN1
data_out[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_copy.OUTPUTSELECT
read => wptr_hold.IN1
read => data_hold.IN1
read => data_hold.IN1
read => data_new[0].IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[0].m0_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[0].m1_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[0].mout_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a
clock => clock.IN1
resetn => resetn.IN1
m0_intf.stall <> m0_intf.stall
m1_intf.stall <> m1_intf.stall
mout_intf.req.id[0] <> mout_intf.mout_intf.req.id[0]
mout_intf.req.id[1] <> mout_intf.mout_intf.req.id[1]
mout_intf.req.byteenable[0] <> mout_intf.mout_intf.req.byteenable[0]
mout_intf.req.byteenable[1] <> mout_intf.mout_intf.req.byteenable[1]
mout_intf.req.byteenable[2] <> mout_intf.mout_intf.req.byteenable[2]
mout_intf.req.byteenable[3] <> mout_intf.mout_intf.req.byteenable[3]
mout_intf.req.address[0] <> mout_intf.mout_intf.req.address[0]
mout_intf.req.address[1] <> mout_intf.mout_intf.req.address[1]
mout_intf.req.address[2] <> mout_intf.mout_intf.req.address[2]
mout_intf.req.address[3] <> mout_intf.mout_intf.req.address[3]
mout_intf.req.address[4] <> mout_intf.mout_intf.req.address[4]
mout_intf.req.address[5] <> mout_intf.mout_intf.req.address[5]
mout_intf.req.address[6] <> mout_intf.mout_intf.req.address[6]
mout_intf.req.address[7] <> mout_intf.mout_intf.req.address[7]
mout_intf.req.address[8] <> mout_intf.mout_intf.req.address[8]
mout_intf.req.address[9] <> mout_intf.mout_intf.req.address[9]
mout_intf.req.address[10] <> mout_intf.mout_intf.req.address[10]
mout_intf.req.address[11] <> mout_intf.mout_intf.req.address[11]
mout_intf.req.address[12] <> mout_intf.mout_intf.req.address[12]
mout_intf.req.address[13] <> mout_intf.mout_intf.req.address[13]
mout_intf.req.address[14] <> mout_intf.mout_intf.req.address[14]
mout_intf.req.address[15] <> mout_intf.mout_intf.req.address[15]
mout_intf.req.address[16] <> mout_intf.mout_intf.req.address[16]
mout_intf.req.address[17] <> mout_intf.mout_intf.req.address[17]
mout_intf.req.address[18] <> mout_intf.mout_intf.req.address[18]
mout_intf.req.address[19] <> mout_intf.mout_intf.req.address[19]
mout_intf.req.address[20] <> mout_intf.mout_intf.req.address[20]
mout_intf.req.address[21] <> mout_intf.mout_intf.req.address[21]
mout_intf.req.address[22] <> mout_intf.mout_intf.req.address[22]
mout_intf.req.address[23] <> mout_intf.mout_intf.req.address[23]
mout_intf.req.address[24] <> mout_intf.mout_intf.req.address[24]
mout_intf.req.address[25] <> mout_intf.mout_intf.req.address[25]
mout_intf.req.address[26] <> mout_intf.mout_intf.req.address[26]
mout_intf.req.address[27] <> mout_intf.mout_intf.req.address[27]
mout_intf.req.address[28] <> mout_intf.mout_intf.req.address[28]
mout_intf.req.address[29] <> mout_intf.mout_intf.req.address[29]
mout_intf.req.burstcount[0] <> mout_intf.mout_intf.req.burstcount[0]
mout_intf.req.writedata[0] <> mout_intf.mout_intf.req.writedata[0]
mout_intf.req.writedata[1] <> mout_intf.mout_intf.req.writedata[1]
mout_intf.req.writedata[2] <> mout_intf.mout_intf.req.writedata[2]
mout_intf.req.writedata[3] <> mout_intf.mout_intf.req.writedata[3]
mout_intf.req.writedata[4] <> mout_intf.mout_intf.req.writedata[4]
mout_intf.req.writedata[5] <> mout_intf.mout_intf.req.writedata[5]
mout_intf.req.writedata[6] <> mout_intf.mout_intf.req.writedata[6]
mout_intf.req.writedata[7] <> mout_intf.mout_intf.req.writedata[7]
mout_intf.req.writedata[8] <> mout_intf.mout_intf.req.writedata[8]
mout_intf.req.writedata[9] <> mout_intf.mout_intf.req.writedata[9]
mout_intf.req.writedata[10] <> mout_intf.mout_intf.req.writedata[10]
mout_intf.req.writedata[11] <> mout_intf.mout_intf.req.writedata[11]
mout_intf.req.writedata[12] <> mout_intf.mout_intf.req.writedata[12]
mout_intf.req.writedata[13] <> mout_intf.mout_intf.req.writedata[13]
mout_intf.req.writedata[14] <> mout_intf.mout_intf.req.writedata[14]
mout_intf.req.writedata[15] <> mout_intf.mout_intf.req.writedata[15]
mout_intf.req.writedata[16] <> mout_intf.mout_intf.req.writedata[16]
mout_intf.req.writedata[17] <> mout_intf.mout_intf.req.writedata[17]
mout_intf.req.writedata[18] <> mout_intf.mout_intf.req.writedata[18]
mout_intf.req.writedata[19] <> mout_intf.mout_intf.req.writedata[19]
mout_intf.req.writedata[20] <> mout_intf.mout_intf.req.writedata[20]
mout_intf.req.writedata[21] <> mout_intf.mout_intf.req.writedata[21]
mout_intf.req.writedata[22] <> mout_intf.mout_intf.req.writedata[22]
mout_intf.req.writedata[23] <> mout_intf.mout_intf.req.writedata[23]
mout_intf.req.writedata[24] <> mout_intf.mout_intf.req.writedata[24]
mout_intf.req.writedata[25] <> mout_intf.mout_intf.req.writedata[25]
mout_intf.req.writedata[26] <> mout_intf.mout_intf.req.writedata[26]
mout_intf.req.writedata[27] <> mout_intf.mout_intf.req.writedata[27]
mout_intf.req.writedata[28] <> mout_intf.mout_intf.req.writedata[28]
mout_intf.req.writedata[29] <> mout_intf.mout_intf.req.writedata[29]
mout_intf.req.writedata[30] <> mout_intf.mout_intf.req.writedata[30]
mout_intf.req.writedata[31] <> mout_intf.mout_intf.req.writedata[31]
mout_intf.req.write <> mout_intf.mout_intf.req.write
mout_intf.req.read <> mout_intf.mout_intf.req.read
mout_intf.req.request <> mout_intf.mout_intf.req.request
mout_intf.req.enable <> mout_intf.mout_intf.req.enable


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a|acl_arb_intf:mux_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[1].m0_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[1].m1_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[1].mout_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[1].a
clock => clock.IN1
resetn => resetn.IN1
m0_intf.stall <> m0_intf.stall
m1_intf.stall <> m1_intf.stall
mout_intf.req.id[0] <> mout_intf.mout_intf.req.id[0]
mout_intf.req.id[1] <> mout_intf.mout_intf.req.id[1]
mout_intf.req.byteenable[0] <> mout_intf.mout_intf.req.byteenable[0]
mout_intf.req.byteenable[1] <> mout_intf.mout_intf.req.byteenable[1]
mout_intf.req.byteenable[2] <> mout_intf.mout_intf.req.byteenable[2]
mout_intf.req.byteenable[3] <> mout_intf.mout_intf.req.byteenable[3]
mout_intf.req.address[0] <> mout_intf.mout_intf.req.address[0]
mout_intf.req.address[1] <> mout_intf.mout_intf.req.address[1]
mout_intf.req.address[2] <> mout_intf.mout_intf.req.address[2]
mout_intf.req.address[3] <> mout_intf.mout_intf.req.address[3]
mout_intf.req.address[4] <> mout_intf.mout_intf.req.address[4]
mout_intf.req.address[5] <> mout_intf.mout_intf.req.address[5]
mout_intf.req.address[6] <> mout_intf.mout_intf.req.address[6]
mout_intf.req.address[7] <> mout_intf.mout_intf.req.address[7]
mout_intf.req.address[8] <> mout_intf.mout_intf.req.address[8]
mout_intf.req.address[9] <> mout_intf.mout_intf.req.address[9]
mout_intf.req.address[10] <> mout_intf.mout_intf.req.address[10]
mout_intf.req.address[11] <> mout_intf.mout_intf.req.address[11]
mout_intf.req.address[12] <> mout_intf.mout_intf.req.address[12]
mout_intf.req.address[13] <> mout_intf.mout_intf.req.address[13]
mout_intf.req.address[14] <> mout_intf.mout_intf.req.address[14]
mout_intf.req.address[15] <> mout_intf.mout_intf.req.address[15]
mout_intf.req.address[16] <> mout_intf.mout_intf.req.address[16]
mout_intf.req.address[17] <> mout_intf.mout_intf.req.address[17]
mout_intf.req.address[18] <> mout_intf.mout_intf.req.address[18]
mout_intf.req.address[19] <> mout_intf.mout_intf.req.address[19]
mout_intf.req.address[20] <> mout_intf.mout_intf.req.address[20]
mout_intf.req.address[21] <> mout_intf.mout_intf.req.address[21]
mout_intf.req.address[22] <> mout_intf.mout_intf.req.address[22]
mout_intf.req.address[23] <> mout_intf.mout_intf.req.address[23]
mout_intf.req.address[24] <> mout_intf.mout_intf.req.address[24]
mout_intf.req.address[25] <> mout_intf.mout_intf.req.address[25]
mout_intf.req.address[26] <> mout_intf.mout_intf.req.address[26]
mout_intf.req.address[27] <> mout_intf.mout_intf.req.address[27]
mout_intf.req.address[28] <> mout_intf.mout_intf.req.address[28]
mout_intf.req.address[29] <> mout_intf.mout_intf.req.address[29]
mout_intf.req.burstcount[0] <> mout_intf.mout_intf.req.burstcount[0]
mout_intf.req.writedata[0] <> mout_intf.mout_intf.req.writedata[0]
mout_intf.req.writedata[1] <> mout_intf.mout_intf.req.writedata[1]
mout_intf.req.writedata[2] <> mout_intf.mout_intf.req.writedata[2]
mout_intf.req.writedata[3] <> mout_intf.mout_intf.req.writedata[3]
mout_intf.req.writedata[4] <> mout_intf.mout_intf.req.writedata[4]
mout_intf.req.writedata[5] <> mout_intf.mout_intf.req.writedata[5]
mout_intf.req.writedata[6] <> mout_intf.mout_intf.req.writedata[6]
mout_intf.req.writedata[7] <> mout_intf.mout_intf.req.writedata[7]
mout_intf.req.writedata[8] <> mout_intf.mout_intf.req.writedata[8]
mout_intf.req.writedata[9] <> mout_intf.mout_intf.req.writedata[9]
mout_intf.req.writedata[10] <> mout_intf.mout_intf.req.writedata[10]
mout_intf.req.writedata[11] <> mout_intf.mout_intf.req.writedata[11]
mout_intf.req.writedata[12] <> mout_intf.mout_intf.req.writedata[12]
mout_intf.req.writedata[13] <> mout_intf.mout_intf.req.writedata[13]
mout_intf.req.writedata[14] <> mout_intf.mout_intf.req.writedata[14]
mout_intf.req.writedata[15] <> mout_intf.mout_intf.req.writedata[15]
mout_intf.req.writedata[16] <> mout_intf.mout_intf.req.writedata[16]
mout_intf.req.writedata[17] <> mout_intf.mout_intf.req.writedata[17]
mout_intf.req.writedata[18] <> mout_intf.mout_intf.req.writedata[18]
mout_intf.req.writedata[19] <> mout_intf.mout_intf.req.writedata[19]
mout_intf.req.writedata[20] <> mout_intf.mout_intf.req.writedata[20]
mout_intf.req.writedata[21] <> mout_intf.mout_intf.req.writedata[21]
mout_intf.req.writedata[22] <> mout_intf.mout_intf.req.writedata[22]
mout_intf.req.writedata[23] <> mout_intf.mout_intf.req.writedata[23]
mout_intf.req.writedata[24] <> mout_intf.mout_intf.req.writedata[24]
mout_intf.req.writedata[25] <> mout_intf.mout_intf.req.writedata[25]
mout_intf.req.writedata[26] <> mout_intf.mout_intf.req.writedata[26]
mout_intf.req.writedata[27] <> mout_intf.mout_intf.req.writedata[27]
mout_intf.req.writedata[28] <> mout_intf.mout_intf.req.writedata[28]
mout_intf.req.writedata[29] <> mout_intf.mout_intf.req.writedata[29]
mout_intf.req.writedata[30] <> mout_intf.mout_intf.req.writedata[30]
mout_intf.req.writedata[31] <> mout_intf.mout_intf.req.writedata[31]
mout_intf.req.write <> mout_intf.mout_intf.req.write
mout_intf.req.read <> mout_intf.mout_intf.req.read
mout_intf.req.request <> mout_intf.mout_intf.req.request
mout_intf.req.enable <> mout_intf.mout_intf.req.enable


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[1].a|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[1].a|acl_arb_intf:mux_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[2].m0_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[2].m1_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:a[2].mout_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[2].a
clock => clock.IN1
resetn => resetn.IN1
m0_intf.stall <> m0_intf.stall
m1_intf.stall <> m1_intf.stall
mout_intf.req.id[0] <> mout_intf.mout_intf.req.id[0]
mout_intf.req.id[1] <> mout_intf.mout_intf.req.id[1]
mout_intf.req.byteenable[0] <> mout_intf.mout_intf.req.byteenable[0]
mout_intf.req.byteenable[1] <> mout_intf.mout_intf.req.byteenable[1]
mout_intf.req.byteenable[2] <> mout_intf.mout_intf.req.byteenable[2]
mout_intf.req.byteenable[3] <> mout_intf.mout_intf.req.byteenable[3]
mout_intf.req.address[0] <> mout_intf.mout_intf.req.address[0]
mout_intf.req.address[1] <> mout_intf.mout_intf.req.address[1]
mout_intf.req.address[2] <> mout_intf.mout_intf.req.address[2]
mout_intf.req.address[3] <> mout_intf.mout_intf.req.address[3]
mout_intf.req.address[4] <> mout_intf.mout_intf.req.address[4]
mout_intf.req.address[5] <> mout_intf.mout_intf.req.address[5]
mout_intf.req.address[6] <> mout_intf.mout_intf.req.address[6]
mout_intf.req.address[7] <> mout_intf.mout_intf.req.address[7]
mout_intf.req.address[8] <> mout_intf.mout_intf.req.address[8]
mout_intf.req.address[9] <> mout_intf.mout_intf.req.address[9]
mout_intf.req.address[10] <> mout_intf.mout_intf.req.address[10]
mout_intf.req.address[11] <> mout_intf.mout_intf.req.address[11]
mout_intf.req.address[12] <> mout_intf.mout_intf.req.address[12]
mout_intf.req.address[13] <> mout_intf.mout_intf.req.address[13]
mout_intf.req.address[14] <> mout_intf.mout_intf.req.address[14]
mout_intf.req.address[15] <> mout_intf.mout_intf.req.address[15]
mout_intf.req.address[16] <> mout_intf.mout_intf.req.address[16]
mout_intf.req.address[17] <> mout_intf.mout_intf.req.address[17]
mout_intf.req.address[18] <> mout_intf.mout_intf.req.address[18]
mout_intf.req.address[19] <> mout_intf.mout_intf.req.address[19]
mout_intf.req.address[20] <> mout_intf.mout_intf.req.address[20]
mout_intf.req.address[21] <> mout_intf.mout_intf.req.address[21]
mout_intf.req.address[22] <> mout_intf.mout_intf.req.address[22]
mout_intf.req.address[23] <> mout_intf.mout_intf.req.address[23]
mout_intf.req.address[24] <> mout_intf.mout_intf.req.address[24]
mout_intf.req.address[25] <> mout_intf.mout_intf.req.address[25]
mout_intf.req.address[26] <> mout_intf.mout_intf.req.address[26]
mout_intf.req.address[27] <> mout_intf.mout_intf.req.address[27]
mout_intf.req.address[28] <> mout_intf.mout_intf.req.address[28]
mout_intf.req.address[29] <> mout_intf.mout_intf.req.address[29]
mout_intf.req.burstcount[0] <> mout_intf.mout_intf.req.burstcount[0]
mout_intf.req.writedata[0] <> mout_intf.mout_intf.req.writedata[0]
mout_intf.req.writedata[1] <> mout_intf.mout_intf.req.writedata[1]
mout_intf.req.writedata[2] <> mout_intf.mout_intf.req.writedata[2]
mout_intf.req.writedata[3] <> mout_intf.mout_intf.req.writedata[3]
mout_intf.req.writedata[4] <> mout_intf.mout_intf.req.writedata[4]
mout_intf.req.writedata[5] <> mout_intf.mout_intf.req.writedata[5]
mout_intf.req.writedata[6] <> mout_intf.mout_intf.req.writedata[6]
mout_intf.req.writedata[7] <> mout_intf.mout_intf.req.writedata[7]
mout_intf.req.writedata[8] <> mout_intf.mout_intf.req.writedata[8]
mout_intf.req.writedata[9] <> mout_intf.mout_intf.req.writedata[9]
mout_intf.req.writedata[10] <> mout_intf.mout_intf.req.writedata[10]
mout_intf.req.writedata[11] <> mout_intf.mout_intf.req.writedata[11]
mout_intf.req.writedata[12] <> mout_intf.mout_intf.req.writedata[12]
mout_intf.req.writedata[13] <> mout_intf.mout_intf.req.writedata[13]
mout_intf.req.writedata[14] <> mout_intf.mout_intf.req.writedata[14]
mout_intf.req.writedata[15] <> mout_intf.mout_intf.req.writedata[15]
mout_intf.req.writedata[16] <> mout_intf.mout_intf.req.writedata[16]
mout_intf.req.writedata[17] <> mout_intf.mout_intf.req.writedata[17]
mout_intf.req.writedata[18] <> mout_intf.mout_intf.req.writedata[18]
mout_intf.req.writedata[19] <> mout_intf.mout_intf.req.writedata[19]
mout_intf.req.writedata[20] <> mout_intf.mout_intf.req.writedata[20]
mout_intf.req.writedata[21] <> mout_intf.mout_intf.req.writedata[21]
mout_intf.req.writedata[22] <> mout_intf.mout_intf.req.writedata[22]
mout_intf.req.writedata[23] <> mout_intf.mout_intf.req.writedata[23]
mout_intf.req.writedata[24] <> mout_intf.mout_intf.req.writedata[24]
mout_intf.req.writedata[25] <> mout_intf.mout_intf.req.writedata[25]
mout_intf.req.writedata[26] <> mout_intf.mout_intf.req.writedata[26]
mout_intf.req.writedata[27] <> mout_intf.mout_intf.req.writedata[27]
mout_intf.req.writedata[28] <> mout_intf.mout_intf.req.writedata[28]
mout_intf.req.writedata[29] <> mout_intf.mout_intf.req.writedata[29]
mout_intf.req.writedata[30] <> mout_intf.mout_intf.req.writedata[30]
mout_intf.req.writedata[31] <> mout_intf.mout_intf.req.writedata[31]
mout_intf.req.write <> mout_intf.mout_intf.req.write
mout_intf.req.read <> mout_intf.mout_intf.req.read
mout_intf.req.request <> mout_intf.mout_intf.req.request
mout_intf.req.enable <> mout_intf.mout_intf.req.enable


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[2].a|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb2:a[2].a|acl_arb_intf:mux_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[0].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[0].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[1].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[1].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[2].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[2].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[3].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[3].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[4].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:dp[4].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.out_intf.req.writedata[31]
out_intf.req.write <> out_intf.out_intf.req.write
out_intf.req.read <> out_intf.out_intf.req.read
out_intf.req.request <> out_intf.out_intf.req.request
out_intf.req.enable <> out_intf.out_intf.req.enable


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[4].dp|acl_arb_data:pipe_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:sp[0].in_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_intf:sp[0].out_intf
acl_arb_intf.stall <> <UNC>
acl_arb_intf.req.id[0] <> <UNC>
acl_arb_intf.req.id[1] <> <UNC>
acl_arb_intf.req.byteenable[0] <> <UNC>
acl_arb_intf.req.byteenable[1] <> <UNC>
acl_arb_intf.req.byteenable[2] <> <UNC>
acl_arb_intf.req.byteenable[3] <> <UNC>
acl_arb_intf.req.address[0] <> <UNC>
acl_arb_intf.req.address[1] <> <UNC>
acl_arb_intf.req.address[2] <> <UNC>
acl_arb_intf.req.address[3] <> <UNC>
acl_arb_intf.req.address[4] <> <UNC>
acl_arb_intf.req.address[5] <> <UNC>
acl_arb_intf.req.address[6] <> <UNC>
acl_arb_intf.req.address[7] <> <UNC>
acl_arb_intf.req.address[8] <> <UNC>
acl_arb_intf.req.address[9] <> <UNC>
acl_arb_intf.req.address[10] <> <UNC>
acl_arb_intf.req.address[11] <> <UNC>
acl_arb_intf.req.address[12] <> <UNC>
acl_arb_intf.req.address[13] <> <UNC>
acl_arb_intf.req.address[14] <> <UNC>
acl_arb_intf.req.address[15] <> <UNC>
acl_arb_intf.req.address[16] <> <UNC>
acl_arb_intf.req.address[17] <> <UNC>
acl_arb_intf.req.address[18] <> <UNC>
acl_arb_intf.req.address[19] <> <UNC>
acl_arb_intf.req.address[20] <> <UNC>
acl_arb_intf.req.address[21] <> <UNC>
acl_arb_intf.req.address[22] <> <UNC>
acl_arb_intf.req.address[23] <> <UNC>
acl_arb_intf.req.address[24] <> <UNC>
acl_arb_intf.req.address[25] <> <UNC>
acl_arb_intf.req.address[26] <> <UNC>
acl_arb_intf.req.address[27] <> <UNC>
acl_arb_intf.req.address[28] <> <UNC>
acl_arb_intf.req.address[29] <> <UNC>
acl_arb_intf.req.burstcount[0] <> <UNC>
acl_arb_intf.req.writedata[0] <> <UNC>
acl_arb_intf.req.writedata[1] <> <UNC>
acl_arb_intf.req.writedata[2] <> <UNC>
acl_arb_intf.req.writedata[3] <> <UNC>
acl_arb_intf.req.writedata[4] <> <UNC>
acl_arb_intf.req.writedata[5] <> <UNC>
acl_arb_intf.req.writedata[6] <> <UNC>
acl_arb_intf.req.writedata[7] <> <UNC>
acl_arb_intf.req.writedata[8] <> <UNC>
acl_arb_intf.req.writedata[9] <> <UNC>
acl_arb_intf.req.writedata[10] <> <UNC>
acl_arb_intf.req.writedata[11] <> <UNC>
acl_arb_intf.req.writedata[12] <> <UNC>
acl_arb_intf.req.writedata[13] <> <UNC>
acl_arb_intf.req.writedata[14] <> <UNC>
acl_arb_intf.req.writedata[15] <> <UNC>
acl_arb_intf.req.writedata[16] <> <UNC>
acl_arb_intf.req.writedata[17] <> <UNC>
acl_arb_intf.req.writedata[18] <> <UNC>
acl_arb_intf.req.writedata[19] <> <UNC>
acl_arb_intf.req.writedata[20] <> <UNC>
acl_arb_intf.req.writedata[21] <> <UNC>
acl_arb_intf.req.writedata[22] <> <UNC>
acl_arb_intf.req.writedata[23] <> <UNC>
acl_arb_intf.req.writedata[24] <> <UNC>
acl_arb_intf.req.writedata[25] <> <UNC>
acl_arb_intf.req.writedata[26] <> <UNC>
acl_arb_intf.req.writedata[27] <> <UNC>
acl_arb_intf.req.writedata[28] <> <UNC>
acl_arb_intf.req.writedata[29] <> <UNC>
acl_arb_intf.req.writedata[30] <> <UNC>
acl_arb_intf.req.writedata[31] <> <UNC>
acl_arb_intf.req.write <> <UNC>
acl_arb_intf.req.read <> <UNC>
acl_arb_intf.req.request <> <UNC>
acl_arb_intf.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_staging_reg:sp[0].sp
clock => clock.IN1
resetn => resetn.IN1
in_intf.stall <> in_intf.stall
out_intf.req.id[0] <> out_intf.req.id[0]
out_intf.req.id[1] <> out_intf.req.id[1]
out_intf.req.byteenable[0] <> out_intf.req.byteenable[0]
out_intf.req.byteenable[1] <> out_intf.req.byteenable[1]
out_intf.req.byteenable[2] <> out_intf.req.byteenable[2]
out_intf.req.byteenable[3] <> out_intf.req.byteenable[3]
out_intf.req.address[0] <> out_intf.req.address[0]
out_intf.req.address[1] <> out_intf.req.address[1]
out_intf.req.address[2] <> out_intf.req.address[2]
out_intf.req.address[3] <> out_intf.req.address[3]
out_intf.req.address[4] <> out_intf.req.address[4]
out_intf.req.address[5] <> out_intf.req.address[5]
out_intf.req.address[6] <> out_intf.req.address[6]
out_intf.req.address[7] <> out_intf.req.address[7]
out_intf.req.address[8] <> out_intf.req.address[8]
out_intf.req.address[9] <> out_intf.req.address[9]
out_intf.req.address[10] <> out_intf.req.address[10]
out_intf.req.address[11] <> out_intf.req.address[11]
out_intf.req.address[12] <> out_intf.req.address[12]
out_intf.req.address[13] <> out_intf.req.address[13]
out_intf.req.address[14] <> out_intf.req.address[14]
out_intf.req.address[15] <> out_intf.req.address[15]
out_intf.req.address[16] <> out_intf.req.address[16]
out_intf.req.address[17] <> out_intf.req.address[17]
out_intf.req.address[18] <> out_intf.req.address[18]
out_intf.req.address[19] <> out_intf.req.address[19]
out_intf.req.address[20] <> out_intf.req.address[20]
out_intf.req.address[21] <> out_intf.req.address[21]
out_intf.req.address[22] <> out_intf.req.address[22]
out_intf.req.address[23] <> out_intf.req.address[23]
out_intf.req.address[24] <> out_intf.req.address[24]
out_intf.req.address[25] <> out_intf.req.address[25]
out_intf.req.address[26] <> out_intf.req.address[26]
out_intf.req.address[27] <> out_intf.req.address[27]
out_intf.req.address[28] <> out_intf.req.address[28]
out_intf.req.address[29] <> out_intf.req.address[29]
out_intf.req.burstcount[0] <> out_intf.req.burstcount[0]
out_intf.req.writedata[0] <> out_intf.req.writedata[0]
out_intf.req.writedata[1] <> out_intf.req.writedata[1]
out_intf.req.writedata[2] <> out_intf.req.writedata[2]
out_intf.req.writedata[3] <> out_intf.req.writedata[3]
out_intf.req.writedata[4] <> out_intf.req.writedata[4]
out_intf.req.writedata[5] <> out_intf.req.writedata[5]
out_intf.req.writedata[6] <> out_intf.req.writedata[6]
out_intf.req.writedata[7] <> out_intf.req.writedata[7]
out_intf.req.writedata[8] <> out_intf.req.writedata[8]
out_intf.req.writedata[9] <> out_intf.req.writedata[9]
out_intf.req.writedata[10] <> out_intf.req.writedata[10]
out_intf.req.writedata[11] <> out_intf.req.writedata[11]
out_intf.req.writedata[12] <> out_intf.req.writedata[12]
out_intf.req.writedata[13] <> out_intf.req.writedata[13]
out_intf.req.writedata[14] <> out_intf.req.writedata[14]
out_intf.req.writedata[15] <> out_intf.req.writedata[15]
out_intf.req.writedata[16] <> out_intf.req.writedata[16]
out_intf.req.writedata[17] <> out_intf.req.writedata[17]
out_intf.req.writedata[18] <> out_intf.req.writedata[18]
out_intf.req.writedata[19] <> out_intf.req.writedata[19]
out_intf.req.writedata[20] <> out_intf.req.writedata[20]
out_intf.req.writedata[21] <> out_intf.req.writedata[21]
out_intf.req.writedata[22] <> out_intf.req.writedata[22]
out_intf.req.writedata[23] <> out_intf.req.writedata[23]
out_intf.req.writedata[24] <> out_intf.req.writedata[24]
out_intf.req.writedata[25] <> out_intf.req.writedata[25]
out_intf.req.writedata[26] <> out_intf.req.writedata[26]
out_intf.req.writedata[27] <> out_intf.req.writedata[27]
out_intf.req.writedata[28] <> out_intf.req.writedata[28]
out_intf.req.writedata[29] <> out_intf.req.writedata[29]
out_intf.req.writedata[30] <> out_intf.req.writedata[30]
out_intf.req.writedata[31] <> out_intf.req.writedata[31]
out_intf.req.write <> out_intf.req.write
out_intf.req.read <> out_intf.req.read
out_intf.req.request <> out_intf.req.request
out_intf.req.enable <> out_intf.req.enable


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_staging_reg:sp[0].sp|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_staging_reg:sp[0].sp|acl_arb_data:staging_r
acl_arb_data.req.id[0] <> <UNC>
acl_arb_data.req.id[1] <> <UNC>
acl_arb_data.req.byteenable[0] <> <UNC>
acl_arb_data.req.byteenable[1] <> <UNC>
acl_arb_data.req.byteenable[2] <> <UNC>
acl_arb_data.req.byteenable[3] <> <UNC>
acl_arb_data.req.address[0] <> <UNC>
acl_arb_data.req.address[1] <> <UNC>
acl_arb_data.req.address[2] <> <UNC>
acl_arb_data.req.address[3] <> <UNC>
acl_arb_data.req.address[4] <> <UNC>
acl_arb_data.req.address[5] <> <UNC>
acl_arb_data.req.address[6] <> <UNC>
acl_arb_data.req.address[7] <> <UNC>
acl_arb_data.req.address[8] <> <UNC>
acl_arb_data.req.address[9] <> <UNC>
acl_arb_data.req.address[10] <> <UNC>
acl_arb_data.req.address[11] <> <UNC>
acl_arb_data.req.address[12] <> <UNC>
acl_arb_data.req.address[13] <> <UNC>
acl_arb_data.req.address[14] <> <UNC>
acl_arb_data.req.address[15] <> <UNC>
acl_arb_data.req.address[16] <> <UNC>
acl_arb_data.req.address[17] <> <UNC>
acl_arb_data.req.address[18] <> <UNC>
acl_arb_data.req.address[19] <> <UNC>
acl_arb_data.req.address[20] <> <UNC>
acl_arb_data.req.address[21] <> <UNC>
acl_arb_data.req.address[22] <> <UNC>
acl_arb_data.req.address[23] <> <UNC>
acl_arb_data.req.address[24] <> <UNC>
acl_arb_data.req.address[25] <> <UNC>
acl_arb_data.req.address[26] <> <UNC>
acl_arb_data.req.address[27] <> <UNC>
acl_arb_data.req.address[28] <> <UNC>
acl_arb_data.req.address[29] <> <UNC>
acl_arb_data.req.burstcount[0] <> <UNC>
acl_arb_data.req.writedata[0] <> <UNC>
acl_arb_data.req.writedata[1] <> <UNC>
acl_arb_data.req.writedata[2] <> <UNC>
acl_arb_data.req.writedata[3] <> <UNC>
acl_arb_data.req.writedata[4] <> <UNC>
acl_arb_data.req.writedata[5] <> <UNC>
acl_arb_data.req.writedata[6] <> <UNC>
acl_arb_data.req.writedata[7] <> <UNC>
acl_arb_data.req.writedata[8] <> <UNC>
acl_arb_data.req.writedata[9] <> <UNC>
acl_arb_data.req.writedata[10] <> <UNC>
acl_arb_data.req.writedata[11] <> <UNC>
acl_arb_data.req.writedata[12] <> <UNC>
acl_arb_data.req.writedata[13] <> <UNC>
acl_arb_data.req.writedata[14] <> <UNC>
acl_arb_data.req.writedata[15] <> <UNC>
acl_arb_data.req.writedata[16] <> <UNC>
acl_arb_data.req.writedata[17] <> <UNC>
acl_arb_data.req.writedata[18] <> <UNC>
acl_arb_data.req.writedata[19] <> <UNC>
acl_arb_data.req.writedata[20] <> <UNC>
acl_arb_data.req.writedata[21] <> <UNC>
acl_arb_data.req.writedata[22] <> <UNC>
acl_arb_data.req.writedata[23] <> <UNC>
acl_arb_data.req.writedata[24] <> <UNC>
acl_arb_data.req.writedata[25] <> <UNC>
acl_arb_data.req.writedata[26] <> <UNC>
acl_arb_data.req.writedata[27] <> <UNC>
acl_arb_data.req.writedata[28] <> <UNC>
acl_arb_data.req.writedata[29] <> <UNC>
acl_arb_data.req.writedata[30] <> <UNC>
acl_arb_data.req.writedata[31] <> <UNC>
acl_arb_data.req.write <> <UNC>
acl_arb_data.req.read <> <UNC>
acl_arb_data.req.request <> <UNC>
acl_arb_data.req.enable <> <UNC>


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw
clock => clock.IN1
resetn => resetn.IN1
avm_enable <= ic_arb_enable.DB_MAX_OUTPUT_PORT_TYPE
avm_read <= ic_arb_read.DB_MAX_OUTPUT_PORT_TYPE
avm_write <= ic_arb_write.DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[0] <= ic_arb_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[1] <= ic_arb_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[2] <= ic_arb_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[3] <= ic_arb_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[4] <= ic_arb_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[5] <= ic_arb_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[6] <= ic_arb_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[7] <= ic_arb_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[8] <= ic_arb_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[9] <= ic_arb_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[10] <= ic_arb_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[11] <= ic_arb_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[12] <= ic_arb_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[13] <= ic_arb_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[14] <= ic_arb_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[15] <= ic_arb_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[16] <= ic_arb_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[17] <= ic_arb_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[18] <= ic_arb_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[19] <= ic_arb_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[20] <= ic_arb_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[21] <= ic_arb_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[22] <= ic_arb_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[23] <= ic_arb_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[24] <= ic_arb_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[25] <= ic_arb_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[26] <= ic_arb_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[27] <= ic_arb_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[28] <= ic_arb_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[29] <= ic_arb_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[30] <= ic_arb_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
avm_writedata[31] <= ic_arb_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
avm_burstcount[0] <= ic_arb_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
avm_address[0] <= <GND>
avm_address[1] <= <GND>
avm_address[2] <= ic_arb_address[0].DB_MAX_OUTPUT_PORT_TYPE
avm_address[3] <= ic_arb_address[1].DB_MAX_OUTPUT_PORT_TYPE
avm_address[4] <= ic_arb_address[2].DB_MAX_OUTPUT_PORT_TYPE
avm_address[5] <= ic_arb_address[3].DB_MAX_OUTPUT_PORT_TYPE
avm_address[6] <= ic_arb_address[4].DB_MAX_OUTPUT_PORT_TYPE
avm_address[7] <= ic_arb_address[5].DB_MAX_OUTPUT_PORT_TYPE
avm_address[8] <= ic_arb_address[6].DB_MAX_OUTPUT_PORT_TYPE
avm_address[9] <= ic_arb_address[7].DB_MAX_OUTPUT_PORT_TYPE
avm_address[10] <= ic_arb_address[8].DB_MAX_OUTPUT_PORT_TYPE
avm_address[11] <= ic_arb_address[9].DB_MAX_OUTPUT_PORT_TYPE
avm_address[12] <= ic_arb_address[10].DB_MAX_OUTPUT_PORT_TYPE
avm_address[13] <= ic_arb_address[11].DB_MAX_OUTPUT_PORT_TYPE
avm_address[14] <= ic_arb_address[12].DB_MAX_OUTPUT_PORT_TYPE
avm_address[15] <= ic_arb_address[13].DB_MAX_OUTPUT_PORT_TYPE
avm_address[16] <= ic_arb_address[14].DB_MAX_OUTPUT_PORT_TYPE
avm_address[17] <= ic_arb_address[15].DB_MAX_OUTPUT_PORT_TYPE
avm_address[18] <= ic_arb_address[16].DB_MAX_OUTPUT_PORT_TYPE
avm_address[19] <= ic_arb_address[17].DB_MAX_OUTPUT_PORT_TYPE
avm_address[20] <= ic_arb_address[18].DB_MAX_OUTPUT_PORT_TYPE
avm_address[21] <= ic_arb_address[19].DB_MAX_OUTPUT_PORT_TYPE
avm_address[22] <= ic_arb_address[20].DB_MAX_OUTPUT_PORT_TYPE
avm_address[23] <= ic_arb_address[21].DB_MAX_OUTPUT_PORT_TYPE
avm_address[24] <= ic_arb_address[22].DB_MAX_OUTPUT_PORT_TYPE
avm_address[25] <= ic_arb_address[23].DB_MAX_OUTPUT_PORT_TYPE
avm_address[26] <= ic_arb_address[24].DB_MAX_OUTPUT_PORT_TYPE
avm_address[27] <= ic_arb_address[25].DB_MAX_OUTPUT_PORT_TYPE
avm_address[28] <= ic_arb_address[26].DB_MAX_OUTPUT_PORT_TYPE
avm_address[29] <= ic_arb_address[27].DB_MAX_OUTPUT_PORT_TYPE
avm_address[30] <= ic_arb_address[28].DB_MAX_OUTPUT_PORT_TYPE
avm_address[31] <= ic_arb_address[29].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[0] <= ic_arb_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[1] <= ic_arb_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[2] <= ic_arb_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
avm_byteenable[3] <= ic_arb_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
avm_waitrequest => ~NO_FANOUT~
avm_readdatavalid => ~NO_FANOUT~
avm_readdata[0] => ic_rrp_data[0].DATAIN
avm_readdata[1] => ic_rrp_data[1].DATAIN
avm_readdata[2] => ic_rrp_data[2].DATAIN
avm_readdata[3] => ic_rrp_data[3].DATAIN
avm_readdata[4] => ic_rrp_data[4].DATAIN
avm_readdata[5] => ic_rrp_data[5].DATAIN
avm_readdata[6] => ic_rrp_data[6].DATAIN
avm_readdata[7] => ic_rrp_data[7].DATAIN
avm_readdata[8] => ic_rrp_data[8].DATAIN
avm_readdata[9] => ic_rrp_data[9].DATAIN
avm_readdata[10] => ic_rrp_data[10].DATAIN
avm_readdata[11] => ic_rrp_data[11].DATAIN
avm_readdata[12] => ic_rrp_data[12].DATAIN
avm_readdata[13] => ic_rrp_data[13].DATAIN
avm_readdata[14] => ic_rrp_data[14].DATAIN
avm_readdata[15] => ic_rrp_data[15].DATAIN
avm_readdata[16] => ic_rrp_data[16].DATAIN
avm_readdata[17] => ic_rrp_data[17].DATAIN
avm_readdata[18] => ic_rrp_data[18].DATAIN
avm_readdata[19] => ic_rrp_data[19].DATAIN
avm_readdata[20] => ic_rrp_data[20].DATAIN
avm_readdata[21] => ic_rrp_data[21].DATAIN
avm_readdata[22] => ic_rrp_data[22].DATAIN
avm_readdata[23] => ic_rrp_data[23].DATAIN
avm_readdata[24] => ic_rrp_data[24].DATAIN
avm_readdata[25] => ic_rrp_data[25].DATAIN
avm_readdata[26] => ic_rrp_data[26].DATAIN
avm_readdata[27] => ic_rrp_data[27].DATAIN
avm_readdata[28] => ic_rrp_data[28].DATAIN
avm_readdata[29] => ic_rrp_data[29].DATAIN
avm_readdata[30] => ic_rrp_data[30].DATAIN
avm_readdata[31] => ic_rrp_data[31].DATAIN
avm_writeack => ~NO_FANOUT~
ic_arb_request => ~NO_FANOUT~
ic_arb_enable => avm_enable.DATAIN
ic_arb_read => readdatavalid_sr.DATAB
ic_arb_read => avm_read.DATAIN
ic_arb_write => avm_write.DATAIN
ic_arb_write => ic_wrp_ack.DATAIN
ic_arb_writedata[0] => avm_writedata[0].DATAIN
ic_arb_writedata[1] => avm_writedata[1].DATAIN
ic_arb_writedata[2] => avm_writedata[2].DATAIN
ic_arb_writedata[3] => avm_writedata[3].DATAIN
ic_arb_writedata[4] => avm_writedata[4].DATAIN
ic_arb_writedata[5] => avm_writedata[5].DATAIN
ic_arb_writedata[6] => avm_writedata[6].DATAIN
ic_arb_writedata[7] => avm_writedata[7].DATAIN
ic_arb_writedata[8] => avm_writedata[8].DATAIN
ic_arb_writedata[9] => avm_writedata[9].DATAIN
ic_arb_writedata[10] => avm_writedata[10].DATAIN
ic_arb_writedata[11] => avm_writedata[11].DATAIN
ic_arb_writedata[12] => avm_writedata[12].DATAIN
ic_arb_writedata[13] => avm_writedata[13].DATAIN
ic_arb_writedata[14] => avm_writedata[14].DATAIN
ic_arb_writedata[15] => avm_writedata[15].DATAIN
ic_arb_writedata[16] => avm_writedata[16].DATAIN
ic_arb_writedata[17] => avm_writedata[17].DATAIN
ic_arb_writedata[18] => avm_writedata[18].DATAIN
ic_arb_writedata[19] => avm_writedata[19].DATAIN
ic_arb_writedata[20] => avm_writedata[20].DATAIN
ic_arb_writedata[21] => avm_writedata[21].DATAIN
ic_arb_writedata[22] => avm_writedata[22].DATAIN
ic_arb_writedata[23] => avm_writedata[23].DATAIN
ic_arb_writedata[24] => avm_writedata[24].DATAIN
ic_arb_writedata[25] => avm_writedata[25].DATAIN
ic_arb_writedata[26] => avm_writedata[26].DATAIN
ic_arb_writedata[27] => avm_writedata[27].DATAIN
ic_arb_writedata[28] => avm_writedata[28].DATAIN
ic_arb_writedata[29] => avm_writedata[29].DATAIN
ic_arb_writedata[30] => avm_writedata[30].DATAIN
ic_arb_writedata[31] => avm_writedata[31].DATAIN
ic_arb_burstcount[0] => avm_burstcount[0].DATAIN
ic_arb_address[0] => avm_address[2].DATAIN
ic_arb_address[1] => avm_address[3].DATAIN
ic_arb_address[2] => avm_address[4].DATAIN
ic_arb_address[3] => avm_address[5].DATAIN
ic_arb_address[4] => avm_address[6].DATAIN
ic_arb_address[5] => avm_address[7].DATAIN
ic_arb_address[6] => avm_address[8].DATAIN
ic_arb_address[7] => avm_address[9].DATAIN
ic_arb_address[8] => avm_address[10].DATAIN
ic_arb_address[9] => avm_address[11].DATAIN
ic_arb_address[10] => avm_address[12].DATAIN
ic_arb_address[11] => avm_address[13].DATAIN
ic_arb_address[12] => avm_address[14].DATAIN
ic_arb_address[13] => avm_address[15].DATAIN
ic_arb_address[14] => avm_address[16].DATAIN
ic_arb_address[15] => avm_address[17].DATAIN
ic_arb_address[16] => avm_address[18].DATAIN
ic_arb_address[17] => avm_address[19].DATAIN
ic_arb_address[18] => avm_address[20].DATAIN
ic_arb_address[19] => avm_address[21].DATAIN
ic_arb_address[20] => avm_address[22].DATAIN
ic_arb_address[21] => avm_address[23].DATAIN
ic_arb_address[22] => avm_address[24].DATAIN
ic_arb_address[23] => avm_address[25].DATAIN
ic_arb_address[24] => avm_address[26].DATAIN
ic_arb_address[25] => avm_address[27].DATAIN
ic_arb_address[26] => avm_address[28].DATAIN
ic_arb_address[27] => avm_address[29].DATAIN
ic_arb_address[28] => avm_address[30].DATAIN
ic_arb_address[29] => avm_address[31].DATAIN
ic_arb_byteenable[0] => avm_byteenable[0].DATAIN
ic_arb_byteenable[1] => avm_byteenable[1].DATAIN
ic_arb_byteenable[2] => avm_byteenable[2].DATAIN
ic_arb_byteenable[3] => avm_byteenable[3].DATAIN
ic_arb_id[0] => ~NO_FANOUT~
ic_arb_id[1] => ~NO_FANOUT~
ic_arb_stall <= <GND>
ic_wrp_ack <= ic_arb_write.DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_datavalid <= readdatavalid_sr[0].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[0] <= avm_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[1] <= avm_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[2] <= avm_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[3] <= avm_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[4] <= avm_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[5] <= avm_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[6] <= avm_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[7] <= avm_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[8] <= avm_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[9] <= avm_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[10] <= avm_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[11] <= avm_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[12] <= avm_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[13] <= avm_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[14] <= avm_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[15] <= avm_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[16] <= avm_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[17] <= avm_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[18] <= avm_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[19] <= avm_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[20] <= avm_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[21] <= avm_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[22] <= avm_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[23] <= avm_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[24] <= avm_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[25] <= avm_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[26] <= avm_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[27] <= avm_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[28] <= avm_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[29] <= avm_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[30] <= avm_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
ic_rrp_data[31] <= avm_readdata[31].DB_MAX_OUTPUT_PORT_TYPE


|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler:acl_reset_handler_inst
clk => ~NO_FANOUT~
i_resetn => o_resetn_synchronized.DATAIN
i_resetn => o_aclrn.DATAIN
o_aclrn <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE
o_sclrn[0] <= <VCC>
o_resetn_synchronized <= i_resetn.DB_MAX_OUTPUT_PORT_TYPE


