

================================================================
== Vitis HLS Report for 'svd_3_1_Pipeline_VITIS_LOOP_436_22'
================================================================
* Date:           Sun Feb  5 16:53:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.573 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_436_22  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      71|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      27|    -|
|Register             |        -|     -|       34|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       34|      98|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln436_fu_95_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln437_fu_84_p2   |         +|   0|  0|  12|           4|           4|
    |icmp_ln436_fu_74_p2  |      icmp|   0|  0|  20|          32|          32|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  71|          68|          37|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done_int             |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_103  |   9|          2|   32|         64|
    |j_fu_30                 |   9|          2|   32|         64|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  27|          6|   65|        130|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |j_fu_30      |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  34|   0|   34|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_436_22|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_436_22|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_436_22|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_436_22|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_436_22|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_436_22|  return value|
|phi_ln453       |   in|   32|     ap_none|                           phi_ln453|        scalar|
|l               |   in|   32|     ap_none|                                   l|        scalar|
|sub_ln437       |   in|    4|     ap_none|                           sub_ln437|        scalar|
|U_val_address0  |  out|    4|   ap_memory|                               U_val|         array|
|U_val_ce0       |  out|    1|   ap_memory|                               U_val|         array|
|U_val_we0       |  out|    1|   ap_memory|                               U_val|         array|
|U_val_d0        |  out|   64|   ap_memory|                               U_val|         array|
+----------------+-----+-----+------------+------------------------------------+--------------+

