# VLSI-MAC-PROJECT
Pipelined MAC Unit in Verilog with Waveform Simulation
