{"sha": "b958e1c134344ea06aa53ba0ca0935363ed3a8e8", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Yjk1OGUxYzEzNDM0NGVhMDZhYTUzYmEwY2EwOTM1MzYzZWQzYThlOA==", "commit": {"author": {"name": "Carl Love", "email": "cel@us.ibm.com", "date": "2018-05-16T17:21:04Z"}, "committer": {"name": "Carl Love", "email": "carll@gcc.gnu.org", "date": "2018-05-16T17:21:04Z"}, "message": "rs6000.md (prefetch): Generate ISA 2.06 instructions dcbt and dcbtstt with TH=16 if...\n\ngcc/ChangeLog:\n\n2018-05-16  Carl Love  <cel@us.ibm.com>\n\n\t* config/rs6000/rs6000.md (prefetch): Generate ISA 2.06 instructions\n\tdcbt and dcbtstt with TH=16 if operands[2] is 0 and Power 8 or newer.\n\nFrom-SVN: r260296", "tree": {"sha": "08b23e9ecb41f589ccab68f94f4a82383d79009b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/08b23e9ecb41f589ccab68f94f4a82383d79009b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b958e1c134344ea06aa53ba0ca0935363ed3a8e8", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b958e1c134344ea06aa53ba0ca0935363ed3a8e8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b958e1c134344ea06aa53ba0ca0935363ed3a8e8", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b958e1c134344ea06aa53ba0ca0935363ed3a8e8/comments", "author": {"login": "carlelove", "id": 86435705, "node_id": "MDQ6VXNlcjg2NDM1NzA1", "avatar_url": "https://avatars.githubusercontent.com/u/86435705?v=4", "gravatar_id": "", "url": "https://api.github.com/users/carlelove", "html_url": "https://github.com/carlelove", "followers_url": "https://api.github.com/users/carlelove/followers", "following_url": "https://api.github.com/users/carlelove/following{/other_user}", "gists_url": "https://api.github.com/users/carlelove/gists{/gist_id}", "starred_url": "https://api.github.com/users/carlelove/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/carlelove/subscriptions", "organizations_url": "https://api.github.com/users/carlelove/orgs", "repos_url": "https://api.github.com/users/carlelove/repos", "events_url": "https://api.github.com/users/carlelove/events{/privacy}", "received_events_url": "https://api.github.com/users/carlelove/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "73264a8d66c00162103e39b46cd388a4f566821c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/73264a8d66c00162103e39b46cd388a4f566821c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/73264a8d66c00162103e39b46cd388a4f566821c"}], "stats": {"total": 22, "additions": 16, "deletions": 6}, "files": [{"sha": "59c4b42d23c0c7774eec2332aa93003a213a0791", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b958e1c134344ea06aa53ba0ca0935363ed3a8e8/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b958e1c134344ea06aa53ba0ca0935363ed3a8e8/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b958e1c134344ea06aa53ba0ca0935363ed3a8e8", "patch": "@@ -1,3 +1,8 @@\n+2018-05-16  Carl Love  <cel@us.ibm.com>\n+\n+\t* config/rs6000/rs6000.md (prefetch): Generate ISA 2.06 instructions\n+\tdcbt and dcbtstt with TH=16 if operands[2] is 0 and Power 8 or newer.\n+\n 2018-05-16  Martin Jambor  <mjambor@suse.cz>\n \n \t* ipa-prop.c (ipa_free_all_edge_args): Remove."}, {"sha": "6d8e5e219a927f32d0e95b5ffc8e0746bfaac0f5", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 11, "deletions": 6, "changes": 17, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b958e1c134344ea06aa53ba0ca0935363ed3a8e8/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b958e1c134344ea06aa53ba0ca0935363ed3a8e8/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=b958e1c134344ea06aa53ba0ca0935363ed3a8e8", "patch": "@@ -13243,22 +13243,27 @@\n \t     (match_operand:SI 2 \"const_int_operand\" \"n\"))]\n   \"\"\n {\n-  /* dcbtstt, dcbtt and TM=0b10000 support starts with ISA 2.06.  */\n-  int inst_select = INTVAL (operands[2]) || !TARGET_POPCNTD;\n+\n+\n+  /* dcbtstt, dcbtt and TH=0b10000 support starts with ISA 2.06 (Power7).\n+     AIX does not support the dcbtstt and dcbtt extended mnemonics.\n+     The AIX assembler does not support the three operand form of dcbt\n+     and dcbtst on Power 7 (-mpwr7).  */\n+  int inst_select = INTVAL (operands[2]) || !TARGET_DIRECT_MOVE;\n \n   if (REG_P (operands[0]))\n     {\n       if (INTVAL (operands[1]) == 0)\n-        return inst_select ? \"dcbt 0,%0\" : \"dcbtt 0,%0\";\n+        return inst_select ? \"dcbt 0,%0\" : \"dcbt 0,%0,16\";\n       else\n-        return inst_select ? \"dcbtst 0,%0\" : \"dcbtstt 0,%0\";\n+        return inst_select ? \"dcbtst 0,%0\" : \"dcbtst 0,%0,16\";\n     }\n   else\n     {\n       if (INTVAL (operands[1]) == 0)\n-        return inst_select ? \"dcbt %a0\" : \"dcbtt %a0\";\n+        return inst_select ? \"dcbt %a0\" : \"dcbt %a0,16\";\n       else\n-        return inst_select ? \"dcbtst %a0\" : \"dcbtstt %a0\";\n+        return inst_select ? \"dcbtst %a0\" : \"dcbtst %a0,16\";\n     }\n }\n   [(set_attr \"type\" \"load\")])"}]}