

================================================================
== Synthesis Summary Report of 'kernel_nlp'
================================================================
+ General Information: 
    * Date:           Tue Dec 17 08:43:26 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        kernel_nlp
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+-----------+----------+-------------+-------------+-----+
    |                           Modules                          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |           |          |             |             |     |
    |                           & Loops                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM    |    DSP   |      FF     |     LUT     | URAM|
    +------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+-----------+----------+-------------+-------------+-----+
    |+ kernel_nlp                                                |     -|  0.00|    22585|  9.034e+04|         -|    22586|     -|        no|  492 (12%)|  145 (1%)|   60232 (2%)|   61098 (4%)|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2      |     -|  0.00|    16013|  6.405e+04|         -|    16013|     -|        no|          -|         -|   1229 (~0%)|   2962 (~0%)|    -|
    |  o VITIS_LOOP_63_1_VITIS_LOOP_64_2                         |    II|  2.92|    16011|  6.404e+04|        16|        4|  4000|       yes|          -|         -|            -|            -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_73_4_VITIS_LOOP_74_5      |     -|  0.00|    16013|  6.405e+04|         -|    16013|     -|        no|          -|         -|   1229 (~0%)|   2962 (~0%)|    -|
    |  o VITIS_LOOP_73_4_VITIS_LOOP_74_5                         |    II|  2.92|    16011|  6.404e+04|        16|        4|  4000|       yes|          -|         -|            -|            -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_83_7                      |     -|  0.00|      142|    568.000|         -|      142|     -|        no|          -|   1 (~0%)|   3894 (~0%)|   4974 (~0%)|    -|
    |  o VITIS_LOOP_83_7                                         |    II|  2.92|      140|    560.000|        21|        8|    16|       yes|          -|         -|            -|            -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_91_9                      |     -|  0.00|       68|    272.000|         -|       68|     -|        no|          -|         -|    552 (~0%)|    471 (~0%)|    -|
    |  o VITIS_LOOP_91_9                                         |    II|  2.92|       66|    264.000|         6|        4|    16|       yes|          -|         -|            -|            -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_99_11                     |     -|  0.00|      142|    568.000|         -|      142|     -|        no|          -|   1 (~0%)|   3894 (~0%)|   4974 (~0%)|    -|
    |  o VITIS_LOOP_99_11                                        |    II|  2.92|      140|    560.000|        21|        8|    16|       yes|          -|         -|            -|            -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_126_14  |     -|  0.35|     6286|  2.514e+04|         -|     6286|     -|        no|          -|  141 (1%)|  20731 (~0%)|  11120 (~0%)|    -|
    |  o VITIS_LOOP_125_13_VITIS_LOOP_126_14                     |     -|  2.92|     6284|  2.514e+04|        37|        2|  3125|       yes|          -|         -|            -|            -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_333_15                    |     -|  0.00|      141|    564.000|         -|      141|     -|        no|          -|   1 (~0%)|   5030 (~0%)|   6810 (~0%)|    -|
    |  o VITIS_LOOP_333_15                                       |    II|  2.92|      139|    556.000|        20|        8|    16|       yes|          -|         -|            -|            -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_343_17                    |     -|  0.00|      141|    564.000|         -|      141|     -|        no|          -|   1 (~0%)|   5030 (~0%)|   6810 (~0%)|    -|
    |  o VITIS_LOOP_343_17                                       |    II|  2.92|      139|    556.000|        20|        8|    16|       yes|          -|         -|            -|            -|    -|
    +------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+-----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem2 | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
| m_axi_gmem3 | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
| m_axi_gmem4 | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
| m_axi_gmem5 | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
| m_axi_gmem6 | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | v0       | 0x10   | 32    | W      | Data signal of v0                |                                                                                    |
| s_axi_control | v1       | 0x18   | 32    | W      | Data signal of v1                |                                                                                    |
| s_axi_control | vv2_1    | 0x20   | 32    | W      | Data signal of vv2               |                                                                                    |
| s_axi_control | vv2_2    | 0x24   | 32    | W      | Data signal of vv2               |                                                                                    |
| s_axi_control | vv3_1    | 0x2c   | 32    | W      | Data signal of vv3               |                                                                                    |
| s_axi_control | vv3_2    | 0x30   | 32    | W      | Data signal of vv3               |                                                                                    |
| s_axi_control | vv4_1    | 0x38   | 32    | W      | Data signal of vv4               |                                                                                    |
| s_axi_control | vv4_2    | 0x3c   | 32    | W      | Data signal of vv4               |                                                                                    |
| s_axi_control | vv5_1    | 0x44   | 32    | W      | Data signal of vv5               |                                                                                    |
| s_axi_control | vv5_2    | 0x48   | 32    | W      | Data signal of vv5               |                                                                                    |
| s_axi_control | vv6_1    | 0x50   | 32    | W      | Data signal of vv6               |                                                                                    |
| s_axi_control | vv6_2    | 0x54   | 32    | W      | Data signal of vv6               |                                                                                    |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| v0       | in        | float              |
| v1       | in        | float              |
| vv2      | in        | vector<float, 16>* |
| vv3      | in        | vector<float, 16>* |
| vv4      | inout     | vector<float, 16>* |
| vv5      | in        | vector<float, 16>* |
| vv6      | inout     | vector<float, 16>* |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| v0       | s_axi_control | register  |          | name=v0 offset=0x10 range=32    |
| v1       | s_axi_control | register  |          | name=v1 offset=0x18 range=32    |
| vv2      | m_axi_gmem2   | interface |          |                                 |
| vv2      | s_axi_control | register  | offset   | name=vv2_1 offset=0x20 range=32 |
| vv2      | s_axi_control | register  | offset   | name=vv2_2 offset=0x24 range=32 |
| vv3      | m_axi_gmem3   | interface |          |                                 |
| vv3      | s_axi_control | register  | offset   | name=vv3_1 offset=0x2c range=32 |
| vv3      | s_axi_control | register  | offset   | name=vv3_2 offset=0x30 range=32 |
| vv4      | m_axi_gmem4   | interface |          |                                 |
| vv4      | s_axi_control | register  | offset   | name=vv4_1 offset=0x38 range=32 |
| vv4      | s_axi_control | register  | offset   | name=vv4_2 offset=0x3c range=32 |
| vv5      | m_axi_gmem5   | interface |          |                                 |
| vv5      | s_axi_control | register  | offset   | name=vv5_1 offset=0x44 range=32 |
| vv5      | s_axi_control | register  | offset   | name=vv5_2 offset=0x48 range=32 |
| vv6      | m_axi_gmem6   | interface |          |                                 |
| vv6      | s_axi_control | register  | offset   | name=vv6_1 offset=0x50 range=32 |
| vv6      | s_axi_control | register  | offset   | name=vv6_2 offset=0x54 range=32 |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-------------------+-----------------------------------------------------------------+
| HW Interface | Direction | Length | Width | Loop              | Loop Location                                                   |
+--------------+-----------+--------+-------+-------------------+-----------------------------------------------------------------+
| m_axi_gmem2  | read      | 4000   | 512   | VITIS_LOOP_63_1   | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:63:20  |
| m_axi_gmem3  | read      | 4000   | 512   | VITIS_LOOP_73_4   | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:73:20  |
| m_axi_gmem4  | read      | 16     | 512   | VITIS_LOOP_83_7   | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:83:20  |
| m_axi_gmem4  | write     | 16     | 512   | VITIS_LOOP_333_15 | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:333:22 |
| m_axi_gmem5  | read      | 16     | 512   | VITIS_LOOP_91_9   | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:91:22  |
| m_axi_gmem6  | read      | 16     | 512   | VITIS_LOOP_99_11  | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:99:23  |
| m_axi_gmem6  | write     | 16     | 512   | VITIS_LOOP_343_17 | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:343:24 |
+--------------+-----------+--------+-------+-------------------+-----------------------------------------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------------------------------------------------------+-----------+--------------+--------+-------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location                                                 | Direction | Burst Status | Length | Loop              | Loop Location                                                   | Resolution | Problem                                                                                                  |
+--------------+----------+-----------------------------------------------------------------+-----------+--------------+--------+-------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
| m_axi_gmem2  | vv2      | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:65:21  | read      | Widen Fail   |        | VITIS_LOOP_64_2   | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:64:22  | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_gmem2  | vv2      | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:65:21  | read      | Inferred     | 4000   | VITIS_LOOP_63_1   | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:63:20  |            |                                                                                                          |
| m_axi_gmem3  | vv3      | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:75:21  | read      | Widen Fail   |        | VITIS_LOOP_74_5   | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:74:22  | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_gmem3  | vv3      | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:75:21  | read      | Inferred     | 4000   | VITIS_LOOP_73_4   | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:73:20  |            |                                                                                                          |
| m_axi_gmem4  | vv4      | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:84:21  | read      | Widen Fail   |        | VITIS_LOOP_83_7   | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:83:20  | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_gmem4  | vv4      | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:84:21  | read      | Inferred     | 16     | VITIS_LOOP_83_7   | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:83:20  |            |                                                                                                          |
| m_axi_gmem4  | vv4      | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:339:19 | write     | Widen Fail   |        | VITIS_LOOP_333_15 | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:333:22 | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_gmem4  | vv4      | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:339:19 | write     | Inferred     | 16     | VITIS_LOOP_333_15 | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:333:22 |            |                                                                                                          |
| m_axi_gmem5  | vv5      | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:92:21  | read      | Widen Fail   |        | VITIS_LOOP_91_9   | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:91:22  | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_gmem5  | vv5      | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:92:21  | read      | Inferred     | 16     | VITIS_LOOP_91_9   | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:91:22  |            |                                                                                                          |
| m_axi_gmem6  | vv6      | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:100:21 | read      | Widen Fail   |        | VITIS_LOOP_99_11  | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:99:23  | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_gmem6  | vv6      | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:100:21 | read      | Inferred     | 16     | VITIS_LOOP_99_11  | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:99:23  |            |                                                                                                          |
| m_axi_gmem6  | vv6      | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:349:19 | write     | Widen Fail   |        | VITIS_LOOP_343_17 | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:343:24 | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_gmem6  | vv6      | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:349:19 | write     | Inferred     | 16     | VITIS_LOOP_343_17 | /scratch/spouget/rtl_scalehls_mem_gesummv/src/output.cpp:343:24 |            |                                                                                                          |
+--------------+----------+-----------------------------------------------------------------+-----------+--------------+--------+-------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------------+-----+--------+--------------+------+-----------+---------+
| Name                                                       | DSP | Pragma | Variable     | Op   | Impl      | Latency |
+------------------------------------------------------------+-----+--------+--------------+------+-----------+---------+
| + kernel_nlp                                               | 145 |        |              |      |           |         |
|  + kernel_nlp_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2     | 0   |        |              |      |           |         |
|    add_ln63_1_fu_1745_p2                                   |     |        | add_ln63_1   | add  | fabric    | 0       |
|    add_ln63_fu_1754_p2                                     |     |        | add_ln63     | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U2                                  |     |        | mul_ln63     | mul  | auto      | 0       |
|    mul_5ns_8ns_12_1_1_U3                                   |     |        | mul_ln68     | mul  | auto      | 0       |
|    add_ln68_fu_2027_p2                                     |     |        | add_ln68     | add  | fabric    | 0       |
|    add_ln68_1_fu_2092_p2                                   |     |        | add_ln68_1   | add  | fabric    | 0       |
|    add_ln68_2_fu_2227_p2                                   |     |        | add_ln68_2   | add  | fabric    | 0       |
|    add_ln68_3_fu_2291_p2                                   |     |        | add_ln68_3   | add  | fabric    | 0       |
|    add_ln68_4_fu_2355_p2                                   |     |        | add_ln68_4   | add  | fabric    | 0       |
|    add_ln68_5_fu_2419_p2                                   |     |        | add_ln68_5   | add  | fabric    | 0       |
|    add_ln68_6_fu_2457_p2                                   |     |        | add_ln68_6   | add  | fabric    | 0       |
|    add_ln68_7_fu_2495_p2                                   |     |        | add_ln68_7   | add  | fabric    | 0       |
|    add_ln64_fu_2207_p2                                     |     |        | add_ln64     | add  | fabric    | 0       |
|    add_ln64_1_fu_1790_p2                                   |     |        | add_ln64_1   | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_73_4_VITIS_LOOP_74_5     | 0   |        |              |      |           |         |
|    add_ln73_1_fu_1745_p2                                   |     |        | add_ln73_1   | add  | fabric    | 0       |
|    add_ln73_fu_1754_p2                                     |     |        | add_ln73     | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U30                                 |     |        | mul_ln73     | mul  | auto      | 0       |
|    mul_5ns_8ns_12_1_1_U31                                  |     |        | mul_ln78     | mul  | auto      | 0       |
|    add_ln78_fu_2027_p2                                     |     |        | add_ln78     | add  | fabric    | 0       |
|    add_ln78_1_fu_2092_p2                                   |     |        | add_ln78_1   | add  | fabric    | 0       |
|    add_ln78_2_fu_2227_p2                                   |     |        | add_ln78_2   | add  | fabric    | 0       |
|    add_ln78_3_fu_2291_p2                                   |     |        | add_ln78_3   | add  | fabric    | 0       |
|    add_ln78_4_fu_2355_p2                                   |     |        | add_ln78_4   | add  | fabric    | 0       |
|    add_ln78_5_fu_2419_p2                                   |     |        | add_ln78_5   | add  | fabric    | 0       |
|    add_ln78_6_fu_2457_p2                                   |     |        | add_ln78_6   | add  | fabric    | 0       |
|    add_ln78_7_fu_2495_p2                                   |     |        | add_ln78_7   | add  | fabric    | 0       |
|    add_ln74_fu_2207_p2                                     |     |        | add_ln74     | add  | fabric    | 0       |
|    add_ln74_1_fu_1790_p2                                   |     |        | add_ln74_1   | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_83_7                     | 1   |        |              |      |           |         |
|    add_ln83_1_fu_1621_p2                                   |     |        | add_ln83_1   | add  | fabric    | 0       |
|    mul_9ns_11ns_18_1_1_U83                                 | 1   |        | mul_ln86     | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U69                                 |     |        | mul_ln86_1   | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U70                                 |     |        | mul_ln86_2   | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U71                                 |     |        | mul_ln86_3   | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U72                                 |     |        | mul_ln86_4   | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U73                                 |     |        | mul_ln86_5   | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U74                                 |     |        | mul_ln86_6   | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U75                                 |     |        | mul_ln86_7   | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U76                                 |     |        | mul_ln86_8   | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U77                                 |     |        | mul_ln86_9   | mul  | auto      | 0       |
|    add_ln86_fu_2601_p2                                     |     |        | add_ln86     | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U78                                 |     |        | mul_ln86_10  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U79                                 |     |        | mul_ln86_11  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U80                                 |     |        | mul_ln86_12  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U81                                 |     |        | mul_ln86_13  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U82                                 |     |        | mul_ln86_14  | mul  | auto      | 0       |
|    add_ln83_fu_1827_p2                                     |     |        | add_ln83     | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_91_9                     | 0   |        |              |      |           |         |
|    add_ln91_1_fu_338_p2                                    |     |        | add_ln91_1   | add  | fabric    | 0       |
|    add_ln91_fu_671_p2                                      |     |        | add_ln91     | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_99_11                    | 1   |        |              |      |           |         |
|    add_ln99_1_fu_1621_p2                                   |     |        | add_ln99_1   | add  | fabric    | 0       |
|    mul_9ns_11ns_18_1_1_U131                                | 1   |        | mul_ln102    | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U117                                |     |        | mul_ln102_1  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U118                                |     |        | mul_ln102_2  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U119                                |     |        | mul_ln102_3  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U120                                |     |        | mul_ln102_4  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U121                                |     |        | mul_ln102_5  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U122                                |     |        | mul_ln102_6  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U123                                |     |        | mul_ln102_7  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U124                                |     |        | mul_ln102_8  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U125                                |     |        | mul_ln102_9  | mul  | auto      | 0       |
|    add_ln102_fu_2601_p2                                    |     |        | add_ln102    | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U126                                |     |        | mul_ln102_10 | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U127                                |     |        | mul_ln102_11 | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U128                                |     |        | mul_ln102_12 | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U129                                |     |        | mul_ln102_13 | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U130                                |     |        | mul_ln102_14 | mul  | auto      | 0       |
|    add_ln99_fu_1827_p2                                     |     |        | add_ln99     | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_126_14 | 141 |        |              |      |           |         |
|    add_ln125_1_fu_1262_p2                                  |     |        | add_ln125_1  | add  | fabric    | 0       |
|    add_ln125_fu_1308_p2                                    |     |        | add_ln125    | add  | fabric    | 0       |
|    mac_muladd_5ns_7ns_7ns_12_4_1_U199                      | 1   |        | mul_ln128    | mul  | dsp_slice | 3       |
|    mac_muladd_5ns_7ns_7ns_12_4_1_U199                      | 1   |        | add_ln128    | add  | dsp_slice | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U169                      | 3   |        | v11          | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U170                      | 3   |        | v13          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U144                     | 2   |        | v15          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U171                      | 3   |        | v17          | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U172                      | 3   |        | v19          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U145                     | 2   |        | v21          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U173                      | 3   |        | v23          | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U174                      | 3   |        | v25          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U146                     | 2   |        | v27          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U175                      | 3   |        | v29          | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U176                      | 3   |        | v31          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U147                     | 2   |        | v33          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U177                      | 3   |        | v35          | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U178                      | 3   |        | v37          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U148                     | 2   |        | v39          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U179                      | 3   |        | v41          | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U180                      | 3   |        | v43          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U149                     | 2   |        | v45          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U181                      | 3   |        | v47          | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U182                      | 3   |        | v49          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U150                     | 2   |        | v51          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U183                      | 3   |        | v53          | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U184                      | 3   |        | v55          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U151                     | 2   |        | v57          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U185                      | 3   |        | v59          | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U186                      | 3   |        | v61          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U152                     | 2   |        | v63          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U187                      | 3   |        | v65          | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U188                      | 3   |        | v67          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U153                     | 2   |        | v69          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U189                      | 3   |        | v72          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U154                     | 2   |        | tmp1         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U144                     | 2   |        | v75          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U179                      | 3   |        | v79          | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U190                      | 3   |        | v84_1        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U191                      | 3   |        | v96_1        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U192                      | 3   |        | v108_1       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U193                      | 3   |        | v120_1       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U194                      | 3   |        | v132_1       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U195                      | 3   |        | v144_1       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U196                      | 3   |        | v156         | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U197                      | 3   |        | v168         | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U198                      | 3   |        | v180         | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U169                      | 3   |        | v77          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U145                     | 2   |        | v78          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U180                      | 3   |        | v80          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U164                     | 2   |        | v81          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U170                      | 3   |        | v89          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U146                     | 2   |        | v90          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U181                      | 3   |        | v92          | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U171                      | 3   |        | v101         | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U147                     | 2   |        | v102         | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U182                      | 3   |        | v104         | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U172                      | 3   |        | v113_1       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U148                     | 2   |        | v114_1       | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U183                      | 3   |        | v116_1       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U173                      | 3   |        | v125_1       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U149                     | 2   |        | v126_1       | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U184                      | 3   |        | v128_1       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U174                      | 3   |        | v137_1       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U150                     | 2   |        | v138         | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U185                      | 3   |        | v140         | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U175                      | 3   |        | v149_1       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U151                     | 2   |        | v150_1       | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U186                      | 3   |        | v152_1       | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U176                      | 3   |        | v161         | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U152                     | 2   |        | v162         | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U187                      | 3   |        | v164         | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U177                      | 3   |        | v173         | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U153                     | 2   |        | v174         | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U188                      | 3   |        | v176         | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U178                      | 3   |        | v185         | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U154                     | 2   |        | v186         | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U189                      | 3   |        | v188         | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U155                     | 2   |        | tmp2         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U155                     | 2   |        | v87          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U190                      | 3   |        | v91          | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U165                     | 2   |        | v93          | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U156                     | 2   |        | tmp3         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U156                     | 2   |        | v99          | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U191                      | 3   |        | v103         | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U166                     | 2   |        | v105         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U157                     | 2   |        | tmp4         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U157                     | 2   |        | v111         | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U192                      | 3   |        | v115         | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U167                     | 2   |        | v117         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U158                     | 2   |        | tmp5         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U158                     | 2   |        | v123         | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U193                      | 3   |        | v127         | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U168                     | 2   |        | v129         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U159                     | 2   |        | tmp6         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U159                     | 2   |        | v135         | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U194                      | 3   |        | v139         | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U164                     | 2   |        | v141         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U160                     | 2   |        | tmp7         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U160                     | 2   |        | v147_1       | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U195                      | 3   |        | v151_1       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U165                     | 2   |        | v153_1       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U161                     | 2   |        | tmp8         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U161                     | 2   |        | v159         | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U196                      | 3   |        | v163         | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U166                     | 2   |        | v165         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U162                     | 2   |        | tmp9         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U162                     | 2   |        | v171         | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U197                      | 3   |        | v175         | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U167                     | 2   |        | v177         | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U163                     | 2   |        | tmp10        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U163                     | 2   |        | v183         | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U198                      | 3   |        | v187         | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U168                     | 2   |        | v189         | fadd | fulldsp   | 6       |
|    add_ln126_fu_1289_p2                                    |     |        | add_ln126    | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_333_15                   | 1   |        |              |      |           |         |
|    add_ln333_1_fu_1733_p2                                  |     |        | add_ln333_1  | add  | fabric    | 0       |
|    mul_9ns_11ns_18_1_1_U282                                | 1   |        | mul_ln336    | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U305                                |     |        | mul_ln336_1  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U306                                |     |        | mul_ln336_2  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U283                                |     |        | mul_ln336_3  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U284                                |     |        | mul_ln336_4  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U285                                |     |        | mul_ln336_5  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U286                                |     |        | mul_ln336_6  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U288                                |     |        | mul_ln336_7  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U289                                |     |        | mul_ln336_8  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U292                                |     |        | mul_ln336_9  | mul  | auto      | 0       |
|    add_ln336_fu_2768_p2                                    |     |        | add_ln336    | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U293                                |     |        | mul_ln336_10 | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U296                                |     |        | mul_ln336_11 | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U304                                |     |        | mul_ln336_12 | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U297                                |     |        | mul_ln336_13 | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U300                                |     |        | mul_ln336_14 | mul  | auto      | 0       |
|    add_ln333_fu_1923_p2                                    |     |        | add_ln333    | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_343_17                   | 1   |        |              |      |           |         |
|    add_ln343_1_fu_1733_p2                                  |     |        | add_ln343_1  | add  | fabric    | 0       |
|    mul_9ns_11ns_18_1_1_U341                                | 1   |        | mul_ln346    | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U364                                |     |        | mul_ln346_1  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U365                                |     |        | mul_ln346_2  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U342                                |     |        | mul_ln346_3  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U343                                |     |        | mul_ln346_4  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U344                                |     |        | mul_ln346_5  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U345                                |     |        | mul_ln346_6  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U347                                |     |        | mul_ln346_7  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U348                                |     |        | mul_ln346_8  | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U351                                |     |        | mul_ln346_9  | mul  | auto      | 0       |
|    add_ln346_fu_2768_p2                                    |     |        | add_ln346    | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U352                                |     |        | mul_ln346_10 | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U355                                |     |        | mul_ln346_11 | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U363                                |     |        | mul_ln346_12 | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U356                                |     |        | mul_ln346_13 | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U359                                |     |        | mul_ln346_14 | mul  | auto      | 0       |
|    add_ln343_fu_1923_p2                                    |     |        | add_ln343    | add  | fabric    | 0       |
+------------------------------------------------------------+-----+--------+--------------+------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+---------------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage         | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |               |           |      |      |        |          |      |         | Banks            |
+-------------------+---------------+-----------+------+------+--------+----------+------+---------+------------------+
| + kernel_nlp      |               |           | 492  | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface     | s_axilite |      |      |        |          |      |         |                  |
|   gmem2_m_axi_U   | interface     | m_axi     | 30   |      |        |          |      |         |                  |
|   gmem3_m_axi_U   | interface     | m_axi     | 30   |      |        |          |      |         |                  |
|   gmem4_m_axi_U   | interface     | m_axi     | 30   |      |        |          |      |         |                  |
|   gmem5_m_axi_U   | interface     | m_axi     | 30   |      |        |          |      |         |                  |
|   gmem6_m_axi_U   | interface     | m_axi     | 30   |      |        |          |      |         |                  |
|   v2_U            | ram_t2p array |           | 8    |      | yes    | v2       | bram | 1       | 32, 3125, 1      |
|   v2_1_U          | ram_t2p array |           | 8    |      | yes    | v2_1     | bram | 1       | 32, 3125, 1      |
|   v2_2_U          | ram_t2p array |           | 8    |      | yes    | v2_2     | bram | 1       | 32, 3125, 1      |
|   v2_3_U          | ram_t2p array |           | 8    |      | yes    | v2_3     | bram | 1       | 32, 3125, 1      |
|   v2_4_U          | ram_t2p array |           | 8    |      | yes    | v2_4     | bram | 1       | 32, 3125, 1      |
|   v2_5_U          | ram_t2p array |           | 8    |      | yes    | v2_5     | bram | 1       | 32, 3125, 1      |
|   v2_6_U          | ram_t2p array |           | 8    |      | yes    | v2_6     | bram | 1       | 32, 3125, 1      |
|   v2_7_U          | ram_t2p array |           | 8    |      | yes    | v2_7     | bram | 1       | 32, 3125, 1      |
|   v2_8_U          | ram_t2p array |           | 8    |      | yes    | v2_8     | bram | 1       | 32, 3125, 1      |
|   v2_9_U          | ram_t2p array |           | 8    |      | yes    | v2_9     | bram | 1       | 32, 3125, 1      |
|   v2_10_U         | ram_t2p array |           | 8    |      | yes    | v2_10    | bram | 1       | 32, 3125, 1      |
|   v2_11_U         | ram_t2p array |           | 8    |      | yes    | v2_11    | bram | 1       | 32, 3125, 1      |
|   v2_12_U         | ram_t2p array |           | 8    |      | yes    | v2_12    | bram | 1       | 32, 3125, 1      |
|   v2_13_U         | ram_t2p array |           | 8    |      | yes    | v2_13    | bram | 1       | 32, 3125, 1      |
|   v2_14_U         | ram_t2p array |           | 8    |      | yes    | v2_14    | bram | 1       | 32, 3125, 1      |
|   v2_15_U         | ram_t2p array |           | 8    |      | yes    | v2_15    | bram | 1       | 32, 3125, 1      |
|   v2_16_U         | ram_t2p array |           | 8    |      | yes    | v2_16    | bram | 1       | 32, 3125, 1      |
|   v2_17_U         | ram_t2p array |           | 8    |      | yes    | v2_17    | bram | 1       | 32, 3125, 1      |
|   v2_18_U         | ram_t2p array |           | 8    |      | yes    | v2_18    | bram | 1       | 32, 3125, 1      |
|   v2_19_U         | ram_t2p array |           | 8    |      | yes    | v2_19    | bram | 1       | 32, 3125, 1      |
|   v3_U            | ram_t2p array |           | 8    |      | yes    | v3       | bram | 1       | 32, 3125, 1      |
|   v3_1_U          | ram_t2p array |           | 8    |      | yes    | v3_1     | bram | 1       | 32, 3125, 1      |
|   v3_2_U          | ram_t2p array |           | 8    |      | yes    | v3_2     | bram | 1       | 32, 3125, 1      |
|   v3_3_U          | ram_t2p array |           | 8    |      | yes    | v3_3     | bram | 1       | 32, 3125, 1      |
|   v3_4_U          | ram_t2p array |           | 8    |      | yes    | v3_4     | bram | 1       | 32, 3125, 1      |
|   v3_5_U          | ram_t2p array |           | 8    |      | yes    | v3_5     | bram | 1       | 32, 3125, 1      |
|   v3_6_U          | ram_t2p array |           | 8    |      | yes    | v3_6     | bram | 1       | 32, 3125, 1      |
|   v3_7_U          | ram_t2p array |           | 8    |      | yes    | v3_7     | bram | 1       | 32, 3125, 1      |
|   v3_8_U          | ram_t2p array |           | 8    |      | yes    | v3_8     | bram | 1       | 32, 3125, 1      |
|   v3_9_U          | ram_t2p array |           | 8    |      | yes    | v3_9     | bram | 1       | 32, 3125, 1      |
|   v3_10_U         | ram_t2p array |           | 8    |      | yes    | v3_10    | bram | 1       | 32, 3125, 1      |
|   v3_11_U         | ram_t2p array |           | 8    |      | yes    | v3_11    | bram | 1       | 32, 3125, 1      |
|   v3_12_U         | ram_t2p array |           | 8    |      | yes    | v3_12    | bram | 1       | 32, 3125, 1      |
|   v3_13_U         | ram_t2p array |           | 8    |      | yes    | v3_13    | bram | 1       | 32, 3125, 1      |
|   v3_14_U         | ram_t2p array |           | 8    |      | yes    | v3_14    | bram | 1       | 32, 3125, 1      |
|   v3_15_U         | ram_t2p array |           | 8    |      | yes    | v3_15    | bram | 1       | 32, 3125, 1      |
|   v3_16_U         | ram_t2p array |           | 8    |      | yes    | v3_16    | bram | 1       | 32, 3125, 1      |
|   v3_17_U         | ram_t2p array |           | 8    |      | yes    | v3_17    | bram | 1       | 32, 3125, 1      |
|   v3_18_U         | ram_t2p array |           | 8    |      | yes    | v3_18    | bram | 1       | 32, 3125, 1      |
|   v3_19_U         | ram_t2p array |           | 8    |      | yes    | v3_19    | bram | 1       | 32, 3125, 1      |
|   v4_U            | ram_t2p array |           | 1    |      | yes    | v4       | bram | 1       | 32, 25, 1        |
|   v4_1_U          | ram_t2p array |           | 1    |      | yes    | v4_1     | bram | 1       | 32, 25, 1        |
|   v4_2_U          | ram_t2p array |           | 1    |      | yes    | v4_2     | bram | 1       | 32, 25, 1        |
|   v4_3_U          | ram_t2p array |           | 1    |      | yes    | v4_3     | bram | 1       | 32, 25, 1        |
|   v4_4_U          | ram_t2p array |           | 1    |      | yes    | v4_4     | bram | 1       | 32, 25, 1        |
|   v4_5_U          | ram_t2p array |           | 1    |      | yes    | v4_5     | bram | 1       | 32, 25, 1        |
|   v4_6_U          | ram_t2p array |           | 1    |      | yes    | v4_6     | bram | 1       | 32, 25, 1        |
|   v4_7_U          | ram_t2p array |           | 1    |      | yes    | v4_7     | bram | 1       | 32, 25, 1        |
|   v4_8_U          | ram_t2p array |           | 1    |      | yes    | v4_8     | bram | 1       | 32, 25, 1        |
|   v4_9_U          | ram_t2p array |           | 1    |      | yes    | v4_9     | bram | 1       | 32, 25, 1        |
|   v5_U            | ram_t2p array |           | 1    |      | yes    | v5       | bram | 1       | 32, 125, 1       |
|   v5_1_U          | ram_t2p array |           | 1    |      | yes    | v5_1     | bram | 1       | 32, 125, 1       |
|   v6_U            | ram_t2p array |           | 1    |      | yes    | v6       | bram | 1       | 32, 25, 1        |
|   v6_1_U          | ram_t2p array |           | 1    |      | yes    | v6_1     | bram | 1       | 32, 25, 1        |
|   v6_2_U          | ram_t2p array |           | 1    |      | yes    | v6_2     | bram | 1       | 32, 25, 1        |
|   v6_3_U          | ram_t2p array |           | 1    |      | yes    | v6_3     | bram | 1       | 32, 25, 1        |
|   v6_4_U          | ram_t2p array |           | 1    |      | yes    | v6_4     | bram | 1       | 32, 25, 1        |
|   v6_5_U          | ram_t2p array |           | 1    |      | yes    | v6_5     | bram | 1       | 32, 25, 1        |
|   v6_6_U          | ram_t2p array |           | 1    |      | yes    | v6_6     | bram | 1       | 32, 25, 1        |
|   v6_7_U          | ram_t2p array |           | 1    |      | yes    | v6_7     | bram | 1       | 32, 25, 1        |
|   v6_8_U          | ram_t2p array |           | 1    |      | yes    | v6_8     | bram | 1       | 32, 25, 1        |
|   v6_9_U          | ram_t2p array |           | 1    |      | yes    | v6_9     | bram | 1       | 32, 25, 1        |
+-------------------+---------------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+-----------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+
| Type      | Options                                 | Location                                     | Messages                                                              |
+-----------+-----------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+
| interface | m_axi port=v0 offset=slave bundle=gmem0 | ../../../src/output.cpp:39 in kernel_nlp, v0 | Unsupported interface port data type in '#pragma HLS interface m_axi' |
| interface | m_axi port=v1 offset=slave bundle=gmem1 | ../../../src/output.cpp:40 in kernel_nlp, v1 | Unsupported interface port data type in '#pragma HLS interface m_axi' |
+-----------+-----------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+

* Pragmas with Warnings
+----------+-------------------------------+-----------------------------------------------+----------------------------------------------------------------------------+
| Type     | Options                       | Location                                      | Messages                                                                   |
+----------+-------------------------------+-----------------------------------------------+----------------------------------------------------------------------------+
| resource | variable=v2 core=ram_t2p_bram | ../../../src/output.cpp:110 in kernel_nlp, v2 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
| resource | variable=v3 core=ram_t2p_bram | ../../../src/output.cpp:114 in kernel_nlp, v3 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
| resource | variable=v4 core=ram_t2p_bram | ../../../src/output.cpp:117 in kernel_nlp, v4 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
| resource | variable=v5 core=ram_t2p_bram | ../../../src/output.cpp:120 in kernel_nlp, v5 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
| resource | variable=v6 core=ram_t2p_bram | ../../../src/output.cpp:123 in kernel_nlp, v6 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
+----------+-------------------------------+-----------------------------------------------+----------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+------------------------------------------+-----------------------------------------------+
| Type            | Options                                  | Location                                      |
+-----------------+------------------------------------------+-----------------------------------------------+
| interface       | m_axi port=vv2 offset=slave bundle=gmem2 | ../../../src/output.cpp:41 in kernel_nlp, vv2 |
| interface       | m_axi port=vv3 offset=slave bundle=gmem3 | ../../../src/output.cpp:42 in kernel_nlp, vv3 |
| interface       | m_axi port=vv4 offset=slave bundle=gmem4 | ../../../src/output.cpp:43 in kernel_nlp, vv4 |
| interface       | m_axi port=vv5 offset=slave bundle=gmem5 | ../../../src/output.cpp:44 in kernel_nlp, vv5 |
| interface       | m_axi port=vv6 offset=slave bundle=gmem6 | ../../../src/output.cpp:45 in kernel_nlp, vv6 |
| interface       | s_axilite port = v0 bundle = control     | ../../../src/output.cpp:47 in kernel_nlp      |
| interface       | s_axilite port = v1 bundle = control     | ../../../src/output.cpp:48 in kernel_nlp      |
| interface       | s_axilite port = vv2 bundle = control    | ../../../src/output.cpp:49 in kernel_nlp      |
| interface       | s_axilite port = vv3 bundle = control    | ../../../src/output.cpp:50 in kernel_nlp      |
| interface       | s_axilite port = vv4 bundle = control    | ../../../src/output.cpp:51 in kernel_nlp      |
| interface       | s_axilite port = vv5 bundle = control    | ../../../src/output.cpp:52 in kernel_nlp      |
| interface       | s_axilite port = vv6 bundle = control    | ../../../src/output.cpp:53 in kernel_nlp      |
| interface       | s_axilite port = return bundle = control | ../../../src/output.cpp:55 in kernel_nlp      |
| array_partition | variable=v2 cyclic factor=10 dim=1       | ../../../src/output.cpp:108 in kernel_nlp, v2 |
| array_partition | variable=v2 cyclic factor=2 dim=2        | ../../../src/output.cpp:109 in kernel_nlp, v2 |
| array_partition | variable=v3 cyclic factor=10 dim=1       | ../../../src/output.cpp:112 in kernel_nlp, v3 |
| array_partition | variable=v3 cyclic factor=2 dim=2        | ../../../src/output.cpp:113 in kernel_nlp, v3 |
| array_partition | variable=v4 cyclic factor=10 dim=1       | ../../../src/output.cpp:116 in kernel_nlp, v4 |
| array_partition | variable=v5 cyclic factor=2 dim=1        | ../../../src/output.cpp:119 in kernel_nlp, v5 |
| array_partition | variable=v6 cyclic factor=10 dim=1       | ../../../src/output.cpp:122 in kernel_nlp, v6 |
| pipeline        | II=2                                     | ../../../src/output.cpp:127 in kernel_nlp     |
+-----------------+------------------------------------------+-----------------------------------------------+


