// Seed: 151690893
module module_0 (
    output tri id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri id_3
);
  assign id_0 = id_3 & id_3;
endmodule
module module_1 #(
    parameter id_5 = 32'd54
) (
    input supply1 id_0,
    input wire id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri id_4,
    output wand _id_5
    , id_12,
    input tri id_6,
    input wor id_7,
    input wor id_8[-1 : id_5],
    output uwire id_9,
    input tri1 id_10
);
  wire [|  -1 : 1] id_13, id_14;
  assign id_2 = id_1;
  wire id_15;
  wire id_16, id_17;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_4
  );
  wire id_18, id_19;
  assign id_13 = id_17;
endmodule
