From 191cb034696483849f77ae31a282806ef073d5e1 Mon Sep 17 00:00:00 2001
From: David Daney <david.daney@cavium.com>
Date: Sun, 26 May 2019 13:08:39 +0200
Subject: [PATCH 238/345] netdev/phy: Add driver for Cortina cs4321 quad 10G
 PHY.

These phys do *not* implement the standard IEEE 802.3 clause 45
registers.  PHY to driver matching is done with OF compatible
properties.

Define two new "compatible" values for Ethernet
PHYs. "ethernet-phy-ieee802.3-c22" and "ethernet-phy-ieee802.3-c45"
are used to indicate a PHY uses the corresponding protocol.

If a PHY is "compatible" with "ethernet-phy-ieee802.3-c45", we
indicate this so that get_phy_device() can properly probe the device.

If get_phy_device() fails, it was probably due to failing the probe of
the PHY identifier registers.  Since we have the device tree telling
us the PHY exists, go ahead and add it anyhow with a phy_id of zero.
There may be a driver match based on the "compatible" property.

Signed-off-by: David Daney <david.daney@cavium.com>
Signed-off-by: Aaron Williams <awilliams@cavium.com>
Signed-off-by: Chandrakala Chavva <cchavva@cavium.com>
Signed-off-by: Carlos Munoz <cmunoz@caviumnetworks.com>
Signed-off-by: Corey Minyard <cminyard@mvista.com>
---
 .../bindings/net/cortina-cs4321.txt           |   27 +
 drivers/net/phy/Kconfig                       |    6 +
 drivers/net/phy/Makefile                      |    1 +
 drivers/net/phy/cs4321-regs.h                 | 1093 ++++++++++++
 drivers/net/phy/cs4321-ucode.h                | 1300 ++++++++++++++
 drivers/net/phy/cs4321.c                      | 1521 +++++++++++++++++
 drivers/of/of_mdio.c                          |   13 +-
 7 files changed, 3959 insertions(+), 2 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/net/cortina-cs4321.txt
 create mode 100644 drivers/net/phy/cs4321-regs.h
 create mode 100644 drivers/net/phy/cs4321-ucode.h
 create mode 100644 drivers/net/phy/cs4321.c

diff --git a/Documentation/devicetree/bindings/net/cortina-cs4321.txt b/Documentation/devicetree/bindings/net/cortina-cs4321.txt
new file mode 100644
index 000000000000..a1b6f48e84fd
--- /dev/null
+++ b/Documentation/devicetree/bindings/net/cortina-cs4321.txt
@@ -0,0 +1,27 @@
+Cortina CS4321 dual RXAIU/quad XAUI 10G Ethernet PHYs.  Each PHY
+within the package is mostly independent and has the following
+properties.  These phys do *not* implement the standard IEEE 802.3
+clause 45 registers.
+
+Required Properties:
+
+- compatible : "cortina,cs4321" or "cortina,cs4318".
+- reg : The address on the system management bus (MDIO/I2C/SPI address)
+- cortina,host-mode : Either "rxaui" or "xaui", the protocol used to
+  communicate with the Ethernet MAC.
+
+Optional Properties:
+
+- interrupts : One set of cells (per the interrupt-parent) for the
+  interrupt line.
+- interrupt-parent : Standard interrupt-parent property for the interrupt.
+
+Example:
+
+	phy0: ethernet-phy@4 {
+		reg = <0x04>;
+		compatible = "cortina,cs4318";
+		interrupt-parent = <&gpio>;
+		interrupts = <11 8>; /* Pin 11, active low */
+		cortina,host-mode = "rxaui";
+	};
diff --git a/drivers/net/phy/Kconfig b/drivers/net/phy/Kconfig
index f8af7b86adcf..95760d43686f 100644
--- a/drivers/net/phy/Kconfig
+++ b/drivers/net/phy/Kconfig
@@ -355,6 +355,12 @@ config CORTINA_PHY
 	---help---
 	  Currently supports the CS4340 phy.
 
+config CS4318_PHY
+	tristate "Cortina cs4318 quad-10G Ethernet PHY"
+	help
+	  Currently supports only the Cortina cs4318 PHY.  This may be
+	  configured as either a quad-RXAUI or dual-XAUI device.
+
 config DAVICOM_PHY
 	tristate "Davicom PHYs"
 	---help---
diff --git a/drivers/net/phy/Makefile b/drivers/net/phy/Makefile
index f023102a9999..341a35a71fba 100644
--- a/drivers/net/phy/Makefile
+++ b/drivers/net/phy/Makefile
@@ -70,6 +70,7 @@ obj-$(CONFIG_BROADCOM_PHY)	+= broadcom.o
 obj-$(CONFIG_CICADA_PHY)	+= cicada.o
 obj-$(CONFIG_CORTINA_PHY)	+= cortina.o
 obj-$(CONFIG_DAVICOM_PHY)	+= davicom.o
+obj-$(CONFIG_CS4318_PHY)	+= cs4321.o
 obj-$(CONFIG_DP83640_PHY)	+= dp83640.o
 obj-$(CONFIG_DP83848_PHY)	+= dp83848.o
 obj-$(CONFIG_DP83867_PHY)	+= dp83867.o
diff --git a/drivers/net/phy/cs4321-regs.h b/drivers/net/phy/cs4321-regs.h
new file mode 100644
index 000000000000..36dcbbb03ecd
--- /dev/null
+++ b/drivers/net/phy/cs4321-regs.h
@@ -0,0 +1,1093 @@
+/*
+ *    Based on code from Cortina Systems, Inc.
+ *
+ *    Copyright (C) 2011, 2012 by Cortina Systems, Inc.
+ *    Copyright (C) 2011, 2012 Cavium, Inc.
+ *
+ *    This program is free software; you can redistribute it and/or modify
+ *    it under the terms of the GNU General Public License as published by
+ *    the Free Software Foundation; either version 2 of the License, or
+ *    (at your option) any later version.
+ *
+ *    This program is distributed in the hope that it will be useful,
+ *    but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *    GNU General Public License for more details.
+ *
+ */
+#define CS4321_GLOBAL_CHIP_ID_LSB			0x0
+#define CS4321_GLOBAL_CHIP_ID_MSB			0x1
+#define CS4321_GLOBAL_SCRATCH				0x2
+#define CS4321_GLOBAL_UCODE_VERSION_LRM			0x3
+#define CS4321_GLOBAL_UCODE_VERSION_SR			0x4
+#define CS4321_GLOBAL_UCODE_VERSION_CX1			0x5
+#define CS4321_GLOBAL_UCODE_VERSION_SMF			0x6
+#define CS4321_GLOBAL_UCODE_VERSION_ZR			0x7
+#define CS4321_GLOBAL_UCODE_TIMESTAMP0			0x8
+#define CS4321_GLOBAL_UCODE_TIMESTAMP1			0x9
+#define CS4321_GLOBAL_UCODE_TIMESTAMP2			0xA
+#define CS4321_GLOBAL_INGRESS_SOFT_RESET		0xC
+#define CS4321_GLOBAL_EGRESS_SOFT_RESET			0xD
+#define CS4321_GLOBAL_REF_SOFT_RESET			0xE
+#define CS4321_GLOBAL_MPIF_SOFT_RESET			0xF
+#define CS4321_GLOBAL_MPIF_RESET_DOTREG			0x10
+#define CS4321_GLOBAL_GIGEPCS_SOFT_RESET		0x11
+#define CS4321_GLOBAL_INGRESS_FUNCEN			0x12
+#define CS4321_GLOBAL_EGRESS_FUNCEN			0x13
+#define CS4321_GLOBAL_HOST_MULTILANE_FUNCEN		0x14
+#define CS4321_GLOBAL_INGRESS_CLKEN			0x15
+#define CS4321_GLOBAL_INGRESS_CLKEN2			0x16
+#define CS4321_GLOBAL_EGRESS_CLKEN			0x17
+#define CS4321_GLOBAL_EGRESS_CLKEN2			0x18
+#define CS4321_GLOBAL_HOST_MULTILANE_CLKSEL		0x19
+#define CS4321_GLOBAL_DWNLD_CHECKSUM_CTRL		0x1C
+#define CS4321_GLOBAL_DWNLD_CHECKSUM_STATUS		0x1D
+#define CS4321_GLOBAL_DWNLD_CHECKSUM_HW			0x1E
+#define CS4321_GLOBAL_DWNLD_CHECKSUM_SW			0x1F
+#define CS4321_GLOBAL_MSEQCLKCTRL			0x20
+#define CS4321_GLOBAL_WATCHDOG_TIMER1			0x23
+#define CS4321_GLOBAL_WATCHDOG_TIMER0			0x24
+#define CS4321_GLOBAL_PIN_STATUS			0x25
+#define CS4321_GLOBAL_GT_10KHZ_REF_CLK_CNT1		0x2D
+#define CS4321_GLOBAL_GT_10KHZ_REF_CLK_CNT0		0x2E
+#define CS4321_GLOBAL_MISC_CONFIG			0x33
+#define CS4321_GLOBAL_SCRATCH0				0x34
+#define CS4321_GLOBAL_SCRATCH7				0x3B
+#define CS4321_GLOBAL_SYNCE_PRI				0x3C
+#define CS4321_GLOBAL_SYNCE_SEC				0x3D
+#define CS4321_GLOBAL_LINE_PRBS_CHK_TIMER		0x3E
+#define CS4321_GLOBAL_HOST_PRBS_CHK_TIMER		0x3F
+#define CS4321_GLOBAL_HOST_ML_PRBS_CHK_TIMER		0x40
+#define CS4321_GLOBAL_PRBS_CHK_TIMER_STATUS		0x41
+#define CS4321_GLOBAL_GLOBAL_INTERRUPT			0x51
+#define CS4321_GLOBAL_GLOBAL_INTE			0x52
+#define CS4321_GLOBAL_INGRESS_INTERRUPT			0x54
+#define CS4321_GLOBAL_INGRESS_INTE			0x55
+#define CS4321_GLOBAL_EGRESS_INTERRUPT			0x57
+#define CS4321_GLOBAL_EGRESS_INTE			0x58
+#define CS4321_GLOBAL_MISC_INTERRUPT			0x5A
+#define CS4321_GLOBAL_MISC_INTE				0x5B
+#define CS4321_GPIO_GPIO1				0x100
+#define CS4321_GPIO_GPIO1_OUTPUT_CFG			0x101
+#define CS4321_GPIO_GPIO1_DRIVE				0x102
+#define CS4321_GPIO_GPIO1_VALUE				0x103
+#define CS4321_GPIO_GPIO1_TOGGLE			0x104
+#define CS4321_GPIO_GPIO1_DELAY				0x105
+#define CS4321_GPIO_GPIO2				0x106
+#define CS4321_GPIO_GPIO2_OUTPUT_CFG			0x107
+#define CS4321_GPIO_GPIO2_DRIVE				0x108
+#define CS4321_GPIO_GPIO2_VALUE				0x109
+#define CS4321_GPIO_GPIO2_TOGGLE			0x10A
+#define CS4321_GPIO_GPIO2_DELAY				0x10B
+#define CS4321_GPIO_GPIO3	       			0x10C
+#define CS4321_GPIO_GPIO3_OUTPUT_CFG			0x10D
+#define CS4321_GPIO_GPIO3_DRIVE				0x10E
+#define CS4321_GPIO_GPIO3_VALUE				0x10F
+#define CS4321_GPIO_GPIO3_TOGGLE			0x110
+#define CS4321_GPIO_GPIO3_DELAY				0x111
+#define CS4321_GPIO_GPIO10				0x136
+#define CS4321_GPIO_GPIO_INT				0x16B
+#define CS4321_GPIO_GPIO_INTE				0x16C
+#define CS4321_GPIO_GPIO_INTS				0x16D
+#define CS4321_MSEQ_GRAM_CR				0x200
+#define CS4321_MSEQ_GRAM_D1				0x201
+#define CS4321_MSEQ_GRAM_D0				0x202
+#define CS4321_MSEQ_ENABLE_LSB				0x203
+#define CS4321_MSEQ_ENABLE_MSB				0x204
+#define CS4321_MSEQ_SERDES_PARAM_LSB			0x205
+#define CS4321_MSEQ_POWER_DOWN_LSB			0x208
+#define CS4321_MSEQ_POWER_DOWN_MSB			0x209
+#define CS4321_MSEQ_STATUS				0x20A
+#define CS4321_MSEQ_LEAK_INTERVAL_FFE			0x21C
+#define CS4321_MSEQ_COEF_DSP_DRIVE128			0x21F
+#define CS4321_MSEQ_COEF_INIT_SEL			0x223
+#define CS4321_MSEQ_COEF16_CURRENT_SEL			0x227
+#define CS4321_MSEQ_CAL_RX_EQADJ			0x22A
+#define CS4321_MSEQ_CAL_RX_PGA				0x22B
+#define CS4321_MSEQ_CAL_RX_PHSEL			0x22C
+#define CS4321_MSEQ_CAL_RX_SLICER			0x22D
+#define CS4321_MSEQ_CAL_RX_DFE_EQ			0x22E
+#define CS4321_MSEQ_CAL_RX_AGC_GAIN			0x22F
+#define CS4321_MSEQ_SNRAVGSUM0				0x234
+#define CS4321_MSEQ_PC_SHADOW				0x236
+#define CS4321_MSEQ_OPTIONS_SHADOW			0x237
+#define CS4321_MSEQ_OPTIONS				0x240
+#define CS4321_MSEQ_PC					0x243
+#define CS4321_MSEQ_BANKSELECT				0x24F
+#define CS4321_MSEQ_RESET_COUNT_LSB			0x250
+#define CS4321_MSEQ_COEF8_FFE0_MSB			0x253
+#define CS4321_MSEQ_COEF8_FFE1_LSB			0x254
+#define CS4321_MSEQ_COEF8_FFE5_LSB			0x25C
+#define CS4321_MSEQ_COEF8_DFE0_LSB			0x260
+#define CS4321_MSEQ_COEF8_DFE1_LSB			0x262
+#define CS4321_MSEQ_SPARE2_LSB				0x270
+#define CS4321_MSEQ_SPARE3_LSB				0x272
+#define CS4321_MSEQ_SPARE4_LSB				0x274
+#define CS4321_MSEQ_SPARE5_LSB				0x276
+#define CS4321_MSEQ_SPARE6_LSB				0x278
+#define CS4321_MSEQ_SPARE6_MSB				0x279
+#define CS4321_MSEQ_SPARE7_LSB				0x27A
+#define CS4321_MSEQ_SPARE8_LSB				0x27C
+#define CS4321_MSEQ_SPARE9_LSB				0x27E
+#define CS4321_MSEQ_SPARE11_LSB				0x282
+#define CS4321_MSEQ_SPARE15_LSB				0x28A
+#define CS4321_MSEQ_SPARE17_LSB				0x28E
+#define CS4321_MSEQ_SPARE21_LSB				0x296
+#define CS4321_MSEQ_SPARE23_LSB				0x29A
+#define CS4321_MSEQ_SPARE_LOCAL_TIMING_MSB		0x2A5
+#define CS4321_DSP_SDS_DSP_PRECODEDINITFFE21		0x30A
+#define CS4321_DSP_SDS_DSP_COEF_DFE0_SELECT		0x37B
+#define CS4321_DSP_SDS_DSP_COEF_LARGE_LEAK		0x382
+#define CS4321_DSP_SDS_AGC_RX_AGC_DAC_OVRD		0x3D2
+#define CS4321_DSP_SDS_AGC_RX_AGC_LOS_STATUS_0	       	0x3DB
+#define CS4321_DSP_SDS_AGC_RX_AGC_LOS_STATUS_1		0x3DC
+#define CS4321_DSP_SDS_SERDES_SRX_DAC_ENABLEB_LSB	0x400
+#define CS4321_DSP_SDS_SERDES_SRX_DAC_ENABLEB_MSB	0x401
+#define CS4321_DSP_SDS_SERDES_SRX_DAC_BIAS_SELECT0_MSB	0x403
+#define CS4321_DSP_SDS_SERDES_SRX_DAC_BIAS_SELECT1_MSB	0x405
+#define CS4321_DSP_SDS_SERDES_SRX_FFE_DELAY_CTRL	0x409
+#define CS4321_DSP_SDS_SERDES_SRX_FFE_INBUF_CTRL	0x40A
+#define CS4321_DSP_SDS_SERDES_SRX_FFE_PGA_CTRL		0x40B
+#define CS4321_DSP_SDS_SERDES_SRX_FFE_MISC		0x40C
+#define CS4321_DSP_SDS_SERDES_SRX_DFE0_SELECT		0x40E
+#define CS4321_DSP_SDS_SERDES_SRX_DFE_MISC		0x412
+#define CS4321_DSP_SDS_SERDES_SRX_AGC_MISC		0x413
+#define CS4321_DSP_SDS_TEMPMON_MON_CONTROL0		0x440
+#define CS4321_DSP_SDS_TEMPMON_MON_CONTROL1		0x441
+#define CS4321_DSP_SDS_TEMPMON_MON_STATUS2		0x448
+#define CS4321_DSP_SDS_TEMPMON_MON_LUT_RANGE0		0x44F
+#define CS4321_DSP_SDS_TEMPMON_MON_LUT_VALUE0		0x45F
+#define CS4321_DSP_SDS_VOLTMON_MON_CONTROL0		0x480
+#define CS4321_DSP_SDS_VOLTMON_MON_CONTROL1		0x481
+#define CS4321_DSP_SDS_VOLTMON_MON_STATUS2		0x488
+#define CS4321_DSP_SDS_VOLTMON_MON_LUT_RANGE0		0x48F
+#define CS4321_DSP_SDS_VOLTMON_MON_LUT_VALUE0		0x49F
+#define CS4321_LINE_SDS_COMMON_SRX0_RX_CONFIG		0x500
+#define CS4321_LINE_SDS_COMMON_SRX0_RX_CLKDIV_CTRL	0x501
+#define CS4321_LINE_SDS_COMMON_SRX0_RX_LOOP_FILTER	0x503
+#define CS4321_LINE_SDS_COMMON_SRX0_RX_CPA		0x504
+#define CS4321_LINE_SDS_COMMON_SRX0_RX_CPB		0x505
+#define CS4321_LINE_SDS_COMMON_SRX0_RX_VCO_CTRL		0x507
+#define CS4321_LINE_SDS_COMMON_SRX0_RX_MISC		0x509
+#define CS4321_LINE_SDS_COMMON_SRX0_RX_SPARE		0x50C
+#define CS4321_LINE_SDS_COMMON_SRX0_RX_CONFIG_EYEMON	0x50D
+#define CS4321_LINE_SDS_COMMON_SRX0_RX_CONFIG_EYEMON2	0x50E
+#define CS4321_LINE_SDS_COMMON_RXVCO0_CONTROL		0x512
+#define CS4321_LINE_SDS_COMMON_RXVCO0_STATUS		0x513
+#define CS4321_LINE_SDS_COMMON_RXLOCKD0_INTERRUPT	0x51F
+#define CS4321_LINE_SDS_COMMON_RXLOCKD0_INTSTATUS	0x520
+#define CS4321_LINE_SDS_COMMON_STX0_TX_OUTPUT_CTRLA	0x529
+#define CS4321_LINE_SDS_COMMON_STX0_TX_OUTPUT_CTRLB	0x52A
+#define CS4321_LINE_SDS_COMMON_STX0_TX_CONFIG_LOCAL_TIMING 0x52B
+#define CS4321_LINE_SDS_COMMON_STXP0_TX_CONFIG		0x52C
+#define CS4321_LINE_SDS_COMMON_STXP0_TX_PWRDN		0x52D
+#define CS4321_LINE_SDS_COMMON_STXP0_TX_CLKOUT_CTRL	0x52F
+#define CS4321_LINE_SDS_COMMON_STXP0_TX_LOOP_FILTER	0x530
+#define CS4321_LINE_SDS_COMMON_STXP0_TX_CP		0x531
+#define CS4321_LINE_SDS_COMMON_TXVCO0_CONTROL		0x539
+#define CS4321_LINE_SDS_COMMON_TXVCO0_STATUS		0x53A
+#define CS4321_LINE_SDS_COMMON_TXLOCKD0_INTERRUPT	0x545
+#define CS4321_LINE_SDS_COMMON_TXLOCKD0_INTSTATUS	0x546
+#define CS4321_LINE_SDS_COMMON_TXELST0_CONTROL		0x54E
+#define CS4321_LINE_SDS_COMMON_PRBSGEN0_CONFIG		0x54F
+#define CS4321_LINE_SDS_COMMON_PRBSGEN0_FIXED0_PATTERN2 0x551
+#define CS4321_LINE_SDS_COMMON_PRBSCHK0_CONFIG		0x558
+#define CS4321_LINE_SDS_COMMON_PRBSCHK0_COUNT1		0x55A
+#define CS4321_LINE_SDS_COMMON_PRBSCHK0_COUNT0		0x55B
+#define CS4321_LINE_SDS_COMMON_PRBSCHK0_INTERRUPT	0x55C
+#define CS4321_LINE_SDS_COMMON_PRBSCHK0_INTSTATUS	0x55D
+#define CS4321_LINE_SDS_COMMON_TX0_CONFIG		0x560
+#define CS4321_LINE_SDS_COMMON_RX0_CONFIG		0x561
+#define CS4321_LINE_SDS_COMMON_FRAC0_RESET		0x562
+#define CS4321_LINE_SDS_COMMON_FRAC0_EN			0x563
+#define CS4321_LINE_SDS_COMMON_FRAC0_NUMERATOR0		0x564
+#define CS4321_LINE_SDS_COMMON_FRAC0_NUMERATOR1		0x565
+#define CS4321_LINE_SDS_COMMON_FRAC0_WIDTH		0x566
+#define CS4321_LINE_SDS_COMMON_FRAC0_INTDIV		0x567
+#define CS4321_LINE_SDS_COMMON_FRAC0_STAGE1_EN		0x569
+#define CS4321_LINE_SDS_COMMON_FRAC0_STAGE2_EN		0x56A
+#define CS4321_LINE_SDS_COMMON_FRAC0_STAGE3_EN		0x56B
+#define CS4321_LINE_SDS_COMMON_FRAC0_STAGE1PRELOAD0	0x56C
+#define CS4321_LINE_SDS_COMMON_FRAC0_STAGE1PRELOAD1	0x56D
+#define CS4321_LINE_SDS_COMMON_FRAC0_STAGE2PRELOAD0	0x56E
+#define CS4321_LINE_SDS_COMMON_FRAC0_STAGE2PRELOAD1	0x56F
+#define CS4321_LINE_SDS_COMMON_FRAC0_STAGE3PRELOAD0	0x570
+#define CS4321_LINE_SDS_COMMON_FRAC0_STAGE3PRELOAD1	0x571
+#define CS4321_LINE_SDS_COMMON_FRAC0_CLKCTRL		0x572
+#define CS4321_LINE_SDS_COMMON_FRAC0_DITHER_EN		0x573
+#define CS4321_LINE_SDS_COMMON_FRAC0_DITHER_SEL		0x574
+#define CS4321_HOST_SDS_COMMON_SRX0_RX_CONFIG		0x600
+#define CS4321_HOST_SDS_COMMON_SRX0_RX_CLKDIV_CTRL	0x601
+#define CS4321_HOST_SDS_COMMON_SRX0_RX_CLKOUT_CTRL	0x602
+#define CS4321_HOST_SDS_COMMON_SRX0_RX_LOOP_FILTER	0x603
+#define CS4321_HOST_SDS_COMMON_SRX0_RX_CPA		0x604
+#define CS4321_HOST_SDS_COMMON_SRX0_RX_CONFIG_EYEMON	0x60D
+#define CS4321_HOST_SDS_COMMON_SRX0_RX_CONFIG_EYEMON2	0x60E
+#define CS4321_HOST_SDS_COMMON_SRX0_RX_DAC_CONFIG	0x60F
+#define CS4321_HOST_SDS_COMMON_RXVCO0_CONTROL		0x613
+#define CS4321_HOST_SDS_COMMON_RXVCO0_STATUS		0x614
+#define CS4321_HOST_SDS_COMMON_RXLOCKD0_INTERRUPT	0x620
+#define CS4321_HOST_SDS_COMMON_RXLOCKD0_INTSTATUS	0x621
+#define CS4321_HOST_SDS_COMMON_STX0_TX_OUTPUT_CTRLA	0x62A
+#define CS4321_HOST_SDS_COMMON_STX0_TX_OUTPUT_CTRLB	0x62B
+#define CS4321_HOST_SDS_COMMON_STX0_TX_CONFIG_LOCAL_TIMING 0x62C
+#define CS4321_HOST_SDS_COMMON_STXP0_TX_CONFIG		0x62D
+#define CS4321_HOST_SDS_COMMON_STXP0_TX_PWRDN		0x62E
+#define CS4321_HOST_SDS_COMMON_STXP0_TX_CLKDIV_CTRL	0x62F
+#define CS4321_HOST_SDS_COMMON_STXP0_TX_CLKOUT_CTRL	0x630
+#define CS4321_HOST_SDS_COMMON_STXP0_TX_LOOP_FILTER	0x631
+#define CS4321_HOST_SDS_COMMON_STXP0_TX_CP		0x632
+#define CS4321_HOST_SDS_COMMON_TXVCO0_CONTROL		0x63A
+#define CS4321_HOST_SDS_COMMON_TXVCO0_STATUS		0x63B
+#define CS4321_HOST_SDS_COMMON_TXLOCKD0_INTERRUPT	0x646
+#define CS4321_HOST_SDS_COMMON_TXLOCKD0_INTSTATUS	0x647
+#define CS4321_HOST_SDS_COMMON_TXELST0_CONTROL		0x64F
+#define CS4321_HOST_SDS_COMMON_PRBSGEN0_CONFIG		0x650
+#define CS4321_HOST_SDS_COMMON_PRBSGEN0_Fixed0_Pattern2 0x652
+#define CS4321_HOST_SDS_COMMON_PRBSCHK0_CONFIG		0x659
+#define CS4321_HOST_SDS_COMMON_PRBSCHK0_COUNT1		0x65B
+#define CS4321_HOST_SDS_COMMON_PRBSCHK0_COUNT0		0x65C
+#define CS4321_HOST_SDS_COMMON_PRBSCHK0_INTERRUPT	0x65D
+#define CS4321_HOST_SDS_COMMON_PRBSCHK0_INTSTATUS	0x65E
+#define CS4321_HOST_SDS_COMMON_TX0_CONFIG		0x661
+#define CS4321_HOST_SDS_COMMON_RX0_CONFIG		0x662
+#define CS4321_HOST_SDS_COMMON_FRAC0_RESET		0x663
+#define CS4321_HOST_SDS_COMMON_FRAC0_EN			0x664
+#define CS4321_HOST_SDS_COMMON_FRAC0_NUMERATOR0		0x665
+#define CS4321_HOST_SDS_COMMON_FRAC0_NUMERATOR1		0x666
+#define CS4321_HOST_SDS_COMMON_FRAC0_WIDTH		0x667
+#define CS4321_HOST_SDS_COMMON_FRAC0_INTDIV		0x668
+#define CS4321_HOST_SDS_COMMON_FRAC0_1P6G_EN		0x669
+#define CS4321_HOST_SDS_COMMON_FRAC0_STAGE1_EN		0x66A
+#define CS4321_HOST_SDS_COMMON_FRAC0_STAGE2_EN		0x66B
+#define CS4321_HOST_SDS_COMMON_FRAC0_STAGE3_EN		0x66C
+#define CS4321_HOST_SDS_COMMON_FRAC0_STAGE1PRELOAD0	0x66D
+#define CS4321_HOST_SDS_COMMON_FRAC0_STAGE1PRELOAD1	0x66E
+#define CS4321_HOST_SDS_COMMON_FRAC0_STAGE2PRELOAD0	0x66F
+#define CS4321_HOST_SDS_COMMON_FRAC0_STAGE2PRELOAD1	0x670
+#define CS4321_HOST_SDS_COMMON_FRAC0_STAGE3PRELOAD0	0x671
+#define CS4321_HOST_SDS_COMMON_FRAC0_STAGE3PRELOAD1	0x672
+#define CS4321_HOST_SDS_COMMON_FRAC0_CLKCTRL		0x673
+#define CS4321_HOST_ML_SDS_COMMON_SRX0_RX_CONFIG	0x700
+#define CS4321_HOST_ML_SDS_COMMON_SRX0_RX_CLKDIV_CTRL	0x701
+#define CS4321_HOST_ML_SDS_COMMON_RXVCO0_CONTROL	0x70F
+#define CS4321_HOST_ML_SDS_COMMON_RXVCO0_STATUS		0x710
+#define CS4321_HOST_ML_SDS_COMMON_RXLOCKD0_INTERRUPT	0x71B
+#define CS4321_HOST_ML_SDS_COMMON_RXLOCKD0_INTSTATUS	0x71C
+#define CS4321_HOST_ML_SDS_COMMON_RXLOCKD0_INTENABLE	0x71D
+#define CS4321_HOST_ML_SDS_COMMON_STX0_TX_OUTPUT_CTRLA	0x723
+#define CS4321_HOST_ML_SDS_COMMON_STX0_TX_OUTPUT_CTRLB	0x724
+#define CS4321_HOST_ML_SDS_COMMON_STXP0_TX_CONFIG	0x725
+#define CS4321_HOST_ML_SDS_COMMON_STXP0_TX_PWRDN	0x726
+#define CS4321_HOST_ML_SDS_COMMON_STXP0_TX_CLKDIV_CTRL	0x727
+#define CS4321_HOST_ML_SDS_COMMON_TXVCO0_CONTROL	0x731
+#define CS4321_HOST_ML_SDS_COMMON_TXVCO0_STATUS		0x732
+#define CS4321_HOST_ML_SDS_COMMON_TXVCO0_INTERRUPT	0x733
+#define CS4321_HOST_ML_SDS_COMMON_TXVCO0_INTENABLE	0x735
+#define CS4321_HOST_ML_SDS_COMMON_TXLOCKD0_INTERRUPT	0x73D
+#define CS4321_HOST_ML_SDS_COMMON_TXLOCKD0_INTSTATUS	0x73E
+#define CS4321_HOST_ML_SDS_COMMON_TXLOCKD0_INTENABLE	0x73F
+#define CS4321_HOST_ML_SDS_COMMON_PRBSGEN0_CONFIG	0x747
+#define CS4321_HOST_ML_SDS_COMMON_PRBSGEN0_Fixed0_Pattern2 0x749
+#define CS4321_HOST_ML_SDS_COMMON_PRBSCHK0_CONFIG	0x750
+#define CS4321_HOST_ML_SDS_COMMON_PRBSCHK0_COUNT1	0x752
+#define CS4321_HOST_ML_SDS_COMMON_PRBSCHK0_COUNT0	0x753
+#define CS4321_HOST_ML_SDS_COMMON_PRBSCHK0_INTERRUPT	0x754
+#define CS4321_HOST_ML_SDS_COMMON_PRBSCHK0_INTSTATUS	0x755
+#define CS4321_HOST_ML_SDS_COMMON_PRBSCHK0_INTENABLE	0x756
+#define CS4321_HOST_ML_SDS_COMMON_TX0_CONFIG		0x758
+#define CS4321_HOST_ML_SDS_COMMON_RX0_CONFIG		0x759
+#define CS4321_HOST_ML_SDS_COMMON_Int			0x75A
+#define CS4321_HOST_ML_SDS_COMMON_IntEn			0x75B
+#define CS4321_HOST_ML_SDS_COMMON_PRBSCHKi		0x75C
+#define CS4321_HOST_ML_SDS_COMMON_PRBSCHKe		0x75D
+#define CS4321_HOST_ML_SDS_COMMON_RXVCOi		0x761
+#define CS4321_HOST_ML_SDS_COMMON_RXVCOe		0x762
+#define CS4321_HOST_ML_SDS_COMMON_RXLOCKDi		0x763
+#define CS4321_HOST_ML_SDS_COMMON_RXLOCKDe		0x764
+#define CS4321_HOST_ML_SDS_COMMON_TXVCOi		0x768
+#define CS4321_HOST_ML_SDS_COMMON_TXVCOe		0x769
+#define CS4321_HOST_ML_SDS_COMMON_TXLOCKDi		0x76A
+#define CS4321_HOST_ML_SDS_COMMON_TXLOCKDe		0x76B
+#define CS4321_AN_TX_AN_COMPLETE_STATUS_INT		0x806
+#define CS4321_AN_TX_AN_COMPLETE_STATUS_INTE		0x807
+#define CS4321_AN_TX_AN_COMPLETE_STATUS_INTS		0x808
+#define CS4321_AN_TX_MAIN_INT				0x82D
+#define CS4321_AN_TX_MAIN_INTE				0x82E
+#define CS4321_AN_TX_MAIN_INTS				0x82F
+#define CS4321_AN_TX_TX_AFIFO_INT			0x831
+#define CS4321_AN_TX_TX_AFIFO_INTE			0x832
+#define CS4321_AN_TX_TX_AFIFO_INTS			0x833
+#define CS4321_AN_RX_MAIN_INT				0x85A
+#define CS4321_AN_RX_MAIN_INTE				0x85B
+#define CS4321_AN_RX_MAIN_INTS				0x85C
+#define CS4321_AN_RX_RX_AFIFO_INT			0x85E
+#define CS4321_AN_RX_RX_AFIFO_INTE			0x85F
+#define CS4321_AN_RX_RX_AFIFO_INTS			0x860
+#define CS4321_TP_TX_TRAINING_INT			0x888
+#define CS4321_TP_TX_TRAINING_INTE			0x889
+#define CS4321_TP_TX_TRAINING_INTS			0x88A
+#define CS4321_KR_FEC_TX_INT				0x90D
+#define CS4321_KR_FEC_TX_INTE				0x90E
+#define CS4321_KR_FEC_TX_INTO				0x90F
+#define CS4321_KR_FEC_RX_INT				0x95F
+#define CS4321_KR_FEC_RX_INTE				0x960
+#define CS4321_KR_FEC_RX_INTO				0x961
+#define CS4321_XGPCS_LINE_TX_TXCNTRL			0xA00
+#define CS4321_XGPCS_LINE_TX_TXINT			0xA02
+#define CS4321_XGPCS_LINE_TX_TXINTENABLE		0xA03
+#define CS4321_XGPCS_LINE_RX_RXCNTRL			0xA20
+#define CS4321_XGPCS_LINE_RX_RXSTATUS			0xA22
+#define CS4321_XGPCS_LINE_RX_RXINT			0xA23
+#define CS4321_XGPCS_LINE_RX_RXINTENABLE		0xA24
+#define CS4321_XGPCS_LINE_RX_RXINTZ			0xA25
+#define CS4321_XGPCS_HOST_TX_TXCNTRL			0xA80
+#define CS4321_XGPCS_HOST_TX_TXINT			0xA82
+#define CS4321_XGPCS_HOST_TX_TXINTENABLE		0xA83
+#define CS4321_XGPCS_HOST_RX_RXCNTRL			0xAA0
+#define CS4321_XGPCS_HOST_RX_RXINT			0xAA3
+#define CS4321_XGPCS_HOST_RX_RXINTENABLE		0xAA4
+#define CS4321_EGPCS_LINE_RX_MODE			0xB00
+#define CS4321_EGPCS_LINE_RX_INTERRUPT			0xB01
+#define CS4321_EGPCS_LINE_RX_INTENABLE			0xB02
+#define CS4321_EGPCS_LINE_TX_MODE			0xB10
+#define CS4321_EGPCS_LINE_TX_INTERRUPT			0xB15
+#define CS4321_EGPCS_LINE_TX_INTENABLE			0xB16
+#define CS4321_EGPCS_HOST_RX_MODE			0xB80
+#define CS4321_EGPCS_HOST_RX_INTERRUPT			0xB81
+#define CS4321_EGPCS_HOST_RX_INTENABLE			0xB82
+#define CS4321_EGPCS_HOST_TX_MODE			0xB90
+#define CS4321_EGPCS_HOST_TX_INTERRUPT			0xB95
+#define CS4321_EGPCS_HOST_TX_INTENABLE			0xB96
+#define CS4321_GIGEPCS_LINE_CONTROL			0xC00
+#define CS4321_GIGEPCS_LINE_STATUS			0xC01
+#define CS4321_GIGEPCS_LINE_PHY1			0xC02
+#define CS4321_GIGEPCS_LINE_PHY0			0xC03
+#define CS4321_GIGEPCS_LINE_DEV_ABILITY			0xC04
+#define CS4321_GIGEPCS_LINE_PARTNER_ABILITY		0xC05
+#define CS4321_GIGEPCS_LINE_AN_EXPANSION		0xC06
+#define CS4321_GIGEPCS_LINE_DEV_NEXT_PAGE		0xC07
+#define CS4321_GIGEPCS_LINE_PARTNER_NEXT_PAGE		0xC08
+#define CS4321_GIGEPCS_LINE_MASTER_SLAVE_CNTL		0xC09
+#define CS4321_GIGEPCS_LINE_MASTER_SLAVE_STAT		0xC0A
+#define CS4321_GIGEPCS_LINE_EXTENDED_STATUS		0xC0F
+#define CS4321_GIGEPCS_LINE_AUTONEG_TRACE		0xC10
+#define CS4321_GIGEPCS_LINE_LINK_TIMER0			0xC12
+#define CS4321_GIGEPCS_LINE_LINK_TIMER1			0xC13
+#define CS4321_GIGEPCS_LINE_RX_8B10B_DEC_ERR1		0xC15
+#define CS4321_GIGEPCS_LINE_RX_8B10B_DEC_ERR0		0xC16
+#define CS4321_GIGEPCS_INT_LINE_PCS1GE_INTERRUPT	0xC40
+#define CS4321_GIGEPCS_INT_LINE_PCS1GE_INTENABLE	0xC41
+#define CS4321_GIGEPCS_INT_LINE_PCS1GE_INTSTATUS	0xC42
+#define CS4321_GIGEPCS_INT_LINE_PCS1GE_AUTONEG		0xC43
+#define CS4321_GIGEPCS_HOST_CONTROL			0xC80
+#define CS4321_GIGEPCS_HOST_STATUS			0xC81
+#define CS4321_GIGEPCS_HOST_PHY1			0xC82
+#define CS4321_GIGEPCS_HOST_PHY0			0xC83
+#define CS4321_GIGEPCS_HOST_DEV_ABILITY			0xC84
+#define CS4321_GIGEPCS_HOST_PARTNER_ABILITY		0xC85
+#define CS4321_GIGEPCS_HOST_AN_EXPANSION		0xC86
+#define CS4321_GIGEPCS_HOST_DEV_NEXT_PAGE		0xC87
+#define CS4321_GIGEPCS_HOST_PARTNER_NEXT_PAGE		0xC88
+#define CS4321_GIGEPCS_HOST_MASTER_SLAVE_CNTL		0xC89
+#define CS4321_GIGEPCS_HOST_MASTER_SLAVE_STAT		0xC8A
+#define CS4321_GIGEPCS_HOST_EXTENDED_STATUS		0xC8F
+#define CS4321_GIGEPCS_HOST_AUTONEG_TRACE		0xC90
+#define CS4321_GIGEPCS_HOST_LINK_TIMER0			0xC92
+#define CS4321_GIGEPCS_HOST_LINK_TIMER1			0xC93
+#define CS4321_GIGEPCS_HOST_RX_8B10B_DEC_ERR1		0xC95
+#define CS4321_GIGEPCS_HOST_RX_8B10B_DEC_ERR0		0xC96
+#define CS4321_GIGEPCS_INT_HOST_PCS1GE_INTERRUPT	0xCC0
+#define CS4321_GIGEPCS_INT_HOST_PCS1GE_INTENABLE	0xCC1
+#define CS4321_GIGEPCS_INT_HOST_PCS1GE_INTSTATUS	0xCC2
+#define CS4321_GIGEPCS_INT_HOST_PCS1GE_AUTONEG		0xCC3
+#define CS4321_HIF_COMMON_SAMPLEINT			0xD00
+#define CS4321_HIF_COMMON_SAMPLEINTENABLE		0xD01
+#define CS4321_HIF_COMMON_RXCONTROL0			0xD02
+#define CS4321_HIF_COMMON_TXCONTROL0			0xD08
+#define CS4321_HIF_COMMON_TXCONTROL3			0xD0B
+#define CS4321_HIF_SFI42_RX_RXRISEINT			0xD28
+#define CS4321_HIF_SFI42_RX_RXRISEINTENABLE		0xD29
+#define CS4321_HIF_SFI42_RX_RXFALLINT			0xD2B
+#define CS4321_HIF_SFI42_RX_RXFALLINTENABLE		0xD2C
+#define CS4321_HIF_XGXS_COMMON_CONTROL0			0xD30
+#define CS4321_HIF_XGXS_TX_TXRISEINT			0xD3B
+#define CS4321_HIF_XGXS_TX_TXRISEINTENABLE		0xD3C
+#define CS4321_HIF_XGXS_RX_RXRISEINT			0xD49
+#define CS4321_HIF_XGXS_RX_RXRISEINTENABLE		0xD4A
+#define CS4321_HIF_XGXS_RX_RXFALLINT			0xD4C
+#define CS4321_HIF_XGXS_RX_RXFALLINTENABLE		0xD4D
+#define CS4321_XGRS_LINE_TX_TXCNTRL			0xE00
+#define CS4321_XGRS_LINE_TX_TXINT			0xE03
+#define CS4321_XGRS_LINE_TX_TXINTENABLE			0xE04
+#define CS4321_XGRS_LINE_RX_RXCNTRL1			0xE10
+#define CS4321_XGRS_LINE_RX_RXINT			0xE13
+#define CS4321_XGRS_LINE_RX_RXINTENABLE			0xE14
+#define CS4321_XGRS_HOST_TX_TXCNTRL			0xE80
+#define CS4321_XGRS_HOST_TX_TXINT			0xE83
+#define CS4321_XGRS_HOST_TX_TXINTENABLE			0xE84
+#define CS4321_XGRS_HOST_RX_RXCNTRL1			0xE90
+#define CS4321_XGRS_HOST_RX_RXINT			0xE93
+#define CS4321_XGRS_HOST_RX_RXINTENABLE			0xE94
+#define CS4321_XGMAC_LINE_RX_CFG_COM			0xF00
+#define CS4321_XGMAC_LINE_RX_CFG_RX			0xF01
+#define CS4321_XGMAC_LINE_RX_MAXLEN			0xF09
+#define CS4321_XGMAC_LINE_RX_MAXLEN_VLAN_UP0		0xF0A
+#define CS4321_XGMAC_LINE_RX_MAXLEN_VLAN_UP1		0xF0B
+#define CS4321_XGMAC_LINE_RX_MAXLEN_VLAN_UP2		0xF0C
+#define CS4321_XGMAC_LINE_RX_MAXLEN_VLAN_UP3		0xF0D
+#define CS4321_XGMAC_LINE_RX_MAXLEN_VLAN_UP4		0xF0E
+#define CS4321_XGMAC_LINE_RX_MAXLEN_VLAN_UP5		0xF0F
+#define CS4321_XGMAC_LINE_RX_MAXLEN_VLAN_UP6		0xF10
+#define CS4321_XGMAC_LINE_RX_MAXLEN_VLAN_UP7		0xF11
+#define CS4321_XGMAC_LINE_RX_INTERRUPT			0xF16
+#define CS4321_XGMAC_LINE_RX_INTENABLE			0xF17
+#define CS4321_XGMAC_LINE_RX_INTERRUPTS			0xF19
+#define CS4321_XGMAC_LINE_TX_CFG_COM			0xF40
+#define CS4321_XGMAC_LINE_TX_CFG_TX			0xF41
+#define CS4321_XGMAC_LINE_TX_CFG_TX_IFG			0xF43
+#define CS4321_XGMAC_LINE_TX_MAXLEN			0xF4A
+#define CS4321_XGMAC_LINE_TX_MAXLEN_VLAN_UP0		0xF4B
+#define CS4321_XGMAC_LINE_TX_MAXLEN_VLAN_UP1		0xF4C
+#define CS4321_XGMAC_LINE_TX_MAXLEN_VLAN_UP2		0xF4D
+#define CS4321_XGMAC_LINE_TX_MAXLEN_VLAN_UP3		0xF4E
+#define CS4321_XGMAC_LINE_TX_MAXLEN_VLAN_UP4		0xF4F
+#define CS4321_XGMAC_LINE_TX_MAXLEN_VLAN_UP5		0xF50
+#define CS4321_XGMAC_LINE_TX_MAXLEN_VLAN_UP6		0xF51
+#define CS4321_XGMAC_LINE_TX_MAXLEN_VLAN_UP7		0xF52
+#define CS4321_XGMAC_LINE_TX_INTERRUPT			0xF59
+#define CS4321_XGMAC_LINE_TX_INTENABLE			0xF5A
+#define CS4321_XGMAC_LINE_TX_INTERRUPTS			0xF6A
+#define CS4321_XGMAC_HOST_RX_CFG_COM			0xF80
+#define CS4321_XGMAC_HOST_RX_CFG_RX			0xF81
+#define CS4321_XGMAC_HOST_RX_MAXLEN			0xF89
+#define CS4321_XGMAC_HOST_RX_MAXLEN_VLAN_UP0		0xF8A
+#define CS4321_XGMAC_HOST_RX_MAXLEN_VLAN_UP1		0xF8B
+#define CS4321_XGMAC_HOST_RX_MAXLEN_VLAN_UP2		0xF8C
+#define CS4321_XGMAC_HOST_RX_MAXLEN_VLAN_UP3		0xF8D
+#define CS4321_XGMAC_HOST_RX_MAXLEN_VLAN_UP4		0xF8E
+#define CS4321_XGMAC_HOST_RX_MAXLEN_VLAN_UP5		0xF8F
+#define CS4321_XGMAC_HOST_RX_MAXLEN_VLAN_UP6		0xF90
+#define CS4321_XGMAC_HOST_RX_MAXLEN_VLAN_UP7		0xF91
+#define CS4321_XGMAC_HOST_RX_INTERRUPT			0xF96
+#define CS4321_XGMAC_HOST_RX_INTENABLE			0xF97
+#define CS4321_XGMAC_HOST_RX_INTERRUPTS			0xF99
+#define CS4321_XGMAC_HOST_TX_CFG_COM			0xFC0
+#define CS4321_XGMAC_HOST_TX_CFG_TX			0xFC1
+#define CS4321_XGMAC_HOST_TX_CFG_TX_IFG			0xFC3
+#define CS4321_XGMAC_HOST_TX_MAXLEN			0xFCA
+#define CS4321_XGMAC_HOST_TX_MAXLEN_VLAN_UP0		0xFCB
+#define CS4321_XGMAC_HOST_TX_MAXLEN_VLAN_UP1		0xFCC
+#define CS4321_XGMAC_HOST_TX_MAXLEN_VLAN_UP2		0xFCD
+#define CS4321_XGMAC_HOST_TX_MAXLEN_VLAN_UP3		0xFCE
+#define CS4321_XGMAC_HOST_TX_MAXLEN_VLAN_UP4		0xFCF
+#define CS4321_XGMAC_HOST_TX_MAXLEN_VLAN_UP5		0xFD0
+#define CS4321_XGMAC_HOST_TX_MAXLEN_VLAN_UP6		0xFD1
+#define CS4321_XGMAC_HOST_TX_MAXLEN_VLAN_UP7		0xFD2
+#define CS4321_XGMAC_HOST_TX_INTERRUPT			0xFD9
+#define CS4321_XGMAC_HOST_TX_INTENABLE			0xFDA
+#define CS4321_XGMAC_HOST_TX_INTERRUPTS			0xFEA
+#define CS4321_MACSEC_INGRESS_RESET			0x1000
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_ACCESS		0x1002
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_DATA0		0x1006
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_CTX		0x1007
+#define CS4321_MACSEC_INGRESS_LB_FIFO_OUTPUT		0x1008
+#define CS4321_MACSEC_INGRESS_LB_FIFO_IPG		0x1009
+#define CS4321_MACSEC_INGRESS_LB_FIFO_ACCESS		0x100A
+#define CS4321_MACSEC_INGRESS_LB_FIFO_DATA3		0x100B
+#define CS4321_MACSEC_INGRESS_LB_FIFO_DATA2		0x100C
+#define CS4321_MACSEC_INGRESS_LB_FIFO_DATA1		0x100D
+#define CS4321_MACSEC_INGRESS_LB_FIFO_DATA0		0x100E
+#define CS4321_MACSEC_INGRESS_LB_FIFO_INFO		0x100F
+#define CS4321_MACSEC_INGRESS_LB_FIFO_CTX		0x1010
+#define CS4321_MACSEC_INGRESS_CTX_MEM0			0x1200
+#define CS4321_MACSEC_INGRESS_CORE_HOST0		0x1400
+#define CS4321_MACSEC_INGRESS_TCAM0			0x1600
+#define CS4321_MACSEC_INGRESS_TCAM_MASK11		0x1800
+#define CS4321_MACSEC_INGRESS_TCAM_ENTRY_0_MASK		0x180C
+#define CS4321_MACSEC_INGRESS_TCAM_ENTRY_VALID_15_0	0x182C
+#define CS4321_MACSEC_INGRESS_TCAM_ENTRY_VALID_16	0x182D
+#define CS4321_MACSEC_INGRESS_TCAM_ENTRY_INVERT_15_0	0x182E
+#define CS4321_MACSEC_INGRESS_TCAM_ENTRY_INVERT_16	0x182F
+#define CS4321_MACSEC_INGRESS_TOKEN_MEM0		0x1900
+#define CS4321_MACSEC_INGRESS_CC_TCAM0			0x1A00
+#define CS4321_MACSEC_INGRESS_CC_TCAM_MASK2		0x1A40
+#define CS4321_MACSEC_INGRESS_CC_TCAM_ENTRY_VALID	0x1A43
+#define CS4321_MACSEC_INGRESS_CC_TCAM_ENTRY_INVERT	0x1A44
+#define CS4321_MACSEC_INGRESS_CC_TCAM_ENTRY_0_MASK	0x1A46
+#define CS4321_MACSEC_INGRESS_TAG_CONTROL		0x1A56
+#define CS4321_MACSEC_INGRESS_R802DOT1S_TAG_ET0		0x1A57
+#define CS4321_MACSEC_INGRESS_R802DOT1S_TAG_ET1		0x1A58
+#define CS4321_MACSEC_INGRESS_R802DOT1S_TAG_ET2		0x1A59
+#define CS4321_MACSEC_INGRESS_STCAM_INVALID_FRAME_TOKEN5		0x1A5A
+#define CS4321_MACSEC_INGRESS_STCAM_INVALID_FRAME_TOKEN0		0x1A5F
+#define CS4321_MACSEC_INGRESS_UNCONTROLLED_FRAME_STCAM_MISS_TOKEN5	0x1A60
+#define CS4321_MACSEC_INGRESS_UNCONTROLLED_FRAME_STCAM_MISS_TOKEN0	0x1A65
+#define CS4321_MACSEC_INGRESS_CONTROLLED_FRAME_STCAM_MISS_TOKEN5	0x1A66
+#define CS4321_MACSEC_INGRESS_CONTROLLED_FRAME_STCAM_MISS_TOKEN0	0x1A6B
+#define CS4321_MACSEC_INGRESS_CCTCAM_MISS_ACTION			0x1A6C
+#define CS4321_MACSEC_INGRESS_CCTCAM_HIT_ACTION_UNCONTROLLED_FRAME	0x1A6D
+#define CS4321_MACSEC_INGRESS_CCTCAM_HIT_ACTION_CONTROLLED_FRAME	0x1A6E
+#define CS4321_MACSEC_INGRESS_STCAM_SA_MAP5		0x1A73
+#define CS4321_MACSEC_INGRESS_LB_FIFO_PKT_CTRL		0x1A79
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_CTRL		0x1A7A
+#define CS4321_MACSEC_INGRESS_DFF_LEVEL			0x1A7C
+#define CS4321_MACSEC_INGRESS_DSF_LEVEL			0x1A7E
+#define CS4321_MACSEC_INGRESS_DCF_LEVEL			0x1A80
+#define CS4321_MACSEC_INGRESS_LB_FIFO_STATUS		0x1A90
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_THRESHOLD	0x1A91
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_STATUS		0x1A92
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_CTX_STATUS	0x1A94
+#define CS4321_MACSEC_INGRESS_SHAPER_DELAY		0x1A97
+#define CS4321_MACSEC_INGRESS_MAIN_INT			0x1A9C
+#define CS4321_MACSEC_INGRESS_MAIN_INTE			0x1A9D
+#define CS4321_MACSEC_INGRESS_MAIN_INTS			0x1A9E
+#define CS4321_MACSEC_INGRESS_FIFOS_INT			0x1AA0
+#define CS4321_MACSEC_INGRESS_FIFOS_INTE		0x1AA1
+#define CS4321_MACSEC_INGRESS_FIFOS_INTS		0x1AA2
+#define CS4321_MACSEC_INGRESS_IP_FIFO_INT		0x1AA4
+#define CS4321_MACSEC_INGRESS_IP_FIFO_INTE		0x1AA5
+#define CS4321_MACSEC_INGRESS_IP_FIFO_INTS		0x1AA6
+#define CS4321_MACSEC_INGRESS_IP_TOKEN_FIFO_INT		0x1AA8
+#define CS4321_MACSEC_INGRESS_IP_TOKEN_FIFO_INTE	0x1AA9
+#define CS4321_MACSEC_INGRESS_IP_TOKEN_FIFO_INTS	0x1AAA
+#define CS4321_MACSEC_INGRESS_OP_FIFO_INT		0x1AAC
+#define CS4321_MACSEC_INGRESS_OP_FIFO_INTE		0x1AAD
+#define CS4321_MACSEC_INGRESS_OP_FIFO_INTS		0x1AAE
+#define CS4321_MACSEC_INGRESS_ERR_DROP_FIFO_INT		0x1AB0
+#define CS4321_MACSEC_INGRESS_ERR_DROP_FIFO_INTE	0x1AB1
+#define CS4321_MACSEC_INGRESS_ERR_DROP_FIFO_INTS	0x1AB2
+#define CS4321_MACSEC_INGRESS_I_PPR_FIFO_INT		0x1AB4
+#define CS4321_MACSEC_INGRESS_I_PPR_FIFO_INTE		0x1AB5
+#define CS4321_MACSEC_INGRESS_I_PPR_FIFO_INTS		0x1AB6
+#define CS4321_MACSEC_INGRESS_LB_FIFO_INT		0x1ABC
+#define CS4321_MACSEC_INGRESS_LB_FIFO_INTE		0x1ABD
+#define CS4321_MACSEC_INGRESS_LB_FIFO_INTS		0x1ABE
+#define CS4321_MACSEC_INGRESS_LB_FIFO_SYNC_INT		0x1AC0
+#define CS4321_MACSEC_INGRESS_LB_FIFO_SYNC_INTE		0x1AC1
+#define CS4321_MACSEC_INGRESS_LB_FIFO_SYNC_INTS		0x1AC2
+#define CS4321_MACSEC_INGRESS_LB_FIFO_MEM_INT		0x1AC4
+#define CS4321_MACSEC_INGRESS_LB_FIFO_MEM_INTE		0x1AC5
+#define CS4321_MACSEC_INGRESS_LB_FIFO_MEM_INTS		0x1AC6
+#define CS4321_MACSEC_INGRESS_CTX_MEM_INT		0x1AC8
+#define CS4321_MACSEC_INGRESS_CTX_MEM_INTE		0x1AC9
+#define CS4321_MACSEC_INGRESS_CTX_MEM_INTS		0x1ACA
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_INT		0x1ACC
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_INTE		0x1ACD
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_INTS		0x1ACE
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_MEM_INT	0x1AD0
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_MEM_INTE	0x1AD1
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_MEM_INTS	0x1AD2
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_CTX_INT	0x1AD4
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_CTX_INTE	0x1AD5
+#define CS4321_MACSEC_INGRESS_DEBUG_FIFO_CTX_INTS	0x1AD6
+#define CS4321_MACSEC_INGRESS_LB_FIFO_CTX_INT		0x1AD8
+#define CS4321_MACSEC_INGRESS_LB_FIFO_CTX_INTE		0x1AD9
+#define CS4321_MACSEC_INGRESS_LB_FIFO_CTX_INTS		0x1ADA
+#define CS4321_MACSEC_INGRESS_TOKEN_MEM_INT		0x1ADC
+#define CS4321_MACSEC_INGRESS_TOKEN_MEM_INTE		0x1ADD
+#define CS4321_MACSEC_INGRESS_TOKEN_MEM_INTS		0x1ADE
+#define CS4321_MACSEC_INGRESS_CLAUSE912_FAIL_INT	0x1AE1
+#define CS4321_MACSEC_INGRESS_CLAUSE912_FAIL_INTE	0x1AE2
+#define CS4321_MACSEC_INGRESS_CLAUSE912_FAIL_INTS	0x1AE3
+#define CS4321_MACSEC_INGRESS_CLASSIFIER_ERROR_INT	0x1AE5
+#define CS4321_MACSEC_INGRESS_CLASSIFIER_ERROR_INTE	0x1AE6
+#define CS4321_MACSEC_INGRESS_CLASSIFIER_ERROR_INTS	0x1AE7
+#define CS4321_MACSEC_INGRESS_CCT_FIFO_INT		0x1AE9
+#define CS4321_MACSEC_INGRESS_CCT_FIFO_INTE		0x1AEA
+#define CS4321_MACSEC_INGRESS_CCT_FIFO_INTS		0x1AEB
+#define CS4321_MACSEC_INGRESS_DF_FIFO_INT		0x1AED
+#define CS4321_MACSEC_INGRESS_DF_FIFO_INTE		0x1AEE
+#define CS4321_MACSEC_INGRESS_DF_FIFO_INTS		0x1AEF
+#define CS4321_MACSEC_INGRESS_DS_FIFO_INT		0x1AF1
+#define CS4321_MACSEC_INGRESS_DS_FIFO_INTE		0x1AF2
+#define CS4321_MACSEC_INGRESS_DS_FIFO_INTS		0x1AF3
+#define CS4321_MACSEC_INGRESS_DC_FIFO_INT		0x1AF5
+#define CS4321_MACSEC_INGRESS_DC_FIFO_INTE		0x1AF6
+#define CS4321_MACSEC_INGRESS_DC_FIFO_INTS		0x1AF7
+#define CS4321_MACSEC_INGRESS_SHAPER_FIFO_INT		0x1AF9
+#define CS4321_MACSEC_INGRESS_SHAPER_FIFO_INTE		0x1AFA
+#define CS4321_MACSEC_INGRESS_SHAPER_FIFO_INTS		0x1AFB
+#define CS4321_MACSEC_INGRESS_CLAUSE912_CONFIG		0x1AFD
+#define CS4321_MACSEC_INGRESS_STCAM_ILLEGAL_FRAME_TOKEN5 0x1AFF
+#define CS4321_MACSEC_INGRESS_STCAM_ILLEGAL_FRAME_TOKEN0 0x1B04
+#define CS4321_MACSEC_INGRESS_CONTROL_VALID_0		0x1B05
+#define CS4321_MACSEC_INGRESS_CONTROL_VALID_1		0x1B06
+#define CS4321_MACSEC_INGRESS_CONTROL_0_DA2		0x1B07
+#define CS4321_MACSEC_INGRESS_CONTROL_0_ET		0x1B1F
+#define CS4321_MACSEC_INGRESS_CONTROL_DA_RANGE_LOW2	0x1B27
+#define CS4321_MACSEC_INGRESS_CONTROL_DA_RANGE_HIGH2	0x1B2A
+#define CS4321_MACSEC_INGRESS_CONTROL_0_DA_ET3		0x1B2D
+#define CS4321_MACSEC_INGRESS_CONTROL_1_DA_ET3		0x1B31
+#define CS4321_MACSEC_EGRESS_RESET			0x2200
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_ACCESS		0x2202
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_DATA0		0x2206
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_CTX		0x2207
+#define CS4321_MACSEC_EGRESS_CTX_MEM0			0x2400
+#define CS4321_MACSEC_EGRESS_CORE_HOST0			0x2600
+#define CS4321_MACSEC_EGRESS_TCAM0			0x2700
+#define CS4321_MACSEC_EGRESS_TCAM_MASK7			0x2800
+#define CS4321_MACSEC_EGRESS_TCAM_ENTRY_0_MASK		0x2808
+#define CS4321_MACSEC_EGRESS_TCAM_ENTRY_VALID_15_0	0x2828
+#define CS4321_MACSEC_EGRESS_TCAM_ENTRY_VALID_16	0x2829
+#define CS4321_MACSEC_EGRESS_TCAM_ENTRY_INVERT_15_0	0x282A
+#define CS4321_MACSEC_EGRESS_TCAM_ENTRY_INVERT_16	0x282B
+#define CS4321_MACSEC_EGRESS_TOKEN_MEM0			0x2900
+#define CS4321_MACSEC_EGRESS_TAG_CONTROL		0x2A00
+#define CS4321_MACSEC_EGRESS_R802DOT1S_TAG_ET0		0x2A03
+#define CS4321_MACSEC_EGRESS_R802DOT1S_TAG_ET1		0x2A04
+#define CS4321_MACSEC_EGRESS_R802DOT1S_TAG_ET2		0x2A05
+#define CS4321_MACSEC_EGRESS_STCAM_MISS_TOKEN5		0x2A06
+#define CS4321_MACSEC_EGRESS_STCAM_MISS_TOKEN0		0x2A0B
+#define CS4321_MACSEC_EGRESS_STCAM_SA_MAP5		0x2A10
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_CTRL		0x2A20
+#define CS4321_MACSEC_EGRESS_DFF_LEVEL			0x2A22
+#define CS4321_MACSEC_EGRESS_DSF_LEVEL			0x2A23
+#define CS4321_MACSEC_EGRESS_DCF_LEVEL			0x2A26
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_THRESHOLD	0x2A27
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_STATUS		0x2A28
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_CTX_STATUS	0x2A2A
+#define CS4321_MACSEC_EGRESS_SHAPER_DELAY		0x2A2D
+#define CS4321_MACSEC_EGRESS_MAIN_INT			0x2A32
+#define CS4321_MACSEC_EGRESS_MAIN_INTE			0x2A33
+#define CS4321_MACSEC_EGRESS_MAIN_INTS			0x2A34
+#define CS4321_MACSEC_EGRESS_FIFOS_INT			0x2A36
+#define CS4321_MACSEC_EGRESS_FIFOS_INTE			0x2A37
+#define CS4321_MACSEC_EGRESS_FIFOS_INTS			0x2A38
+#define CS4321_MACSEC_EGRESS_IP_FIFO_INT		0x2A3A
+#define CS4321_MACSEC_EGRESS_IP_FIFO_INTE		0x2A3B
+#define CS4321_MACSEC_EGRESS_IP_FIFO_INTS		0x2A3C
+#define CS4321_MACSEC_EGRESS_IP_TOKEN_FIFO_INT		0x2A3E
+#define CS4321_MACSEC_EGRESS_IP_TOKEN_FIFO_INTE		0x2A3F
+#define CS4321_MACSEC_EGRESS_IP_TOKEN_FIFO_INTS		0x2A40
+#define CS4321_MACSEC_EGRESS_OP_FIFO_INT		0x2A42
+#define CS4321_MACSEC_EGRESS_OP_FIFO_INTE		0x2A43
+#define CS4321_MACSEC_EGRESS_OP_FIFO_INTS		0x2A44
+#define CS4321_MACSEC_EGRESS_ERR_DROP_FIFO_INT		0x2A46
+#define CS4321_MACSEC_EGRESS_ERR_DROP_FIFO_INTE		0x2A47
+#define CS4321_MACSEC_EGRESS_ERR_DROP_FIFO_INTS		0x2A48
+#define CS4321_MACSEC_EGRESS_PPR_FIFO_INT		0x2A4A
+#define CS4321_MACSEC_EGRESS_PPR_FIFO_INTE		0x2A4B
+#define CS4321_MACSEC_EGRESS_PPR_FIFO_INTS		0x2A4C
+#define CS4321_MACSEC_EGRESS_CTX_MEM_INT		0x2A4E
+#define CS4321_MACSEC_EGRESS_CTX_MEM_INTE		0x2A4F
+#define CS4321_MACSEC_EGRESS_CTX_MEM_INTS		0x2A50
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_INT		0x2A52
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_INTE		0x2A53
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_INTS		0x2A54
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_MEM_INT		0x2A56
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_MEM_INTE	0x2A57
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_MEM_INTS	0x2A58
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_CTX_INT		0x2A5A
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_CTX_INTE	0x2A5B
+#define CS4321_MACSEC_EGRESS_DEBUG_FIFO_CTX_INTS	0x2A5C
+#define CS4321_MACSEC_EGRESS_TOKEN_MEM_INT		0x2A5E
+#define CS4321_MACSEC_EGRESS_TOKEN_MEM_INTE		0x2A5F
+#define CS4321_MACSEC_EGRESS_TOKEN_MEM_INTS		0x2A60
+#define CS4321_MACSEC_EGRESS_SB_FIFO_INT		0x2A63
+#define CS4321_MACSEC_EGRESS_SB_FIFO_INTE		0x2A64
+#define CS4321_MACSEC_EGRESS_SB_FIFO_INTS		0x2A65
+#define CS4321_MACSEC_EGRESS_CLASSIFIER_ERROR_INT	0x2A67
+#define CS4321_MACSEC_EGRESS_CLASSIFIER_ERROR_INTE	0x2A68
+#define CS4321_MACSEC_EGRESS_CLASSIFIER_ERROR_INTS	0x2A69
+#define CS4321_MACSEC_EGRESS_DF_FIFO_INT		0x2A6B
+#define CS4321_MACSEC_EGRESS_DF_FIFO_INTE		0x2A6C
+#define CS4321_MACSEC_EGRESS_DF_FIFO_INTS		0x2A6D
+#define CS4321_MACSEC_EGRESS_DS_FIFO_INT		0x2A6F
+#define CS4321_MACSEC_EGRESS_DS_FIFO_INTE		0x2A70
+#define CS4321_MACSEC_EGRESS_DS_FIFO_INTS		0x2A71
+#define CS4321_MACSEC_EGRESS_DC_FIFO_INT		0x2A73
+#define CS4321_MACSEC_EGRESS_DC_FIFO_INTE		0x2A74
+#define CS4321_MACSEC_EGRESS_DC_FIFO_INTS		0x2A75
+#define CS4321_MACSEC_EGRESS_SHAPER_FIFO_INT		0x2A77
+#define CS4321_MACSEC_EGRESS_SHAPER_FIFO_INTE		0x2A78
+#define CS4321_MACSEC_EGRESS_SHAPER_FIFO_INTS		0x2A79
+#define CS4321_MACSEC_EGRESS_SA_SWITCH_ENABLE1		0x2A7B
+#define CS4321_MACSEC_EGRESS_SA_SWITCH_ENABLE0		0x2A7C
+#define CS4321_MACSEC_EGRESS_SA_SWITCH_INT1		0x2A7E
+#define CS4321_MACSEC_EGRESS_SA_SWITCH_INT0		0x2A7F
+#define CS4321_MACSEC_EGRESS_SA_SWITCH_INT1E		0x2A80
+#define CS4321_MACSEC_EGRESS_SA_SWITCH_INT0E		0x2A81
+#define CS4321_MACSEC_EGRESS_SA_SWITCH_INT1S		0x2A82
+#define CS4321_MACSEC_EGRESS_SA_SWITCH_INT0S		0x2A83
+#define CS4321_MAC_LAT_CTRL_RESET			0x3000
+#define CS4321_MAC_LAT_CTRL_CONFIG			0x3001
+#define CS4321_MAC_LAT_CTRL_INT				0x3005
+#define CS4321_MAC_LAT_CTRL_INTE			0x3006
+#define CS4321_MAC_LAT_CTRL_INTO			0x3007
+#define CS4321_PTP_RX_RESET				0x3100
+#define CS4321_PTP_RX_CTRL				0x3101
+#define CS4321_PTP_RX_VLAN1				0x3102
+#define CS4321_PTP_RX_VLAN2				0x3103
+#define CS4321_PTP_RX_VLAN3				0x3104
+#define CS4321_PTP_RX_LATENCY1				0x3107
+#define CS4321_PTP_RX_LATENCY0				0x3108
+#define CS4321_PTP_RX_NPU_EVNT_GEN2			0x310F
+#define CS4321_PTP_RX_NPU_EVNT_GEN1			0x3110
+#define CS4321_PTP_RX_NPU_EVNT_GEN0			0x3111
+#define CS4321_PTP_RX_TW_CTRL				0x3112
+#define CS4321_PTP_RX_ENB_AUTO_SYNC			0x3113
+#define CS4321_PTP_RX_PERIOD2				0x3114
+#define CS4321_PTP_RX_PERIOD1				0x3115
+#define CS4321_PTP_RX_PERIOD0				0x3116
+#define CS4321_PTP_RX_TIME3				0x3117
+#define CS4321_PTP_RX_TIME2				0x3118
+#define CS4321_PTP_RX_TIME1				0x3119
+#define CS4321_PTP_RX_TIME0				0x311A
+#define CS4321_PTP_RX_SUB_NS1				0x311B
+#define CS4321_PTP_RX_SUB_NS0				0x311C
+#define CS4321_PTP_RX_SEC1				0x311D
+#define CS4321_PTP_RX_SEC0				0x311E
+#define CS4321_PTP_RX_NS1				0x311F
+#define CS4321_PTP_RX_NS0				0x3120
+#define CS4321_PTP_RX_SNAPSHOT				0x3121
+#define CS4321_PTP_RX_TIME_SNAPSHOT9			0x3122
+#define CS4321_PTP_RX_TIME_SNAPSHOT8			0x3123
+#define CS4321_PTP_RX_TIME_SNAPSHOT7			0x3124
+#define CS4321_PTP_RX_TIME_SNAPSHOT6			0x3125
+#define CS4321_PTP_RX_TIME_SNAPSHOT5			0x3126
+#define CS4321_PTP_RX_TIME_SNAPSHOT4			0x3127
+#define CS4321_PTP_RX_TIME_SNAPSHOT3			0x3128
+#define CS4321_PTP_RX_TIME_SNAPSHOT2			0x3129
+#define CS4321_PTP_RX_TIME_SNAPSHOT1			0x312A
+#define CS4321_PTP_RX_TIME_SNAPSHOT0			0x312B
+#define CS4321_PTP_RX_UPDATE_COUNT1			0x312C
+#define CS4321_PTP_RX_UPDATE_COUNT0			0x312D
+#define CS4321_PTP_RX_PPS_UPDATE_COUNT			0x312E
+#define CS4321_PTP_RX_PPS_PHASE1			0x3131
+#define CS4321_PTP_RX_PPS_PHASE0			0x3132
+#define CS4321_PTP_RX_PPS_FREQ1				0x3133
+#define CS4321_PTP_RX_PPS_FREQ0				0x3134
+#define CS4321_PTP_RX_PPS_FREQE1			0x3135
+#define CS4321_PTP_RX_PPS_FREQE0			0x3136
+#define CS4321_PTP_RX_PPS_FREQU_THRES			0x3137
+#define CS4321_PTP_RX_INT				0x3138
+#define CS4321_PTP_RX_INTE				0x3139
+#define CS4321_PTP_RX_INTO				0x313A
+#define CS4321_PTP_RX_CLR_DO_NOTHING_FLAG		0x3144
+#define CS4321_PTP_TX_RESET				0x3150
+#define CS4321_PTP_TX_CTRL				0x3151
+#define CS4321_PTP_TX_VLAN1				0x3152
+#define CS4321_PTP_TX_VLAN2				0x3153
+#define CS4321_PTP_TX_VLAN3				0x3154
+#define CS4321_PTP_TX_LATENCY1				0x3157
+#define CS4321_PTP_TX_LATENCY0				0x3158
+#define CS4321_PTP_TX_NPU_EVNT_GEN2			0x315F
+#define CS4321_PTP_TX_NPU_EVNT_GEN1			0x3160
+#define CS4321_PTP_TX_NPU_EVNT_GEN0			0x3161
+#define CS4321_PTP_TX_TW_CTRL				0x3162
+#define CS4321_PTP_TX_ENB_AUTO_SYNC			0x3163
+#define CS4321_PTP_TX_PERIOD2				0x3164
+#define CS4321_PTP_TX_PERIOD1				0x3165
+#define CS4321_PTP_TX_PERIOD0				0x3166
+#define CS4321_PTP_TX_TIME3				0x3167
+#define CS4321_PTP_TX_TIME2				0x3168
+#define CS4321_PTP_TX_TIME1				0x3169
+#define CS4321_PTP_TX_TIME0				0x316A
+#define CS4321_PTP_TX_SUB_NS1				0x316B
+#define CS4321_PTP_TX_SUB_NS0				0x316C
+#define CS4321_PTP_TX_SEC1				0x316D
+#define CS4321_PTP_TX_SEC0				0x316E
+#define CS4321_PTP_TX_NS1				0x316F
+#define CS4321_PTP_TX_NS0				0x3170
+#define CS4321_PTP_TX_SNAPSHOT				0x3171
+#define CS4321_PTP_TX_TIME_SNAPSHOT9			0x3172
+#define CS4321_PTP_TX_TIME_SNAPSHOT8			0x3173
+#define CS4321_PTP_TX_TIME_SNAPSHOT7			0x3174
+#define CS4321_PTP_TX_TIME_SNAPSHOT6			0x3175
+#define CS4321_PTP_TX_TIME_SNAPSHOT5			0x3176
+#define CS4321_PTP_TX_TIME_SNAPSHOT4			0x3177
+#define CS4321_PTP_TX_TIME_SNAPSHOT3			0x3178
+#define CS4321_PTP_TX_TIME_SNAPSHOT2			0x3179
+#define CS4321_PTP_TX_TIME_SNAPSHOT1			0x317A
+#define CS4321_PTP_TX_TIME_SNAPSHOT0			0x317B
+#define CS4321_PTP_TX_UPDATE_COUNT1			0x317C
+#define CS4321_PTP_TX_UPDATE_COUNT0			0x317D
+#define CS4321_PTP_TX_PPS_FREQ1				0x3183
+#define CS4321_PTP_TX_PPS_FREQ0				0x3184
+#define CS4321_PTP_TX_PPS_FREQE1			0x3185
+#define CS4321_PTP_TX_PPS_FREQE0			0x3186
+#define CS4321_PTP_TX_PPS_FREQU_THRES			0x3187
+#define CS4321_PTP_TX_INT				0x3188
+#define CS4321_PTP_TX_INTE				0x3189
+#define CS4321_PTP_TX_INTO				0x318A
+#define CS4321_PTP_TX_CLR_DO_NOTHING_FLAG		0x3194
+#define CS4321_PTP_MISC_MEM_PTR				0x31A1
+#define CS4321_PTP_MISC_MEM_ACCESS			0x31A2
+#define CS4321_PTP_MISC_MEM_DATA4			0x31A3
+#define CS4321_PTP_MISC_MEM_DATA3			0x31A4
+#define CS4321_PTP_MISC_MEM_DATA2			0x31A5
+#define CS4321_PTP_MISC_MEM_DATA1			0x31A6
+#define CS4321_PTP_MISC_MEM_DATA0			0x31A7
+#define CS4321_PTP_MISC_MEM_DEPTH			0x31A8
+#define CS4321_PTP_MISC_MEM_THRESHOLD			0x31A9
+#define CS4321_PTP_MISC_MEM_INT				0x31B0
+#define CS4321_PTP_MISC_MEM_INTE			0x31B1
+#define CS4321_PTP_MISC_MEM_INTO			0x31B2
+#define CS4321_PTP_MISC_INT				0x31B4
+#define CS4321_PTP_MISC_INTE				0x31B5
+#define CS4321_PTP_MISC_DOMAIN_LOOKUP15			0x31B6
+#define CS4321_PTP_MISC_DOMAIN_LOOKUP0			0x31C5
+#define CS4321_RADJ_INGRESS_RX_MUXSWAP_CTRL0		0x3200
+#define CS4321_RADJ_INGRESS_RX_NRA_MIN_IFG		0x3204
+#define CS4321_RADJ_INGRESS_RX_NRA_LEVEL		0x3205
+#define CS4321_RADJ_INGRESS_RX_NRA_SETTLE		0x3206
+#define CS4321_RADJ_INGRESS_RX_NRA_EXTENT		0x3207
+#define CS4321_RADJ_INGRESS_RX_FIFO_CTRL		0x3208
+#define CS4321_RADJ_INGRESS_TX_ADD_FILL_DATA1		0x3210
+#define CS4321_RADJ_INGRESS_TX_ADD_FILL_DATA0		0x3211
+#define CS4321_RADJ_INGRESS_TX_ADD_FILL_CTRL		0x3212
+#define CS4321_RADJ_INGRESS_TX_MUXSWAP_CTRL0		0x3213
+#define CS4321_RADJ_INGRESS_TX_PRA_MIN_IFG		0x3214
+#define CS4321_RADJ_INGRESS_TX_PRA_LEVEL		0x3215
+#define CS4321_RADJ_INGRESS_TX_PRA_SETTLE		0x3216
+#define CS4321_RADJ_INGRESS_TX_PRA_EXTENT		0x3217
+#define CS4321_RADJ_INGRESS_TX_FIFO_CTRL		0x3218
+#define CS4321_RADJ_INGRESS_TX_INTERRUPT		0x3219
+#define CS4321_RADJ_INGRESS_TX_INTENABLE		0x321A
+#define CS4321_RADJ_INGRESS_MISC_RESET			0x3220
+#define CS4321_RADJ_EGRESS_RX_NRA_MIN_IFG		0x3284
+#define CS4321_RADJ_EGRESS_RX_NRA_LEVEL			0x3285
+#define CS4321_RADJ_EGRESS_RX_NRA_SETTLE		0x3286
+#define CS4321_RADJ_EGRESS_RX_NRA_EXTENT		0x3287
+#define CS4321_RADJ_EGRESS_RX_FIFO_CTRL			0x3288
+#define CS4321_RADJ_EGRESS_TX_ADD_FILL_DATA1		0x3290
+#define CS4321_RADJ_EGRESS_TX_ADD_FILL_DATA0		0x3291
+#define CS4321_RADJ_EGRESS_TX_ADD_FILL_CTRL		0x3292
+#define CS4321_RADJ_EGRESS_TX_MUXSWAP_CTRL0		0x3293
+#define CS4321_RADJ_EGRESS_TX_PRA_MIN_IFG		0x3294
+#define CS4321_RADJ_EGRESS_TX_PRA_LEVEL			0x3295
+#define CS4321_RADJ_EGRESS_TX_PRA_SETTLE		0x3296
+#define CS4321_RADJ_EGRESS_TX_PRA_EXTENT		0x3297
+#define CS4321_RADJ_EGRESS_TX_FIFO_CTRL			0x3298
+#define CS4321_RADJ_EGRESS_TX_INTERRUPT			0x3299
+#define CS4321_RADJ_EGRESS_TX_INTENABLE			0x329A
+#define CS4321_RADJ_EGRESS_MISC_RESET			0x32A0
+#define CS4321_EEE_CTRL_INGRESS_INT			0x3319
+#define CS4321_EEE_CTRL_INGRESS_INTE			0x331A
+#define CS4321_EEE_CTRL_INGRESS_INTO			0x331B
+#define CS4321_EEE_CTRL_EGRESS_INT			0x3399
+#define CS4321_EEE_CTRL_EGRESS_INTE			0x339A
+#define CS4321_EEE_CTRL_EGRESS_INTO			0x339B
+#define CS4321_PM_CTRL					0x3400
+#define CS4321_PM_CLEAR					0x3401
+#define CS4321_PM_INTERRUPT				0x3403
+#define CS4321_PM_INTENABLE				0x3404
+#define CS4321_PM_STATS_ACCESS				0x3408
+#define CS4321_PM_STATS_DATA2				0x3409
+#define CS4321_PM_STATS_DATA1				0x340A
+#define CS4321_PM_STATS_DATA0				0x340B
+#define CS4321_LED_RESET				0x3500
+#define CS4321_LED_LED_CTRL				0x3501
+#define CS4321_LED_LED_STATUS_DEBUG			0x3503
+#define CS4321_LED_EVENT_CFG_LINK_ACTIVE		0x3505
+#define CS4321_LED_EVENT_CFG_LINK_HOST_DIS		0x3506
+#define CS4321_LED_EVENT_CFG_MODULE_BOOT		0x3507
+#define CS4321_LED_EVENT_CFG_BEACON			0x3508
+#define CS4321_LED_EVENT_CFG_TX_FAULT			0x3509
+#define CS4321_LED_EVENT_CFG_RX_LOS			0x350A
+#define CS4321_LED_EVENT_CFG_MOD_ABS			0x350B
+#define CS4321_LED_EVENT_CFG_EDC_CONVERGED		0x350C
+#define CS4321_LED_EVENT_CFG_GEN_GPIO			0x350D
+#define CS4321_LED_EVENT_CFG_USER_DEF1			0x350E
+#define CS4321_LED_EVENT_CFG_USER_DEF2			0x350F
+#define CS4321_LED_EVENT_CFG_USER_DEF3			0x3510
+#define CS4321_LED_PRIORITY_DEF0			0x3511
+#define CS4321_LED_PRIORITY_DEF1			0x3512
+#define CS4321_LED_PRIORITY_DEF2			0x3513
+#define CS4321_EFUSE_GENERAL_STATUS			0x3600
+#define CS4321_EFUSE_READ_WRD_OFFSET			0x3604
+#define CS4321_EFUSE_READ_START				0x3605
+#define CS4321_EFUSE_READ_STATUS			0x3606
+#define CS4321_EFUSE_READ_DATA				0x3607
+#define CS4321_EFUSE_PDF_MISC_CHIP_CONFIG		0x3616
+#define CS4321_EFUSE_PDF_SKU				0x3617
+#define CS4321_EFUSE_PDF_VOL_MON_LUT15			0x361F
+#define CS4321_EFUSE_PDF_VOL_MON_LUT7			0x3627
+#define CS4321_SFP_CACHE_CONFIG_RESET			0x3700
+#define CS4321_SFP_CACHE_CONFIG_STATUS			0x3701
+#define CS4321_SFP_CACHE_CONFIG_CONFIG_GENERAL		0x3702
+#define CS4321_SFP_CACHE_CONFIG_READ_START		0x3703
+#define CS4321_SFP_CACHE_CONFIG_CONFIG_DIAG_POLL_INTERVAL 0x3704
+#define CS4321_SFP_CACHE_CONFIG_CONFIG_I2C		0x3705
+#define CS4321_SFP_CACHE_CONFIG_WRITE_SETUP		0x3708
+#define CS4321_SFP_CACHE_CONFIG_WRITE_START		0x3709
+#define CS4321_SFP_CACHE_CONFIG_WRITE_STATUS		0x370A
+#define CS4321_SFP_CACHE_CONFIG_TBUF_TIME		0x370C
+#define CS4321_SFP_CACHE_CONFIG_TSU_TIME		0x370D
+#define CS4321_SFP_CACHE_CONFIG_SCL_LOW_TIME		0x370E
+#define CS4321_SFP_CACHE_CONFIG_SCL_HIGH_TIME		0x370F
+#define CS4321_SFP_CACHE_CONFIG_START_HOLD_TIME		0x3710
+#define CS4321_SFP_CACHE_CONFIG_INT			0x3711
+#define CS4321_SFP_CACHE_CONFIG_INTE			0x3712
+#define CS4321_SFP_CACHE_CONFIG_INTO			0x3713
+#define CS4321_SFP_CACHE_CONFIG_ALARM_INT		0x372C
+#define CS4321_SFP_CACHE_CONFIG_ALARM_INTE		0x372D
+#define CS4321_SFP_CACHE_CONFIG_ALARM_INTO		0x372E
+#define CS4321_SFP_CACHE_MODDEF_CACHE			0x3800
+#define CS4321_SFP_CACHE_DIAG_CACHE			0x3900
+#define CS4321_FRACDIV_RESET				0x3A00
+#define CS4321_FRACDIV_EN				0x3A01
+#define CS4321_FRACDIV_NUMERATOR0			0x3A02
+#define CS4321_FRACDIV_NUMERATOR1			0x3A03
+#define CS4321_FRACDIV_WIDTH				0x3A04
+#define CS4321_FRACDIV_INTDIV				0x3A05
+#define CS4321_FRACDIV_STAGE1_EN			0x3A06
+#define CS4321_FRACDIV_STAGE2_EN			0x3A07
+#define CS4321_FRACDIV_STAGE1PRELOAD0			0x3A08
+#define CS4321_FRACDIV_STAGE1PRELOAD1			0x3A09
+#define CS4321_FRACDIV_STAGE2PRELOAD0			0x3A0A
+#define CS4321_FRACDIV_STAGE2PRELOAD1			0x3A0B
+#define CS4321_FRACDIV_CLKCTRL				0x3A0C
+#define CS4321_FRACDIV_DITHER_EN			0x3A0D
+#define CS4321_FRACDIV_DITHER_SEL			0x3A0E
+#define CS4321_PBERT_INGRESS_PBERT_TX_MODE		0x3B00
+#define CS4321_PBERT_INGRESS_PBERT_TX_PROTOCOL		0x3B01
+#define CS4321_PBERT_INGRESS_PBERT_TX_PCTRL_FR		0x3B02
+#define CS4321_PBERT_INGRESS_PBERT_TX_PCTRL_OS0		0x3B03
+#define CS4321_PBERT_INGRESS_PBERT_TX_FPAT01		0x3B05
+#define CS4321_PBERT_INGRESS_PBERT_TX_FPAT23		0x3B06
+#define CS4321_PBERT_INGRESS_PBERT_TX_ULEN		0x3B09
+#define CS4321_PBERT_INGRESS_PBERT_TX_ULENMIN		0x3B0A
+#define CS4321_PBERT_INGRESS_PBERT_TX_ULENMAX		0x3B0B
+#define CS4321_PBERT_INGRESS_PBERT_TX_IFG		0x3B0C
+#define CS4321_PBERT_INGRESS_PBERT_TX_UCTRL		0x3B10
+#define CS4321_PBERT_INGRESS_PBERT_TX_ERRINS		0x3B11
+#define CS4321_PBERT_INGRESS_PBERT_TX_GO		0x3B12
+#define CS4321_PBERT_INGRESS_PBERT_TX_UCNT2		0x3B13
+#define CS4321_PBERT_INGRESS_PBERT_TX_UOCNT2		0x3B16
+#define CS4321_PBERT_INGRESS_PBERT_TX_INTERRUPT		0x3B19
+#define CS4321_PBERT_INGRESS_PBERT_TX_DA0		0x3B1C
+#define CS4321_PBERT_INGRESS_PBERT_TX_SA0		0x3B1F
+#define CS4321_PBERT_INGRESS_PBERT_TX_CUSTOMCFG		0x3B22
+#define CS4321_PBERT_INGRESS_PBERT_TX_CUSTOMFRAME_ACCESS 0x3B23
+#define CS4321_PBERT_INGRESS_PBERT_TX_CUSTOMFRAME_DATA	0x3B24
+#define CS4321_PBERT_INGRESS_PBERT_TX_CUSTOMFRAMEFCS0	0x3B25
+#define CS4321_PBERT_INGRESS_PBERT_RX_MODE		0x3B40
+#define CS4321_PBERT_INGRESS_PBERT_RX_PROTOCOL		0x3B41
+#define CS4321_PBERT_INGRESS_PBERT_RX_PCTRL_FR		0x3B42
+#define CS4321_PBERT_INGRESS_PBERT_RX_PCTRL_OS0		0x3B43
+#define CS4321_PBERT_INGRESS_PBERT_RX_FPAT01		0x3B45
+#define CS4321_PBERT_INGRESS_PBERT_RX_UGOODCNT2		0x3B4C
+#define CS4321_PBERT_INGRESS_PBERT_RX_UOGOODCNT2	0x3B4F
+#define CS4321_PBERT_INGRESS_PBERT_RX_UERRCNT2		0x3B52
+#define CS4321_PBERT_INGRESS_PBERT_RX_UOERRCNT2		0x3B55
+#define CS4321_PBERT_INGRESS_PBERT_RX_PRBSERRCNT2	0x3B58
+#define CS4321_PBERT_INGRESS_PBERT_RX_INTERRUPT		0x3B5C
+#define CS4321_PBERT_INGRESS_PBERT_RX_DA0		0x3B62
+#define CS4321_PBERT_INGRESS_PBERT_RX_SA0		0x3B65
+#define CS4321_PBERT_EGRESS_PBERT_TX_MODE		0x3B80
+#define CS4321_PBERT_EGRESS_PBERT_TX_PROTOCOL		0x3B81
+#define CS4321_PBERT_EGRESS_PBERT_TX_PCTRL_FR		0x3B82
+#define CS4321_PBERT_EGRESS_PBERT_TX_PCTRL_OS0		0x3B83
+#define CS4321_PBERT_EGRESS_PBERT_TX_FPAT01		0x3B85
+#define CS4321_PBERT_EGRESS_PBERT_TX_FPAT23		0x3B86
+#define CS4321_PBERT_EGRESS_PBERT_TX_ULEN		0x3B89
+#define CS4321_PBERT_EGRESS_PBERT_TX_ULENMIN		0x3B8A
+#define CS4321_PBERT_EGRESS_PBERT_TX_ULENMAX		0x3B8B
+#define CS4321_PBERT_EGRESS_PBERT_TX_IFG		0x3B8C
+#define CS4321_PBERT_EGRESS_PBERT_TX_UCTRL		0x3B90
+#define CS4321_PBERT_EGRESS_PBERT_TX_ERRINS		0x3B91
+#define CS4321_PBERT_EGRESS_PBERT_TX_GO			0x3B92
+#define CS4321_PBERT_EGRESS_PBERT_TX_UCNT2		0x3B93
+#define CS4321_PBERT_EGRESS_PBERT_TX_UOCNT2		0x3B96
+#define CS4321_PBERT_EGRESS_PBERT_TX_INTERRUPT		0x3B99
+#define CS4321_PBERT_EGRESS_PBERT_TX_DA0		0x3B9C
+#define CS4321_PBERT_EGRESS_PBERT_TX_SA0		0x3B9F
+#define CS4321_PBERT_EGRESS_PBERT_TX_CUSTOMCFG		0x3BA2
+#define CS4321_PBERT_EGRESS_PBERT_TX_CUSTOMFRAME_ACCESS 0x3BA3
+#define CS4321_PBERT_EGRESS_PBERT_TX_CUSTOMFRAME_DATA	0x3BA4
+#define CS4321_PBERT_EGRESS_PBERT_TX_CUSTOMFRAMEFCS0	0x3BA5
+#define CS4321_PBERT_EGRESS_PBERT_RX_MODE		0x3BC0
+#define CS4321_PBERT_EGRESS_PBERT_RX_PROTOCOL		0x3BC1
+#define CS4321_PBERT_EGRESS_PBERT_RX_PCTRL_FR		0x3BC2
+#define CS4321_PBERT_EGRESS_PBERT_RX_PCTRL_OS0		0x3BC3
+#define CS4321_PBERT_EGRESS_PBERT_RX_FPAT01		0x3BC5
+#define CS4321_PBERT_EGRESS_PBERT_RX_UGOODCNT2		0x3BCC
+#define CS4321_PBERT_EGRESS_PBERT_RX_UOGOODCNT2		0x3BCF
+#define CS4321_PBERT_EGRESS_PBERT_RX_UERRCNT2		0x3BD2
+#define CS4321_PBERT_EGRESS_PBERT_RX_UOERRCNT2		0x3BD5
+#define CS4321_PBERT_EGRESS_PBERT_RX_PRBSERRCNT2	0x3BD8
+#define CS4321_PBERT_EGRESS_PBERT_RX_INTERRUPT		0x3BDC
+#define CS4321_PBERT_EGRESS_PBERT_RX_DA0		0x3BE2
+#define CS4321_PBERT_EGRESS_PBERT_RX_SA0		0x3BE5
+#define CS4321_EMDS_LINE_RESET				0x3C00
+#define CS4321_EMDS_LINE_CONTROL			0x3C01
+#define CS4321_EMDS_LINE_STATUS				0x3C02
+#define CS4321_EMDS_LINE_SAMPLE_LOAD_NEXT		0x3C04
+#define CS4321_EMDS_LINE_SAMPLE_ERR_CNT2		0x3C05
+#define CS4321_EMDS_LINE_ALIGNER_CFG_GENERAL		0x3C0B
+#define CS4321_EMDS_LINE_ALIGNER_CFG_THRESH		0x3C0C
+#define CS4321_EMDS_LINE_VOLTAGE_CFG1			0x3C0D
+#define CS4321_EMDS_LINE_VOLTAGE_CFG2			0x3C0E
+#define CS4321_EMDS_LINE_PHASE_CFG1			0x3C0F
+#define CS4321_EMDS_LINE_PHASE_CFG2			0x3C10
+#define CS4321_EMDS_LINE_SETTLE_TIME			0x3C14
+#define CS4321_EMDS_HOST_RESET				0x3C80
+#define CS4321_EMDS_HOST_CONTROL			0x3C81
+#define CS4321_EMDS_HOST_STATUS				0x3C82
+#define CS4321_EMDS_HOST_SAMPLE_LOAD_NEXT		0x3C84
+#define CS4321_EMDS_HOST_SAMPLE_ERR_CNT2		0x3C85
+#define CS4321_EMDS_HOST_ALIGNER_CFG_GENERAL		0x3C8B
+#define CS4321_EMDS_HOST_ALIGNER_CFG_THRESH		0x3C8C
+#define CS4321_EMDS_HOST_VOLTAGE_CFG1			0x3C8D
+#define CS4321_EMDS_HOST_VOLTAGE_CFG2			0x3C8E
+#define CS4321_EMDS_HOST_PHASE_CFG1			0x3C8F
+#define CS4321_EMDS_HOST_PHASE_CFG2			0x3C90
+#define CS4321_EMDS_HOST_SETTLE_TIME			0x3C94
+#define CS4321_OMS_INGRESS_RESET			0x3E80
+#define CS4321_OMS_INGRESS_CONTROL_VALID_0		0x3E81
+#define CS4321_OMS_INGRESS_CONTROL_VALID_1		0x3E82
+#define CS4321_OMS_INGRESS_CONTROL_0_DA2		0x3E83
+#define CS4321_OMS_INGRESS_CONTROL_0_ET			0x3E9B
+#define CS4321_OMS_INGRESS_CONTROL_DA_RANGE_LOW2	0x3EA3
+#define CS4321_OMS_INGRESS_CONTROL_DA_RANGE_HIGH2	0x3EA6
+#define CS4321_OMS_INGRESS_CONTROL_0_DA_ET3		0x3EA9
+#define CS4321_OMS_INGRESS_CONTROL_1_DA_ET3		0x3EAD
+#define CS4321_OMS_INGRESS_TAG_CONTROL			0x3EB1
+#define CS4321_OMS_INGRESS_R802DOT1Q_TAG_MAP1		0x3EB2
+#define CS4321_OMS_INGRESS_R802DOT1S_TAG_ET0		0x3EB4
+#define CS4321_OMS_INGRESS_R802DOT1S_TAG_ET1		0x3EB5
+#define CS4321_OMS_INGRESS_R802DOT1S_TAG_ET2		0x3EB6
+#define CS4321_OMS_EGRESS_RESET				0x3EC0
+#define CS4321_OMS_EGRESS_CONTROL_VALID_0		0x3EC1
+#define CS4321_OMS_EGRESS_CONTROL_VALID_1		0x3EC2
+#define CS4321_OMS_EGRESS_CONTROL_0_DA2			0x3EC3
+#define CS4321_OMS_EGRESS_CONTROL_0_ET			0x3EDB
+#define CS4321_OMS_EGRESS_CONTROL_DA_RANGE_LOW2		0x3EE3
+#define CS4321_OMS_EGRESS_CONTROL_DA_RANGE_HIGH2	0x3EE6
+#define CS4321_OMS_EGRESS_CONTROL_0_DA_ET3		0x3EE9
+#define CS4321_OMS_EGRESS_CONTROL_1_DA_ET3		0x3EED
+#define CS4321_OMS_EGRESS_TAG_CONTROL			0x3EF1
+#define CS4321_OMS_EGRESS_R802DOT1Q_TAG_MAP1		0x3EF2
+#define CS4321_OMS_EGRESS_R802DOT1S_TAG_ET0		0x3EF4
+#define CS4321_OMS_EGRESS_R802DOT1S_TAG_ET1		0x3EF5
+#define CS4321_OMS_EGRESS_R802DOT1S_TAG_ET2		0x3EF6
+#define CS4321_EEPROM_LOADER_CONTROL			0x3F00
+#define CS4321_EEPROM_LOADER_STATUS			0x3F01
+#define CS4321_EEPROM_UNSTICKER_CONTROL			0x3F04
+
+/* Hardware revision numbers for the ASIC */
+#define CS4321_HW_REVA		1
+#define CS4321_HW_REVB		2
+
+/**
+ * Accumulator width options for the Fractional-N divider.
+ */
+enum {
+	CS4321_FRACDIV_ACCUM_WIDTH_8BIT = 0,	/** 8 bit accumulator */
+	CS4321_FRACDIV_ACCUM_WIDTH_16BIT = 1,	/** 16 bit accumulator */
+	CS4321_FRACDIV_ACCUM_WIDTH_24BIT = 2,	/** 24 bit accumulator */
+	CS4321_FRACDIV_ACCUM_WIDTH_32BIT = 3,	/** 32 bit accumulator */
+} cs4321_fracdiv_accumulator_width;
+
+/**
+ * Select the polynomial used for dithering in the
+ * Fractional Divider
+ */
+enum {
+	CS4321_FRACDIV_2EXP8_MINUS1 = 0,	/** 2^8 - 1 */
+	CS4321_FRACDIV_2EXP16_MINUS1 = 1,	/** 2^16 - 1 */
+	CS4321_FRACDIV_2EXP24_MINUS1 = 2,	/** 2^24 - 1 */
+	CS4321_FRACDIV_2EXP32_MINUS1 = 3,	/** 2^32 - 1 */
+} cs4321_fracdiv_dither_polynomial;
diff --git a/drivers/net/phy/cs4321-ucode.h b/drivers/net/phy/cs4321-ucode.h
new file mode 100644
index 000000000000..c7ebee57999e
--- /dev/null
+++ b/drivers/net/phy/cs4321-ucode.h
@@ -0,0 +1,1300 @@
+/*
+ *    Based on code from Cortina Systems, Inc.
+ *
+ *    Copyright (C) 2011, 2012 by Cortina Systems, Inc.
+ *
+ *    This program is free software; you can redistribute it and/or modify
+ *    it under the terms of the GNU General Public License as published by
+ *    the Free Software Foundation; either version 2 of the License, or
+ *    (at your option) any later version.
+ *
+ *    This program is distributed in the hope that it will be useful,
+ *    but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *    GNU General Public License for more details.
+ *
+ */
+
+/*
+ * These microcode versions are internal to Cortina and taken from their
+ * register write operations.
+ *
+ * Microcode versions:
+ * LRM:	0x0020
+ * SR:	0x0021
+ * CX1:	0x0020
+ * SMF:	0x0100
+ * ZR:	0x0020
+ *
+ * Firmware Timestamp: 2011-09-29  14:12
+ */
+
+#define CS4321_BANK_START_ADDR		0x9000
+#define CS4321_BANK_SIZE		512
+#define CS4321_BANK_COUNT		8
+#define CS4321_BANK_OTHER_START_ADDR	0x8000
+#define CS4321_BANK_OTHER_SIZE		64
+
+/**
+ * This is used before loading the microcode image banks.  The first column
+ * is the register address and the second is the value.  Comments contain
+ * the register name if known.
+ */
+static struct cs4321_reg_modify cs4321_pre_ucode_load_init[] = {
+	{CS4321_GLOBAL_DWNLD_CHECKSUM_CTRL, 0, 0x0001},
+	{CS4321_GLOBAL_MSEQCLKCTRL, 0, 0x8004},
+	{CS4321_MSEQ_OPTIONS, 0, 0x0008},
+	{CS4321_MSEQ_BANKSELECT, 0, 0},
+	{0}
+};
+
+
+/**
+ * There are 8 banks of microcode that always begin at address 0x9000
+ *
+ * The 8 msbs are written to address 0x201 and the 16 lsbs are written to
+ * 0x202 then the address is written to 0x200.
+ *
+ * Before programming a bank, the bank number must be written to
+ * CS4321_MSEQ_BANKSELECT (0x24f).
+ */
+static uint32_t
+cs4321_microcode_image_banks[CS4321_BANK_COUNT][CS4321_BANK_SIZE] = {
+	{	/* bank 0 */
+		0x009ab616,	0x006001e6,	0x0088bf02,	0x00000000,
+		0x0083c184,	0x0003c084,	0x00834f4b,	0x00034190,
+		0x00034f83,	0x0083408e,	0x0083e0db,	0x0083c0ec,
+		0x0003c0eb,	0x0003c0ee,	0x0083c0ea,	0x0003c696,
+		0x0004ed04,	0x0083c0bf,	0x001a3501,	0x006001e6,
+		0x0083c086,	0x001ab701,	0x006001e6,	0x00ba0020,
+		0x009b03bf,	0x0020001f,	0x0083c0bf,	0x001a3703,
+		0x006001e6,	0x0003c2bf,	0x006001e6,	0x008ade02,
+		0x00800023,	0x008e8502,	0x00800015,	0x00189300,
+		0x00030393,	0x001b4f80,	0x00830380,	0x0083d497,
+		0x0083d498,	0x0003d499,	0x0083c0b9,	0x0083c7ff,
+		0x0003c082,	0x00248508,	0x001b57ba,	0x00975703,
+		0x00a00035,	0x000f8585,	0x00420000,	0x00420000,
+		0x00420000,	0x008349b8,	0x0083c052,	0x00985200,
+		0x00830352,	0x0099b853,	0x000303b8,	0x0083d497,
+		0x0083d498,	0x0003d499,	0x00a48505,	0x001b57ba,
+		0x00975703,	0x00200043,	0x008f8587,	0x0003c082,
+		0x0003d689,	0x00420000,	0x00420000,	0x0083c182,
+		0x009a0104,	0x008303b5,	0x00420000,	0x00420000,
+		0x00930000,	0x001f8761,	0x000303f6,	0x001a0160,
+		0x001e03f6,	0x000303f6,	0x0017d103,	0x00410056,
+		0x0083d1fb,	0x0080005d,	0x001a0094,	0x0017f603,
+		0x0041005c,	0x001a0094,	0x008303fb,	0x0080005d,
+		0x0083f6fb,	0x0003c0e4,	0x0018e400,	0x000303e4,
+		0x0003d299,	0x0083d298,	0x0083d297,	0x0083cbf9,
+		0x00420000,	0x00420000,	0x00420000,	0x0003c1b5,
+		0x00420000,	0x00420000,	0x0003d089,	0x00420000,
+		0x00420000,	0x0003cff9,	0x00420000,	0x00420000,
+		0x00420000,	0x0003c2b5,	0x00420000,	0x00420000,
+		0x0003d089,	0x00420000,	0x00420000,	0x0003d5b5,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x0083cef9,	0x00420000,
+		0x00420000,	0x00420000,	0x001fc20f,	0x009ed303,
+		0x00830397,	0x0003d398,	0x0083d399,	0x0003d089,
+		0x00420000,	0x00420000,	0x00420000,	0x009fe40f,
+		0x0017d703,	0x00c1005e,	0x0083d297,	0x0083d298,
+		0x0003d299,	0x008b8515,	0x00835089,	0x00420000,
+		0x00420000,	0x000b8511,	0x00835089,	0x00420000,
+		0x00420000,	0x008b850d,	0x00835089,	0x00420000,
+		0x00420000,	0x0004b609,	0x008b8508,	0x001a001c,
+		0x009703b6,	0x004100a6,	0x0097b64b,	0x004100a6,
+		0x0083b64b,	0x0083b84c,	0x001a000b,	0x00975203,
+		0x00a10037,	0x00834cb8,	0x0083d497,	0x0083d498,
+		0x0003d499,	0x00a48505,	0x001b57ba,	0x00975703,
+		0x00a000b2,	0x008f8584,	0x0003c082,	0x0003d689,
+		0x00420000,	0x00420000,	0x0083c182,	0x001fc20f,
+		0x009ed303,	0x00830397,	0x0003d398,	0x0083d399,
+		0x0083d297,	0x0083d298,	0x0003d299,	0x001b57ba,
+		0x008303b9,	0x009fd20f,	0x00910380,	0x00830380,
+		0x001ab701,	0x006001e6,	0x00ba0020,	0x009b03bf,
+		0x002000ce,	0x0083c0bf,	0x001a3703,	0x006001e6,
+		0x0003c2bf,	0x006001e6,	0x009b57a3,	0x006001dc,
+		0x008303ef,	0x009b57a0,	0x006001dc,	0x008303dc,
+		0x0018ee00,	0x000303ee,	0x001759ee,	0x0041011f,
+		0x0003c0ee,	0x0084ed0f,	0x009a8086,	0x008303bf,
+		0x009a3408,	0x006001e6,	0x001ab40b,	0x006001e6,
+		0x0097bf60,	0x002000e5,	0x0083bf60,	0x0003c1bf,
+		0x008000e6,	0x0083c0bf,	0x001a3501,	0x006001e6,
+		0x00930000,	0x001f8761,	0x000303f6,	0x001a0160,
+		0x001e03f6,	0x000303f6,	0x0017d103,	0x00c100f2,
+		0x0083d1fb,	0x000000f9,	0x001a0094,	0x0017f603,
+		0x00c100f8,	0x001a0094,	0x008303fb,	0x000000f9,
+		0x0083f6fb,	0x009ba155,	0x000303e2,	0x009a0055,
+		0x0017e203,	0x00c10103,	0x0084b90b,	0x001fc10f,
+		0x009eb903,	0x008303b9,	0x00800109,	0x009754e2,
+		0x00c10109,	0x0017b957,	0x00200109,	0x0098b900,
+		0x008303b9,	0x009e55c4,	0x0097b903,	0x00c10114,
+		0x0004ff13,	0x009fff0f,	0x009e03c1,	0x000303ff,
+		0x001fb90f,	0x001903c8,	0x008303b9,	0x0000011f,
+		0x0099cc55,	0x009703b9,	0x0041011f,	0x009fff0f,
+		0x009703c7,	0x0041011f,	0x0018ff00,	0x000303ff,
+		0x001fb90f,	0x009e03c8,	0x008303b9,	0x0085eb07,
+		0x0003c145,	0x0098ea00,	0x008303ea,	0x009748ea,
+		0x00410134,	0x0083c1eb,	0x008fdc0a,	0x001ba055,
+		0x0017c903,	0x00c1012d,	0x0083c045,	0x0083c242,
+		0x00000134,	0x0003c245,	0x0003c042,	0x00000134,
+		0x001ba055,	0x0097c103,	0x00c1012d,	0x0000012a,
+		0x001ba355,	0x0017cc03,	0x00c1013c,	0x001fc80f,
+		0x009ed303,	0x00030344,	0x0003c843,	0x00000145,
+		0x008fef06,	0x00420000,	0x00420000,	0x0083d344,
+		0x0083c043,	0x00000145,	0x0017c503,	0x00c1013f,
+		0x00000137,	0x009ba155,	0x000303e2,	0x001a0040,
+		0x0017e203,	0x00410152,	0x0083c296,	0x009fd20f,
+		0x0019c103,	0x00830398,	0x00420000,	0x00420000,
+		0x00420000,	0x0083d298,	0x0003c696,	0x009ba755,
+		0x00175a03,	0x00c1015c,	0x009a000a,	0x009ed303,
+		0x00830346,	0x009a000a,	0x00030347,	0x00000164,
+		0x000fa704,	0x0003d346,	0x0003c047,	0x00000164,
+		0x009ba755,	0x0097c203,	0x0041015d,	0x00800156,
+		0x009fd20f,	0x00110344,	0x00830398,	0x009fd20f,
+		0x00910345,	0x00830397,	0x009fd20f,	0x00910346,
+		0x00030399,	0x0003d089,	0x00420000,	0x00420000,
+		0x0003d299,	0x0083d298,	0x0083d297,	0x0088de22,
+		0x001a000d,	0x009e8303,	0x00830383,	0x0003cc4b,
+		0x009c58e5,	0x0003034d,	0x009e834b,	0x00830383,
+		0x001c4bc1,	0x0003034b,	0x00174b4d,	0x00200184,
+		0x00420000,	0x00420000,	0x00420000,	0x0000017a,
+		0x00835089,	0x00420000,	0x00420000,	0x0091834b,
+		0x00830383,	0x009d4bc1,	0x0003034b,	0x00174bc9,
+		0x00a00191,	0x00420000,	0x00420000,	0x00420000,
+		0x00800187,	0x001a001f,	0x00918303,	0x00830383,
+		0x00000198,	0x00835089,	0x00420000,	0x00420000,
+		0x0080019a,	0x00000006,	0x009140ca,	0x00115c03,
+		0x0003038e,	0x001e41c5,	0x001e0348,	0x00030390,
+		0x001fc80f,	0x00910351,	0x00830391,	0x00830392,
+		0x009fd20f,	0x00910343,	0x00830398,	0x009fd20f,
+		0x00110342,	0x00830397,	0x009fd20f,	0x00110347,
+		0x00030399,	0x0083cbf9,	0x00420000,	0x00420000,
+		0x00420000,	0x0003c1b5,	0x00420000,	0x00420000,
+		0x00420000,	0x0003d089,	0x00420000,	0x00420000,
+		0x0083d297,	0x0083d298,	0x0003d299,	0x0083408e,
+		0x00034190,	0x009fc50f,	0x009903c9,	0x00910351,
+		0x00830391,	0x00830392,	0x0003cff9,	0x00420000,
+		0x00420000,	0x00420000,	0x0003c2b5,	0x00420000,
+		0x00420000,	0x00420000,	0x0003d089,	0x00420000,
+		0x00420000,	0x0003d5b5,	0x00420000,	0x00420000,
+		0x0083cef9,	0x0098ec00,	0x008303ec,	0x009a0050,
+		0x009703ec,	0x00c101d8,	0x00035886,	0x0003c0db,
+		0x008b85bf,	0x008000c4,	0x00420000,	0x00420000,
+		0x00ae8005,	0x000f0303,	0x001e035f,	0x00e10000,
+		0x00995f03,	0x00e10000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x000303be,	0x00420000,
+		0x00420000,	0x00420000,	0x002fbf00,	0x00aabf85,
+		0x00e10000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+	}, {	/* bank 1 */
+		0x009ab616,	0x0009bf02,	0x00000000,	0x0083c184,
+		0x0003c084,	0x00834f4b,	0x0083408e,	0x00034f83,
+		0x00034190,	0x0083e0db,	0x0083c0ec,	0x0004ed04,
+		0x0083c0bf,	0x001a3501,	0x00e001a5,	0x0083c086,
+		0x001ab701,	0x00e001a5,	0x00ba0020,	0x009b03bf,
+		0x0020001a,	0x0083c0bf,	0x001a3703,	0x00e001a5,
+		0x0003c2bf,	0x00e001a5,	0x008ade02,	0x0000001e,
+		0x008e8502,	0x00800010,	0x00189300,	0x00030393,
+		0x001b4f80,	0x00830380,	0x0083d497,	0x0083d498,
+		0x0003d499,	0x0083c0b9,	0x0083c7ff,	0x0003c082,
+		0x00248508,	0x001b57ba,	0x00975703,	0x00a00030,
+		0x000c8585,	0x00420000,	0x00420000,	0x00420000,
+		0x008349b8,	0x0083c052,	0x00985200,	0x00830352,
+		0x0099b853,	0x000303b8,	0x0083d497,	0x0083d498,
+		0x0003d499,	0x00a48505,	0x001b57ba,	0x00975703,
+		0x0020003e,	0x008f8587,	0x0003c082,	0x0003d689,
+		0x00420000,	0x00420000,	0x0083c182,	0x009a0104,
+		0x008303b5,	0x00420000,	0x00420000,	0x006001ae,
+		0x0003c0e4,	0x0018e400,	0x000303e4,	0x0003d299,
+		0x0083d298,	0x0083d297,	0x006001c2,	0x00e001cf,
+		0x00420000,	0x00420000,	0x00420000,	0x001fc20f,
+		0x009ed303,	0x00830397,	0x0003d398,	0x0083d399,
+		0x0003d089,	0x00420000,	0x00420000,	0x00420000,
+		0x009fe40f,	0x0017d703,	0x00c10049,	0x0083d297,
+		0x0083d298,	0x0003d299,	0x008b8515,	0x00835089,
+		0x00420000,	0x00420000,	0x000b8511,	0x00835089,
+		0x00420000,	0x00420000,	0x008b850d,	0x00835089,
+		0x00420000,	0x00420000,	0x0004b609,	0x008b8508,
+		0x001a001c,	0x009703b6,	0x00410077,	0x0097b64b,
+		0x00410077,	0x0083b64b,	0x0083b84c,	0x001a000b,
+		0x00975203,	0x00a10032,	0x00114c51,	0x000303b8,
+		0x0083d497,	0x0083d498,	0x0003d499,	0x00a48505,
+		0x001b57ba,	0x00975703,	0x00a00084,	0x008f8584,
+		0x0003c082,	0x0003d689,	0x00420000,	0x00420000,
+		0x0083c182,	0x001fc20f,	0x009ed303,	0x00830397,
+		0x0003d398,	0x0083d399,	0x0083d297,	0x0083d298,
+		0x0003d299,	0x001b57ba,	0x008303b9,	0x009fd20f,
+		0x00910380,	0x00830380,	0x001ab701,	0x00e001a5,
+		0x00ba0020,	0x009b03bf,	0x00a000a0,	0x0083c0bf,
+		0x001a3703,	0x00e001a5,	0x0003c2bf,	0x00e001a5,
+		0x001b57a1,	0x00e001e2,	0x008303f2,	0x009b57a0,
+		0x00e001e2,	0x008303dc,	0x00834a9c,	0x0098ea00,
+		0x008303ea,	0x001fce0f,	0x009703ea,	0x00c100e6,
+		0x0084ed0f,	0x009a8086,	0x008303bf,	0x009a3408,
+		0x00e001a5,	0x001ab40b,	0x00e001a5,	0x0097bf60,
+		0x00a000b8,	0x0083bf60,	0x0003c1bf,	0x008000b9,
+		0x0083c0bf,	0x001a3501,	0x00e001a5,	0x006001ae,
+		0x009ba155,	0x00420000,	0x008303ea,	0x009fc90f,
+		0x0097ea03,	0x00c100c7,	0x009fc90f,	0x001e03c6,
+		0x009703ea,	0x00c100ce,	0x008000d5,	0x009ffa0f,
+		0x009703cd,	0x002000d5,	0x004100d2,	0x0018fa00,
+		0x000303fa,	0x008000d5,	0x009ffa0f,	0x0017c003,
+		0x002000d5,	0x00c100cb,	0x009ffa0f,	0x009e03c1,
+		0x000303fa,	0x0083c0ea,	0x001ba355,	0x000303e2,
+		0x009e54c9,	0x0017e203,	0x00c100e0,	0x0084b90b,
+		0x001fc10f,	0x009eb903,	0x008303b9,	0x008000e6,
+		0x009754e2,	0x00c100e6,	0x0017b957,	0x002000e6,
+		0x0098b900,	0x008303b9,	0x009e55c4,	0x0097b903,
+		0x00c100f1,	0x0004ff13,	0x009fff0f,	0x009e03c1,
+		0x000303ff,	0x001fb90f,	0x001903c8,	0x008303b9,
+		0x000000fc,	0x0099cc55,	0x009703b9,	0x004100fc,
+		0x009fff0f,	0x009703c7,	0x004100fc,	0x0018ff00,
+		0x000303ff,	0x001fb90f,	0x009e03c8,	0x008303b9,
+		0x008ff20c,	0x009ba155,	0x00975d03,	0x00c10105,
+		0x001fc20f,	0x009ed303,	0x00030344,	0x0003c243,
+		0x0080010c,	0x0083d344,	0x0083c043,	0x0080010c,
+		0x009ba155,	0x0097c103,	0x00c10105,	0x00800100,
+		0x001ba055,	0x0097c803,	0x00c10114,	0x001fc20f,
+		0x009ed303,	0x00830345,	0x0083c242,	0x00000120,
+		0x0003d345,	0x0003c042,	0x008fdc0a,	0x0097c103,
+		0x00410120,	0x001ba055,	0x0017c003,	0x00410120,
+		0x001fc20f,	0x009ed303,	0x00830345,	0x0083c242,
+		0x0003d346,	0x0003c047,	0x008fa70a,	0x009ba755,
+		0x0097ce03,	0x00c1012b,	0x001e46c8,	0x00830346,
+		0x009147c8,	0x00030347,	0x00800130,	0x00800130,
+		0x009ba755,	0x0097c103,	0x00c1012b,	0x00000126,
+		0x00420000,	0x00420000,	0x000fa60a,	0x001ba655,
+		0x0097ce03,	0x0041013b,	0x001e46c2,	0x00830346,
+		0x009147c2,	0x00030347,	0x00000140,	0x00000140,
+		0x001ba655,	0x0097c103,	0x0041013b,	0x00800136,
+		0x009fd20f,	0x00910345,	0x00830397,	0x009fd20f,
+		0x00110344,	0x00830398,	0x009fd20f,	0x00910346,
+		0x00030399,	0x0003d089,	0x00420000,	0x00420000,
+		0x0003d299,	0x0083d298,	0x0083d297,	0x0088de1e,
+		0x001fcd0f,	0x009e8303,	0x00830383,	0x0003cc4b,
+		0x009c58c8,	0x0003034d,	0x009e834b,	0x00830383,
+		0x001c4bc1,	0x0003034b,	0x00174b4d,	0x00200160,
+		0x00420000,	0x00420000,	0x00420000,	0x00800156,
+		0x00835089,	0x00420000,	0x00420000,	0x0091834b,
+		0x00830383,	0x009d4bc1,	0x0003034b,	0x00174bc9,
+		0x00a0016d,	0x00420000,	0x00420000,	0x00420000,
+		0x00800163,	0x00034f83,	0x009140ca,	0x00115c03,
+		0x0003038e,	0x001e41c5,	0x001e0348,	0x00030390,
+		0x009140ca,	0x001e0348,	0x009e0358,	0x0083038f,
+		0x001fc80f,	0x00910351,	0x00830391,	0x00830392,
+		0x0080017e,	0x00000005,	0x009fd20f,	0x00110342,
+		0x00830397,	0x009fd20f,	0x00910343,	0x00830398,
+		0x009fd20f,	0x00110347,	0x00030399,	0x006001c2,
+		0x0083d297,	0x0083d298,	0x0003d299,	0x001e4058,
+		0x009e0358,	0x0003038e,	0x00034190,	0x00994058,
+		0x0083038f,	0x001a0025,	0x00910351,	0x00830391,
+		0x00830392,	0x00e001cf,	0x00420000,	0x00420000,
+		0x0098ec00,	0x008303ec,	0x009a0050,	0x009703ec,
+		0x00c1019f,	0x00035886,	0x0003c0db,	0x008b85a2,
+		0x00000096,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x000303be,	0x00420000,	0x00420000,
+		0x00420000,	0x002fbf00,	0x00aabf85,	0x00e10000,
+		0x00420000,	0x00420000,	0x00930000,	0x001f8761,
+		0x000303f6,	0x001a0160,	0x001e03f6,	0x000303f6,
+		0x0017d103,	0x00c101b8,	0x0083d1fb,	0x000001bf,
+		0x001a0094,	0x0017f603,	0x00c101be,	0x001a0094,
+		0x008303fb,	0x000001bf,	0x0083f6fb,	0x00e10000,
+		0x00420000,	0x00420000,	0x0083cbf9,	0x00420000,
+		0x00420000,	0x00420000,	0x0003c1b5,	0x00420000,
+		0x00420000,	0x0003d089,	0x00420000,	0x00420000,
+		0x00e10000,	0x00420000,	0x00420000,	0x0003cff9,
+		0x00420000,	0x00420000,	0x00420000,	0x0003c2b5,
+		0x00420000,	0x00420000,	0x00420000,	0x0003d089,
+		0x00420000,	0x00420000,	0x0003d5b5,	0x00420000,
+		0x00420000,	0x00420000,	0x0083cef9,	0x00e10000,
+		0x00420000,	0x00420000,	0x00ae8005,	0x000f0303,
+		0x001e035f,	0x00e10000,	0x00995f03,	0x00e10000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+	}, {	/* bank 2 */
+		0x009ab616,	0x00e001db,	0x008bbf02,	0x00000000,
+		0x0083c184,	0x0003c084,	0x0004ed04,	0x0083c0bf,
+		0x001a3501,	0x00e001db,	0x0083408e,	0x00034f83,
+		0x00034190,	0x00834f4b,	0x0083e0db,	0x0083c0ec,
+		0x0083c0ea,	0x0083c086,	0x001ab701,	0x00e001db,
+		0x00ba0020,	0x009b03bf,	0x0020001c,	0x0083c0bf,
+		0x001a3703,	0x00e001db,	0x0003c2bf,	0x00e001db,
+		0x008ade02,	0x00800020,	0x008e8502,	0x00000012,
+		0x0083c44d,	0x00189300,	0x00030393,	0x001b4f80,
+		0x00830380,	0x0083d497,	0x0083d498,	0x0003d499,
+		0x0083c0b9,	0x0083c7ff,	0x0003c082,	0x00248507,
+		0x001b57ba,	0x00975703,	0x00200032,	0x000f8585,
+		0x00420000,	0x00420000,	0x008349b8,	0x0083c052,
+		0x0003f3fa,	0x0080003e,	0x00189600,	0x00030396,
+		0x0083f1fa,	0x0083d497,	0x0083d498,	0x0003d499,
+		0x008349b8,	0x0083c052,	0x00985200,	0x00830352,
+		0x0099b853,	0x000303b8,	0x0083d497,	0x0083d498,
+		0x0003d499,	0x00a48505,	0x001b57ba,	0x00975703,
+		0x0020004a,	0x008f8587,	0x0003c082,	0x0003d689,
+		0x00420000,	0x00420000,	0x0083c182,	0x009a0104,
+		0x008303b5,	0x00420000,	0x00420000,	0x00e001e4,
+		0x0003c0e4,	0x0018e400,	0x000303e4,	0x0003d299,
+		0x0083d298,	0x0083d297,	0x006001ba,	0x006001c8,
+		0x001fc20f,	0x009ed303,	0x00830397,	0x0003d398,
+		0x0083d399,	0x0003d089,	0x00420000,	0x00420000,
+		0x00420000,	0x009fe40f,	0x0017d703,	0x00410055,
+		0x0083d297,	0x0083d298,	0x0003d299,	0x008b8516,
+		0x00835089,	0x00420000,	0x00420000,	0x000b8512,
+		0x00835089,	0x00420000,	0x00420000,	0x008b850e,
+		0x00835089,	0x00420000,	0x00420000,	0x0004b60a,
+		0x000b8509,	0x001a001c,	0x009703b6,	0x00410081,
+		0x0097b64b,	0x00410081,	0x0083b64b,	0x0083b84c,
+		0x0003964d,	0x001a000b,	0x00975203,	0x00a1003e,
+		0x009f960f,	0x001703c5,	0x00210036,	0x00834cb8,
+		0x00034d96,	0x0083d497,	0x0083d498,	0x0003d499,
+		0x00a48505,	0x001b57ba,	0x00975703,	0x00200091,
+		0x008f8584,	0x0003c082,	0x0003d689,	0x00420000,
+		0x00420000,	0x0083c182,	0x001fc20f,	0x009ed303,
+		0x00830397,	0x0003d398,	0x0083d399,	0x0083d297,
+		0x0083d298,	0x0003d299,	0x001b57ba,	0x008303b9,
+		0x009fd20f,	0x00910380,	0x00830380,	0x009b57a3,
+		0x00e001b2,	0x008303ef,	0x001b57a1,	0x00e001b2,
+		0x008303f2,	0x009b57a0,	0x00e001b2,	0x008303dc,
+		0x009b57a5,	0x00e001b2,	0x008303f4,	0x00834a9c,
+		0x0098ea00,	0x008303ea,	0x001fc80f,	0x009703ea,
+		0x004100f0,	0x0084ed0f,	0x009a8086,	0x008303bf,
+		0x009a3408,	0x00e001db,	0x001ab40b,	0x00e001db,
+		0x0097bf60,	0x002000c1,	0x0083bf60,	0x0003c1bf,
+		0x008000c2,	0x0083c0bf,	0x001a3501,	0x00e001db,
+		0x00e001e4,	0x001ba555,	0x00420000,	0x008303ea,
+		0x009fc90f,	0x001903c4,	0x0097ea03,	0x004100d1,
+		0x009fc90f,	0x009e03c4,	0x009703ea,	0x004100d8,
+		0x008000df,	0x009ffa0f,	0x009703f1,	0x002000df,
+		0x00c100dc,	0x0018fa00,	0x000303fa,	0x008000df,
+		0x009ffa0f,	0x0017f303,	0x002000df,	0x00c100d5,
+		0x009ffa0f,	0x009e03c1,	0x000303fa,	0x0083c0ea,
+		0x001ba355,	0x000303e2,	0x009e54c9,	0x0017e203,
+		0x00c100ea,	0x0084b90b,	0x001fc10f,	0x009eb903,
+		0x008303b9,	0x000000f0,	0x009754e2,	0x004100f0,
+		0x0017b957,	0x00a000f0,	0x0098b900,	0x008303b9,
+		0x009e55c4,	0x0097b903,	0x00c100fb,	0x0004ff13,
+		0x009fff0f,	0x009e03c1,	0x000303ff,	0x001fb90f,
+		0x001903c8,	0x008303b9,	0x00800106,	0x0099cc55,
+		0x009703b9,	0x00c10106,	0x009fff0f,	0x009703c7,
+		0x00c10106,	0x0018ff00,	0x000303ff,	0x001fb90f,
+		0x009e03c8,	0x008303b9,	0x000ff216,	0x001ba555,
+		0x001703c9,	0x00c10111,	0x009ba755,	0x009703c8,
+		0x00c10111,	0x009ba155,	0x0017c903,	0x00410119,
+		0x00800114,	0x009ba155,	0x00175603,	0x00410119,
+		0x001fc20f,	0x009ed303,	0x00030344,	0x0003c243,
+		0x00000120,	0x0083d344,	0x0083c043,	0x00000120,
+		0x009ba155,	0x0097c103,	0x00410119,	0x00800114,
+		0x008ff40a,	0x001ba555,	0x00975403,	0x00410129,
+		0x001e44cc,	0x00030344,	0x009143cc,	0x00830343,
+		0x0080012e,	0x0080012e,	0x001ba555,	0x0017c503,
+		0x00410129,	0x00800124,	0x001ba055,	0x0097c803,
+		0x00c10136,	0x001fc20f,	0x009ed303,	0x00830345,
+		0x0083c242,	0x00800142,	0x0003d345,	0x0003c042,
+		0x008fdc0a,	0x0097c103,	0x00c10142,	0x001ba055,
+		0x0017c003,	0x00c10142,	0x001fc20f,	0x009ed303,
+		0x00830345,	0x0083c242,	0x0003d346,	0x0003c047,
+		0x008fa70a,	0x009ba755,	0x0017c903,	0x00c1014d,
+		0x001e46c8,	0x00830346,	0x009147c8,	0x00030347,
+		0x00000152,	0x00000152,	0x009ba755,	0x0097c103,
+		0x00c1014d,	0x00800148,	0x00420000,	0x00420000,
+		0x00839e9f,	0x009fd20f,	0x00910345,	0x00830397,
+		0x009fd20f,	0x00110344,	0x00830398,	0x009fd20f,
+		0x00910346,	0x00030399,	0x0003d089,	0x00420000,
+		0x00420000,	0x0003d299,	0x0083d298,	0x0083d297,
+		0x0088de24,	0x00000167,	0x00000006,	0x001a000d,
+		0x009e8303,	0x00830383,	0x0003cc4b,	0x009c58e5,
+		0x0003034d,	0x009e834b,	0x00830383,	0x001c4bc1,
+		0x0003034b,	0x00174b4d,	0x00200177,	0x00420000,
+		0x00420000,	0x00420000,	0x0000016d,	0x00835089,
+		0x00420000,	0x00420000,	0x0091834b,	0x00830383,
+		0x009d4bc1,	0x0003034b,	0x00174bc9,	0x00200184,
+		0x00420000,	0x00420000,	0x00420000,	0x0000017a,
+		0x001a001f,	0x00918303,	0x00830383,	0x0080018b,
+		0x00835089,	0x00420000,	0x00420000,	0x009140ca,
+		0x00115c03,	0x0003038e,	0x001e41c5,	0x001e0348,
+		0x00030390,	0x001fc80f,	0x00910351,	0x00830391,
+		0x00830392,	0x009fd20f,	0x00110342,	0x00830397,
+		0x009fd20f,	0x00910343,	0x00830398,	0x009fd20f,
+		0x00110347,	0x00030399,	0x006001ba,	0x0083d297,
+		0x0083d298,	0x0003d299,	0x0083408e,	0x00034190,
+		0x001a0025,	0x00910351,	0x00830391,	0x00830392,
+		0x006001c8,	0x0098ec00,	0x008303ec,	0x009a0050,
+		0x009703ec,	0x004101b0,	0x00035886,	0x0003c0db,
+		0x000b85ca,	0x000000a3,	0x00ae8005,	0x000f0303,
+		0x001e035f,	0x00e10000,	0x00995f03,	0x00e10000,
+		0x00420000,	0x00420000,	0x0083cbf9,	0x00420000,
+		0x00420000,	0x00420000,	0x0003c1b5,	0x00420000,
+		0x00420000,	0x00420000,	0x0003d089,	0x00420000,
+		0x00420000,	0x00e10000,	0x00420000,	0x00420000,
+		0x0003cff9,	0x00420000,	0x00420000,	0x00420000,
+		0x0003c2b5,	0x00420000,	0x00420000,	0x00420000,
+		0x0003d089,	0x00420000,	0x00420000,	0x0003d5b5,
+		0x00420000,	0x00420000,	0x00420000,	0x0083cef9,
+		0x00e10000,	0x00420000,	0x00420000,	0x000303be,
+		0x00420000,	0x00420000,	0x00420000,	0x002fbf00,
+		0x00aabf85,	0x00e10000,	0x00420000,	0x00420000,
+		0x00930000,	0x001f8761,	0x000303f6,	0x009a0170,
+		0x001e03f6,	0x000303f6,	0x0017d103,	0x00c101ee,
+		0x0083d1fb,	0x008001f5,	0x001a0094,	0x0017f603,
+		0x004101f4,	0x001a0094,	0x008303fb,	0x008001f5,
+		0x0083f6fb,	0x009a00e7,	0x001703f6,	0x004101fd,
+		0x001a00ec,	0x001703f6,	0x004101fe,	0x0003eb81,
+		0x000001fe,	0x0003e781,	0x00e10000,	0x00420000,
+	}, {	/* bank 3 */
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x009ab616,
+		0x000303be,	0x00420000,	0x00420000,	0x00420000,
+		0x002fbf00,	0x00aabf86,	0x000abf02,	0x00800007,
+		0x0004ed04,	0x0083c0bf,	0x001a3501,	0x00600123,
+		0x0083408e,	0x00034190,	0x0083c184,	0x00834f4b,
+		0x0003ccfc,	0x0003c0e1,	0x00189300,	0x00030393,
+		0x0003c084,	0x0083c086,	0x00034f83,	0x0083e0db,
+		0x001ab701,	0x00600123,	0x00ba0020,	0x009b03bf,
+		0x0020002a,	0x0083c0bf,	0x001a3703,	0x00600123,
+		0x0003c2bf,	0x00600123,	0x008ade02,	0x0000002e,
+		0x008e8502,	0x00800020,	0x00930000,	0x001f8761,
+		0x000303f6,	0x009a0170,	0x001e03f6,	0x000303f6,
+		0x0017d103,	0x00c10038,	0x0083d1fb,	0x0000003f,
+		0x001a0094,	0x0017f603,	0x00c1003e,	0x001a0094,
+		0x008303fb,	0x0000003f,	0x0083f6fb,	0x0091c951,
+		0x00830391,	0x001b4f80,	0x00830380,	0x0083d497,
+		0x0083d498,	0x0003d499,	0x008349b8,	0x0083c0b9,
+		0x0083c7ff,	0x009fcc0f,	0x009903c9,	0x0003039a,
+		0x0003c096,	0x0003c04d,	0x0003c082,	0x0024de03,
+		0x00420000,	0x00a48581,	0x00800058,	0x00189600,
+		0x00030396,	0x0083d497,	0x0083d498,	0x0003d499,
+		0x0003f3fa,	0x00089302,	0x0083f1fa,	0x00115149,
+		0x000303b8,	0x0083c052,	0x009f960f,	0x001703c0,
+		0x00210065,	0x009fcc0f,	0x009903c5,	0x000303fc,
+		0x00800076,	0x009f960f,	0x009703c1,	0x0021006c,
+		0x009fcc0f,	0x009903c5,	0x000303fc,	0x00800076,
+		0x009f960f,	0x009703c2,	0x00a10073,	0x009fcc0f,
+		0x001903c1,	0x000303fc,	0x00800076,	0x009fcc0f,
+		0x001903c1,	0x000303fc,	0x00985200,	0x00830352,
+		0x0099b853,	0x000303b8,	0x0083d497,	0x0083d498,
+		0x0003d499,	0x00a48505,	0x001b57ba,	0x00975703,
+		0x00a00082,	0x008f8587,	0x0003c082,	0x0003d689,
+		0x00420000,	0x00420000,	0x0083c182,	0x009a0104,
+		0x008303b5,	0x00420000,	0x00420000,	0x0003c0e4,
+		0x0018e400,	0x000303e4,	0x0003d299,	0x0083d298,
+		0x0083d297,	0x0083cbf9,	0x00420000,	0x00420000,
+		0x00420000,	0x0003c1b5,	0x00420000,	0x00420000,
+		0x0003d089,	0x00420000,	0x00420000,	0x0003cff9,
+		0x00420000,	0x00420000,	0x00420000,	0x0003c2b5,
+		0x00420000,	0x00420000,	0x0003d089,	0x00420000,
+		0x00420000,	0x0003d5b5,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x0083cef9,	0x00420000,	0x00420000,	0x00420000,
+		0x001fc20f,	0x009ed303,	0x00830397,	0x0003d398,
+		0x0083d399,	0x0003d089,	0x00420000,	0x00420000,
+		0x00420000,	0x009fe40f,	0x0017d703,	0x00c1008c,
+		0x0083d297,	0x0083d298,	0x0003d299,	0x000b8517,
+		0x00835089,	0x00420000,	0x00420000,	0x008b8513,
+		0x00835089,	0x00420000,	0x00420000,	0x000b850f,
+		0x00835089,	0x00420000,	0x00420000,	0x0084b60b,
+		0x000b850a,	0x001a001c,	0x009703b6,	0x00c100d6,
+		0x0097b64b,	0x00c100d6,	0x0083b64b,	0x0083b84c,
+		0x0003964d,	0x0003fc4e,	0x0018e100,	0x000303e1,
+		0x0003c0e2,	0x001fc80f,	0x0099c303,	0x00975203,
+		0x00a10076,	0x009f960f,	0x001703c3,	0x00210053,
+		0x00034d96,	0x00114c51,	0x000303b8,	0x00034efc,
+		0x0083d497,	0x0083d498,	0x0003d499,	0x00a48505,
+		0x001b57ba,	0x00975703,	0x002000ec,	0x008f8584,
+		0x0003c082,	0x0003d689,	0x00420000,	0x00420000,
+		0x0083c182,	0x001fc20f,	0x009ed303,	0x00830397,
+		0x0003d398,	0x0083d399,	0x009a0104,	0x008303b5,
+		0x00420000,	0x00420000,	0x0083d297,	0x0083d298,
+		0x0003d299,	0x001151ae,	0x008303ae,	0x0083c086,
+		0x0003c04d,	0x001b57ba,	0x008303b9,	0x009fd20f,
+		0x00910380,	0x00830380,	0x0003c0f5,	0x0003554b,
+		0x009a00b2,	0x0017f603,	0x00c10112,	0x001a0040,
+		0x000303f5,	0x0099034b,	0x001c4bc8,	0x001c03c4,
+		0x00990355,	0x00000115,	0x001c4bc8,	0x009c03c3,
+		0x00990355,	0x0003034b,	0x009a0028,	0x000303e7,
+		0x0003c99a,	0x0083c55e,	0x0083c0ec,	0x0003c494,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x000303be,
+		0x00420000,	0x00420000,	0x00420000,	0x002fbf00,
+		0x00aabf85,	0x00e10000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+	}, {	/* bank 4 */
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x0003c0e8,	0x0000000f,
+		0x00ae8005,	0x000f0303,	0x001e035f,	0x00e10000,
+		0x00995f03,	0x00e10000,	0x00420000,	0x00a8e80d,
+		0x001ab701,	0x00e001f0,	0x00ba0020,	0x009b03bf,
+		0x00a0001b,	0x0083c0bf,	0x001a3703,	0x00e001f0,
+		0x0003c2bf,	0x00e001f0,	0x0080001c,	0x0083c1e8,
+		0x009b57a3,	0x00e00008,	0x008303ef,	0x001b57a2,
+		0x00e00008,	0x000303f0,	0x001b57a1,	0x00e00008,
+		0x008303f2,	0x009b57a0,	0x00e00008,	0x008303dc,
+		0x009b57a5,	0x00e00008,	0x008303f4,	0x00834a9c,
+		0x0098ea00,	0x008303ea,	0x001fc80f,	0x009703ea,
+		0x00410108,	0x0084ed0f,	0x009a8086,	0x008303bf,
+		0x009a3408,	0x00e001f0,	0x001ab40b,	0x00e001f0,
+		0x0097bf60,	0x0020003d,	0x0083bf60,	0x0003c1bf,
+		0x0080003e,	0x0083c0bf,	0x001a3501,	0x00e001f0,
+		0x00930000,	0x001f8761,	0x000303f6,	0x009a0170,
+		0x001e03f6,	0x000303f6,	0x0017d103,	0x00c1004a,
+		0x0083d1fb,	0x00800051,	0x001a0094,	0x0017f603,
+		0x00410050,	0x001a0094,	0x008303fb,	0x00800051,
+		0x0083f6fb,	0x009a00d4,	0x001703f6,	0x0041005c,
+		0x001a00dc,	0x001703f6,	0x0041005f,	0x0083b1fe,
+		0x0003cdf1,	0x001a0040,	0x000303f5,	0x0000005f,
+		0x0083c3fe,	0x0083ebf1,	0x0003c0f5,	0x009ba155,
+		0x008303ea,	0x009fc90f,	0x001903c4,	0x0097ea03,
+		0x00410093,	0x001fc80f,	0x001903c2,	0x0097ea03,
+		0x00c1006d,	0x000fa82a,	0x009ba755,	0x009703c8,
+		0x00410074,	0x009ba855,	0x008303ea,	0x008fa824,
+		0x001fc80f,	0x009903c3,	0x009703ea,	0x00410093,
+		0x009fcc0f,	0x001903c1,	0x001703fc,	0x0041007b,
+		0x009ffc0f,	0x009e03c1,	0x000303fc,	0x009ba855,
+		0x008303ea,	0x009ba755,	0x001903c8,	0x0097ea03,
+		0x00c100a4,	0x009ba755,	0x001703c5,	0x00410088,
+		0x000fa820,	0x009ba855,	0x0097c403,	0x00c100a4,
+		0x009ef14d,	0x0017fa03,	0x002000bc,	0x00c1008f,
+		0x0018fa00,	0x000303fa,	0x008000bc,	0x009ffa0f,
+		0x009e03c1,	0x000303fa,	0x008000bc,	0x001ba055,
+		0x0097c403,	0x00c1009b,	0x001703c6,	0x00410099,
+		0x0080009d,	0x0003c75e,	0x0080009d,	0x0083c55e,
+		0x0080009d,	0x009fcc0f,	0x0019035e,	0x0017fc03,
+		0x002000a4,	0x00c100ab,	0x0018fc00,	0x000303fc,
+		0x009ffa0f,	0x0017f303,	0x004100af,	0x009ffa0f,
+		0x009e03c1,	0x000303fa,	0x008000bc,	0x009ffc0f,
+		0x009e03c1,	0x000303fc,	0x008000a4,	0x000fa804,
+		0x0018fa00,	0x000303fa,	0x008000bc,	0x009ba855,
+		0x008303ea,	0x009fc60f,	0x009703ea,	0x00c100bc,
+		0x0004fa04,	0x009ffa0f,	0x009e03c1,	0x000303fa,
+		0x009ba755,	0x009703c4,	0x00c100ce,	0x001ba655,
+		0x009703c4,	0x00c100ce,	0x009ba255,	0x00975b03,
+		0x00c100ce,	0x009ba855,	0x00975b03,	0x00c100ce,
+		0x009f4d0f,	0x001703c6,	0x004100d1,	0x00184d00,
+		0x0003034d,	0x000000d1,	0x00844d03,	0x009e4dc1,
+		0x0003034d,	0x0083c0ea,	0x001ba355,	0x000303e2,
+		0x009e54c9,	0x0017e203,	0x004100de,	0x001fc20f,
+		0x009703b9,	0x00c100e6,	0x001fc20f,	0x009eb903,
+		0x008303b9,	0x008000e6,	0x009754e2,	0x00c100e6,
+		0x001e57c2,	0x0097b903,	0x002000e6,	0x001fc20f,
+		0x0019b903,	0x008303b9,	0x00194bb9,	0x0003034b,
+		0x009d4bc8,	0x001d03c3,	0x008303e9,	0x001e4b03,
+		0x0003034b,	0x0099f555,	0x0097e903,	0x004100fa,
+		0x0084ff18,	0x009fff0f,	0x009e03c1,	0x000303ff,
+		0x001fb90f,	0x001903c8,	0x008303b9,	0x00194b58,
+		0x0003034b,	0x00000108,	0x009a009f,	0x009903f5,
+		0x009703e9,	0x00410108,	0x009fff0f,	0x009703c7,
+		0x00410108,	0x0018ff00,	0x000303ff,	0x001fb90f,
+		0x009e03c8,	0x008303b9,	0x009e4b58,	0x0003034b,
+		0x009ba855,	0x008303e3,	0x009a000a,	0x009703e3,
+		0x00c1010f,	0x0083c8e7,	0x00800114,	0x0003cfe7,
+		0x009ba255,	0x0017c903,	0x00c10114,	0x0003cce7,
+		0x008ff20c,	0x009ba155,	0x0017e703,	0x00c1011d,
+		0x001fc20f,	0x009ed303,	0x00030344,	0x0003c243,
+		0x00800124,	0x0083d344,	0x0083c043,	0x00800124,
+		0x009ba155,	0x0097c103,	0x00c1011d,	0x00800118,
+		0x000fa702,	0x0000012f,	0x000fa802,	0x0000012f,
+		0x009ba855,	0x001703c6,	0x0041012f,	0x008ff40a,
+		0x001ba555,	0x0097c103,	0x00410134,	0x001e44cc,
+		0x00030344,	0x009143cc,	0x00830343,	0x00800139,
+		0x00800139,	0x001ba555,	0x0097c803,	0x00410134,
+		0x0000012f,	0x001ba055,	0x0097c803,	0x00c10141,
+		0x001fc20f,	0x009ed303,	0x00830345,	0x0083c242,
+		0x0080014d,	0x0003d345,	0x0003c042,	0x008fdc0a,
+		0x0097c103,	0x00c1014d,	0x001ba055,	0x0017c003,
+		0x00c1014d,	0x001fc20f,	0x009ed303,	0x00830345,
+		0x0083c242,	0x0003cfe1,	0x009ba755,	0x001703c5,
+		0x00c10156,	0x000fa804,	0x009ba855,	0x001703c5,
+		0x00c10156,	0x0003c0e1,	0x001fc40f,	0x001e5a03,
+		0x0097039e,	0x00c10160,	0x009ba155,	0x0097cd03,
+		0x0041015e,	0x00800160,	0x00995ac0,	0x000303e1,
+		0x008ff00b,	0x009ba255,	0x0017e103,	0x00c10169,
+		0x001e45c8,	0x00830345,	0x009142c8,	0x00030342,
+		0x0080016f,	0x00420000,	0x0080016f,	0x009ba255,
+		0x0097c103,	0x00c10169,	0x00000164,	0x0003d346,
+		0x0003c047,	0x008fa70a,	0x009ba755,	0x0097ce03,
+		0x0041017a,	0x001e46c8,	0x00830346,	0x009147c8,
+		0x00030347,	0x0000017f,	0x0000017f,	0x009ba755,
+		0x0097c103,	0x0041017a,	0x00000175,	0x000fa60a,
+		0x001ba655,	0x0097ce03,	0x00c10188,	0x001e46c2,
+		0x00830346,	0x009147c2,	0x00030347,	0x0080018d,
+		0x0080018d,	0x001ba655,	0x0097c103,	0x00c10188,
+		0x00000183,	0x009fd20f,	0x00910345,	0x00830397,
+		0x009fd20f,	0x00110344,	0x00830398,	0x009fd20f,
+		0x00910346,	0x00030399,	0x0083c0df,	0x0098df00,
+		0x008303df,	0x001a0070,	0x009703df,	0x00410197,
+		0x0003d299,	0x0083d298,	0x0083d297,	0x009140ca,
+		0x00115c03,	0x0003038e,	0x001e41c5,	0x001e0348,
+		0x00030390,	0x009140ca,	0x001e0348,	0x009e0358,
+		0x0083038f,	0x001fc80f,	0x00910351,	0x00830391,
+		0x00830392,	0x008001af,	0x0000000f,	0x009fd20f,
+		0x00110342,	0x00830397,	0x009fd20f,	0x00910343,
+		0x00830398,	0x009fd20f,	0x00110347,	0x00030399,
+		0x0083cbf9,	0x00420000,	0x00420000,	0x0003c1b5,
+		0x00420000,	0x00420000,	0x00420000,	0x0003d089,
+		0x00420000,	0x00420000,	0x0083d297,	0x0083d298,
+		0x0003d299,	0x001e4058,	0x009e0358,	0x0003038e,
+		0x00034190,	0x00994058,	0x0083038f,	0x009fc50f,
+		0x009903cc,	0x00910351,	0x00830391,	0x00830392,
+		0x0003cff9,	0x00420000,	0x00420000,	0x0003c2b5,
+		0x00420000,	0x00420000,	0x00420000,	0x0003d089,
+		0x00420000,	0x00420000,	0x0003d5b5,	0x00420000,
+		0x00420000,	0x0083cef9,	0x0098ec00,	0x008303ec,
+		0x009a0050,	0x009703ec,	0x004101e5,	0x00035886,
+		0x0003c0db,	0x001fef0f,	0x001703d7,	0x004101ea,
+		0x008b8502,	0x000001ae,	0x0083c394,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x000303be,	0x00420000,	0x00420000,	0x00420000,
+		0x002fbf00,	0x00aabf85,	0x00e10000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+	}, {	/* bank 5 */
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x009ab616,
+		0x006000ee,	0x008dbf02,	0x00800007,	0x0083c0e0,
+		0x00420000,	0x00420000,	0x00420000,	0x0008e384,
+		0x0003c095,	0x0083c184,	0x0003c084,	0x0083d1b9,
+		0x0083c7ff,	0x0003c082,	0x003a000a,	0x000303fa,
+		0x00034190,	0x00034f83,	0x0083408e,	0x0004ed04,
+		0x0083c0bf,	0x001a3501,	0x006000ee,	0x0083c086,
+		0x001ab701,	0x006000ee,	0x00ba0020,	0x009b03bf,
+		0x0020002a,	0x0083c0bf,	0x001a3703,	0x006000ee,
+		0x0003c2bf,	0x006000ee,	0x008ade02,	0x0000002e,
+		0x008e8502,	0x00800020,	0x00189300,	0x00030393,
+		0x00fa8040,	0x009103c1,	0x00910380,	0x00830380,
+		0x0083d497,	0x0083d498,	0x0003d499,	0x0083d1b9,
+		0x0083c7ff,	0x0003c082,	0x0003d689,	0x00420000,
+		0x00420000,	0x00ba0117,	0x008303bf,	0x003a3b80,
+		0x006000ee,	0x0083c182,	0x009a0104,	0x008303b5,
+		0x00420000,	0x00420000,	0x001ff80f,	0x001103d2,
+		0x008303f8,	0x0000004b,	0x00800010,	0x0083c0e3,
+		0x0003618c,	0x0083628d,	0x00ba0010,	0x008303e0,
+		0x0003e171,	0x009f710f,	0x009b03cd,	0x00030371,
+		0x00e00114,	0x00600123,	0x00e00171,	0x0003c074,
+		0x006001ae,	0x0003c0e7,	0x0003c0e8,	0x0098e600,
+		0x008303e6,	0x003a0011,	0x008303e0,	0x00600101,
+		0x00acda02,	0x002ada0a,	0x00088605,	0x00600125,
+		0x006001ae,	0x00420000,	0x00420000,	0x00600173,
+		0x00420000,	0x00420000,	0x0080005d,	0x003a0012,
+		0x008303e0,	0x00117274,	0x00820f74,	0x00badc74,
+		0x005a0257,	0x00830375,	0x00ba0020,	0x008303e0,
+		0x00600123,	0x00e00171,	0x006001b9,	0x006001ae,
+		0x003a0021,	0x008303e0,	0x00600101,	0x002986b1,
+		0x00acda02,	0x002ada0a,	0x00ba0023,	0x008303e0,
+		0x00888602,	0x00000093,	0x00ba002c,	0x008303e0,
+		0x00600173,	0x00837273,	0x00000078,	0x003a0024,
+		0x008303e0,	0x009e7072,	0x00420000,	0x00420000,
+		0x002b0322,	0x00977f72,	0x002000ae,	0x00117274,
+		0x00820f74,	0x006001b9,	0x0000007e,	0x00837072,
+		0x0060017a,	0x003a0027,	0x008303e0,	0x00600101,
+		0x00a986ce,	0x00acda02,	0x002ada14,	0x003a0028,
+		0x008303e0,	0x001f750f,	0x00170366,	0x00c100a8,
+		0x00ba0029,	0x008303e0,	0x000371e8,	0x00600125,
+		0x00837372,	0x00600173,	0x006001ae,	0x00000078,
+		0x00037471,	0x00420000,	0x00420000,	0x000371e1,
+		0x00e00114,	0x000000a0,	0x008000b0,	0x0080004a,
+		0x003a0030,	0x008303e0,	0x0003678c,	0x001b7271,
+		0x002000b9,	0x00837270,	0x00420000,	0x00420000,
+		0x00e0013c,	0x006001b9,	0x006001ad,	0x00ba0031,
+		0x008303e0,	0x00600101,	0x00a9868f,	0x00acda02,
+		0x00aada08,	0x00600173,	0x00ba0034,	0x008303e0,
+		0x00600101,	0x00298696,	0x00acda85,	0x00aada97,
+		0x0008868d,	0x0083c08a,	0x003a0041,	0x008303e0,
+		0x001f700f,	0x001c03c4,	0x00110372,	0x000303e4,
+		0x003a0088,	0x001703e4,	0x00a000e7,	0x0028e3a4,
+		0x0003c2e3,	0x000000d8,	0x0003c07e,	0x008000da,
+		0x00a4860a,	0x008000d6,	0x00acda02,	0x000000ca,
+		0x003a0009,	0x0099037e,	0x00820f7e,	0x00177ee2,
+		0x004100e2,	0x008000da,	0x0003c1e3,	0x00ba1000,
+		0x00110395,	0x00030395,	0x000000ca,	0x0003c794,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x000303be,	0x00420000,
+		0x00420000,	0x00420000,	0x002fbf00,	0x00aabf85,
+		0x0028e54c,	0x00a9e575,	0x001fe50f,	0x009d03c2,
+		0x00a80375,	0x00290375,	0x001fe50f,	0x009d03c4,
+		0x00a80373,	0x00290373,	0x00e10000,	0x00420000,
+		0x00420000,	0x0083c0da,	0x00036489,	0x00420000,
+		0x00420000,	0x00837dda,	0x00836589,	0x00420000,
+		0x00420000,	0x00196465,	0x009b034f,	0x009903c9,
+		0x001903c8,	0x00190375,	0x00020f75,	0x00e10000,
+		0x00a8e3e1,	0x003abada,	0x008303e0,	0x00000110,
+		0x009f710f,	0x009d03c2,	0x00a90305,	0x00280306,
+		0x00297107,	0x00a87108,	0x00000110,	0x0003c87f,
+		0x00e10000,	0x0003c47f,	0x00e10000,	0x0003c27f,
+		0x00e10000,	0x0003c17f,	0x00e10000,	0x00037f70,
+		0x0080013c,	0x001f700f,	0x009d03c2,	0x00a9030a,
+		0x00a8030e,	0x00a97010,	0x00287002,	0x00000110,
+		0x009f710f,	0x009d03c2,	0x00090303,	0x0003c870,
+		0x0080013c,	0x009f710f,	0x009d03c2,	0x00880303,
+		0x0003c470,	0x0080013c,	0x00097103,	0x0003c270,
+		0x0080013c,	0x0088718d,	0x0003c170,	0x0080013c,
+		0x0003c1e5,	0x0083c0bf,	0x003a0018,	0x000000ee,
+		0x0083c0e5,	0x001ff70f,	0x001b0377,	0x00020f7a,
+		0x001f700f,	0x009d03c2,	0x00a90305,	0x00a80308,
+		0x00a9700d,	0x00a87012,	0x00000110,	0x001f7a0f,
+		0x008303f7,	0x0003c378,	0x00000161,	0x001fc10f,
+		0x001c03c4,	0x0091037a,	0x008303f7,	0x0003c378,
+		0x00000161,	0x001fc20f,	0x001c03c4,	0x0091037a,
+		0x008303f7,	0x0083c778,	0x00000161,	0x009fc30f,
+		0x001c03c4,	0x0091037a,	0x008303f7,	0x0083c778,
+		0x00000161,	0x001ff80f,	0x009b0376,	0x00110378,
+		0x008303f8,	0x0003c2e5,	0x003a0022,	0x008303bf,
+		0x003a0018,	0x000000ee,	0x0083c0e5,	0x00e10000,
+		0x000000ee,	0x0080017e,	0x00800181,	0x000001a8,
+		0x000001ab,	0x0083c872,	0x0000017a,	0x009f720f,
+		0x001c03c4,	0x00110372,	0x009d03c1,	0x009b03cd,
+		0x00820f72,	0x0000017a,	0x0003c4e5,	0x0083c0bf,
+		0x00ba0015,	0x0080016c,	0x0003c8e5,	0x00ba0016,
+		0x0080016c,	0x0083c0e5,	0x001ff70f,	0x009b0376,
+		0x00020f7c,	0x009f720f,	0x009d03c2,	0x00290304,
+		0x00280306,	0x00a97209,	0x0028720c,	0x00037cf7,
+		0x0003c37b,	0x0080019a,	0x00117cc1,	0x008303f7,
+		0x0003c37b,	0x0080019a,	0x00117cc2,	0x008303f7,
+		0x0083c77b,	0x0080019a,	0x00917cc3,	0x008303f7,
+		0x0083c77b,	0x0080019a,	0x009f810f,	0x009b0376,
+		0x0011037b,	0x00030381,	0x0003c082,	0x0003d689,
+		0x00420000,	0x00420000,	0x0083c182,	0x0083c9e5,
+		0x003a0022,	0x008303bf,	0x00ba0015,	0x0080016c,
+		0x0083cce5,	0x00ba0016,	0x0080016c,	0x0083c0e5,
+		0x00e10000,	0x000001ae,	0x001fc20f,	0x009b038a,
+		0x0083038a,	0x00420000,	0x001fc10f,	0x0091038a,
+		0x0083038a,	0x001afffe,	0x009b0386,	0x00830386,
+		0x00e10000,	0x001fc10f,	0x009b038a,	0x0083038a,
+		0x00420000,	0x001fc20f,	0x0091038a,	0x0083038a,
+		0x001afffd,	0x009b0386,	0x00830386,	0x00e10000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+	}, {	/* bank 6 */
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x009ab616,
+		0x006000ee,	0x008dbf02,	0x00800007,	0x0083c0e0,
+		0x00420000,	0x00420000,	0x00420000,	0x0008e384,
+		0x0003c095,	0x0083c184,	0x0003c084,	0x0083d1b9,
+		0x0083c7ff,	0x0003c082,	0x003a000a,	0x000303fa,
+		0x00034190,	0x00034f83,	0x0083408e,	0x0004ed04,
+		0x0083c0bf,	0x001a3501,	0x006000ee,	0x0083c086,
+		0x001ab701,	0x006000ee,	0x00ba0020,	0x009b03bf,
+		0x0020002a,	0x0083c0bf,	0x001a3703,	0x006000ee,
+		0x0003c2bf,	0x006000ee,	0x008ade02,	0x0000002e,
+		0x008e8502,	0x00800020,	0x00189300,	0x00030393,
+		0x00fa8040,	0x009103c1,	0x00910380,	0x00830380,
+		0x0083d497,	0x0083d498,	0x0003d499,	0x0083d1b9,
+		0x0083c7ff,	0x0003c082,	0x0003d689,	0x00420000,
+		0x00420000,	0x00ba0117,	0x008303bf,	0x003a3b80,
+		0x006000ee,	0x0083c182,	0x009a0104,	0x008303b5,
+		0x00420000,	0x00420000,	0x001ff80f,	0x001103d2,
+		0x008303f8,	0x0000004b,	0x00800010,	0x0083c0e3,
+		0x0003618c,	0x0083628d,	0x00ba0010,	0x008303e0,
+		0x0003e171,	0x009f710f,	0x009b03cd,	0x00030371,
+		0x00e00114,	0x00600123,	0x00e00171,	0x0003c074,
+		0x006001ae,	0x0003c0e7,	0x0003c0e8,	0x0098e600,
+		0x008303e6,	0x003a0011,	0x008303e0,	0x00600101,
+		0x00acda02,	0x002ada0a,	0x00088605,	0x00600125,
+		0x006001ae,	0x00420000,	0x00420000,	0x00600173,
+		0x00420000,	0x00420000,	0x0080005d,	0x003a0012,
+		0x008303e0,	0x00117274,	0x00820f74,	0x00badc74,
+		0x005a0257,	0x00830375,	0x00ba0020,	0x008303e0,
+		0x00600123,	0x00e00171,	0x006001b9,	0x006001ae,
+		0x003a0021,	0x008303e0,	0x00600101,	0x002986b1,
+		0x00acda02,	0x002ada0a,	0x00ba0023,	0x008303e0,
+		0x00888602,	0x00000093,	0x00ba002c,	0x008303e0,
+		0x00600173,	0x00837273,	0x00000078,	0x003a0024,
+		0x008303e0,	0x009e7072,	0x00420000,	0x00420000,
+		0x002b0322,	0x00977f72,	0x002000ae,	0x00117274,
+		0x00820f74,	0x006001b9,	0x0000007e,	0x00837072,
+		0x0060017a,	0x003a0027,	0x008303e0,	0x00600101,
+		0x00a986ce,	0x00acda02,	0x002ada14,	0x003a0028,
+		0x008303e0,	0x001f750f,	0x00170366,	0x00c100a8,
+		0x00ba0029,	0x008303e0,	0x000371e8,	0x00600125,
+		0x00837372,	0x00600173,	0x006001ae,	0x00000078,
+		0x00037471,	0x00420000,	0x00420000,	0x000371e1,
+		0x00e00114,	0x000000a0,	0x008000b0,	0x0080004a,
+		0x003a0030,	0x008303e0,	0x0003678c,	0x001b7271,
+		0x002000b9,	0x00837270,	0x00420000,	0x00420000,
+		0x00e0013c,	0x006001b9,	0x006001ad,	0x00ba0031,
+		0x008303e0,	0x00600101,	0x00a9868f,	0x00acda02,
+		0x00aada08,	0x00600173,	0x00ba0034,	0x008303e0,
+		0x00600101,	0x00298696,	0x00acda85,	0x00aada97,
+		0x0008868d,	0x0083c08a,	0x003a0041,	0x008303e0,
+		0x001f700f,	0x001c03c4,	0x00110372,	0x000303e4,
+		0x003a0088,	0x001703e4,	0x00a000e7,	0x0028e3a4,
+		0x0003c2e3,	0x000000d8,	0x0003c07e,	0x008000da,
+		0x00a4860a,	0x008000d6,	0x00acda02,	0x000000ca,
+		0x003a0009,	0x0099037e,	0x00820f7e,	0x00177ee2,
+		0x004100e2,	0x008000da,	0x0003c1e3,	0x00ba1000,
+		0x00110395,	0x00030395,	0x000000ca,	0x0003c794,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x000303be,	0x00420000,
+		0x00420000,	0x00420000,	0x002fbf00,	0x00aabf85,
+		0x0028e54c,	0x00a9e575,	0x001fe50f,	0x009d03c2,
+		0x00a80375,	0x00290375,	0x001fe50f,	0x009d03c4,
+		0x00a80373,	0x00290373,	0x00e10000,	0x00420000,
+		0x00420000,	0x0083c0da,	0x00036489,	0x00420000,
+		0x00420000,	0x00837dda,	0x00836589,	0x00420000,
+		0x00420000,	0x00196465,	0x009b034f,	0x009903c9,
+		0x001903c8,	0x00190375,	0x00020f75,	0x00e10000,
+		0x00a8e3e1,	0x003abada,	0x008303e0,	0x00000110,
+		0x009f710f,	0x009d03c2,	0x00a90305,	0x00280306,
+		0x00297107,	0x00a87108,	0x00000110,	0x0003c87f,
+		0x00e10000,	0x0003c47f,	0x00e10000,	0x0003c27f,
+		0x00e10000,	0x0003c17f,	0x00e10000,	0x00037f70,
+		0x0080013c,	0x001f700f,	0x009d03c2,	0x00a9030a,
+		0x00a8030e,	0x00a97010,	0x00287002,	0x00000110,
+		0x009f710f,	0x009d03c2,	0x00090303,	0x0003c870,
+		0x0080013c,	0x009f710f,	0x009d03c2,	0x00880303,
+		0x0003c470,	0x0080013c,	0x00097103,	0x0003c270,
+		0x0080013c,	0x0088718d,	0x0003c170,	0x0080013c,
+		0x0003c1e5,	0x0083c0bf,	0x003a0018,	0x000000ee,
+		0x0083c0e5,	0x001ff70f,	0x001b0377,	0x00020f7a,
+		0x001f700f,	0x009d03c2,	0x00a90305,	0x00a80308,
+		0x00a9700d,	0x00a87012,	0x00000110,	0x001f7a0f,
+		0x008303f7,	0x0003c378,	0x00000161,	0x001fc10f,
+		0x001c03c4,	0x0091037a,	0x008303f7,	0x0003c378,
+		0x00000161,	0x001fc20f,	0x001c03c4,	0x0091037a,
+		0x008303f7,	0x0083c778,	0x00000161,	0x009fc30f,
+		0x001c03c4,	0x0091037a,	0x008303f7,	0x0083c778,
+		0x00000161,	0x001ff80f,	0x009b0376,	0x00110378,
+		0x008303f8,	0x0003c2e5,	0x003a0022,	0x008303bf,
+		0x003a0018,	0x000000ee,	0x0083c0e5,	0x00e10000,
+		0x000000ee,	0x0080017e,	0x00800181,	0x000001a8,
+		0x000001ab,	0x0083c872,	0x0000017a,	0x009f720f,
+		0x001c03c4,	0x00110372,	0x009d03c1,	0x009b03cd,
+		0x00820f72,	0x0000017a,	0x0003c4e5,	0x0083c0bf,
+		0x00ba0015,	0x0080016c,	0x0003c8e5,	0x00ba0016,
+		0x0080016c,	0x0083c0e5,	0x001ff70f,	0x009b0376,
+		0x00020f7c,	0x009f720f,	0x009d03c2,	0x00290304,
+		0x00280306,	0x00a97209,	0x0028720c,	0x00037cf7,
+		0x0003c37b,	0x0080019a,	0x00117cc1,	0x008303f7,
+		0x0003c37b,	0x0080019a,	0x00117cc2,	0x008303f7,
+		0x0083c77b,	0x0080019a,	0x00917cc3,	0x008303f7,
+		0x0083c77b,	0x0080019a,	0x009f810f,	0x009b0376,
+		0x0011037b,	0x00030381,	0x0003c082,	0x0003d689,
+		0x00420000,	0x00420000,	0x0083c182,	0x0083c9e5,
+		0x003a0022,	0x008303bf,	0x00ba0015,	0x0080016c,
+		0x0083cce5,	0x00ba0016,	0x0080016c,	0x0083c0e5,
+		0x00e10000,	0x000001ae,	0x001fc20f,	0x009b038a,
+		0x0083038a,	0x00420000,	0x001fc10f,	0x0091038a,
+		0x0083038a,	0x001afffe,	0x009b0386,	0x00830386,
+		0x00e10000,	0x001fc10f,	0x009b038a,	0x0083038a,
+		0x00420000,	0x001fc20f,	0x0091038a,	0x0083038a,
+		0x001afffd,	0x009b0386,	0x00830386,	0x00e10000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+	}, {	/* bank 7 */
+		0x0083c0ec,	0x0003c0eb,	0x0003c0ee,	0x0083c0ea,
+		0x0003c696,	0x00600158,	0x00ba0080,	0x008303b9,
+		0x0003c0ee,	0x0003c0eb,	0x0018ee00,	0x000303ee,
+		0x00ba0010,	0x001703ee,	0x00410011,	0x00600131,
+		0x0003c0ee,	0x009b55a1,	0x009703ce,	0x00c10015,
+		0x0083d498,	0x001fd30f,	0x009e03c8,	0x00830398,
+		0x0003d089,	0x00420000,	0x00420000,	0x00420000,
+		0x0003d299,	0x0083d298,	0x0083d297,	0x00420000,
+		0x00420000,	0x0018eb00,	0x000303eb,	0x00ba0800,
+		0x001703eb,	0x0041000a,	0x0003c0eb,	0x0003c0ee,
+		0x009b57a3,	0x00e0016c,	0x008303ef,	0x009b57a0,
+		0x00e0016c,	0x008303dc,	0x0018ee00,	0x000303ee,
+		0x001759ee,	0x00c1003b,	0x0003c0ee,	0x001fdf0f,
+		0x001703fa,	0x00410039,	0x001fc10f,	0x001efa03,
+		0x000303fa,	0x00600158,	0x00600131,	0x0085eb07,
+		0x0003c145,	0x0098ea00,	0x008303ea,	0x009748ea,
+		0x00410050,	0x0083c1eb,	0x008fdc0a,	0x001ba055,
+		0x0017c903,	0x00c10049,	0x0083c045,	0x0083c242,
+		0x00000050,	0x0003c245,	0x0003c042,	0x00000050,
+		0x001ba055,	0x0097c103,	0x00c10049,	0x00800046,
+		0x001ba355,	0x0017cc03,	0x00c10058,	0x001fc80f,
+		0x009ed303,	0x00030344,	0x0003c843,	0x00800061,
+		0x008fef06,	0x00420000,	0x00420000,	0x0083d344,
+		0x0083c043,	0x00800061,	0x0017c503,	0x00c1005b,
+		0x00000053,	0x009ba155,	0x000303f0,	0x001a0040,
+		0x0017f003,	0x00c1006e,	0x0083c296,	0x009fd20f,
+		0x0019c103,	0x00830398,	0x00420000,	0x00420000,
+		0x00420000,	0x0083d298,	0x0003c696,	0x009ba755,
+		0x00175a03,	0x00410078,	0x009a000a,	0x009ed303,
+		0x00830346,	0x009a000a,	0x00030347,	0x00800080,
+		0x000fa704,	0x0003d346,	0x0003c047,	0x00800080,
+		0x009ba755,	0x0097c203,	0x00c10079,	0x00000072,
+		0x009fd20f,	0x00110344,	0x00830398,	0x009fd20f,
+		0x00910345,	0x00830397,	0x009fd20f,	0x00910346,
+		0x00030399,	0x0003d089,	0x00420000,	0x00420000,
+		0x0003d299,	0x0083d298,	0x0083d297,	0x0088de30,
+		0x001a000d,	0x009e8303,	0x00830383,	0x0003cc4b,
+		0x001c58c5,	0x0003034d,	0x009e834b,	0x00830383,
+		0x001c4bc1,	0x0003034b,	0x00174b4d,	0x00a000a0,
+		0x00420000,	0x00420000,	0x00420000,	0x00000096,
+		0x00600119,	0x00a8e371,	0x00836389,	0x00600119,
+		0x0028e36e,	0x00836389,	0x00600119,	0x0028e36b,
+		0x00836389,	0x00600119,	0x0028e368,	0x00836389,
+		0x00600119,	0x00a8e365,	0x00836389,	0x00600119,
+		0x0028e362,	0x0091834b,	0x00830383,	0x009d4bc1,
+		0x0003034b,	0x00174bc9,	0x00a000bb,	0x00420000,
+		0x00420000,	0x00420000,	0x000000b1,	0x001a001f,
+		0x00918303,	0x00830383,	0x008000d0,	0x00600119,
+		0x0028e352,	0x00836389,	0x00600119,	0x0028e34f,
+		0x00836389,	0x00600119,	0x0028e34c,	0x00836389,
+		0x00600119,	0x0028e349,	0x00836389,	0x00600119,
+		0x0028e346,	0x00836389,	0x00600119,	0x0028e343,
+		0x009140ca,	0x00115c03,	0x0003038e,	0x001e41c5,
+		0x001e0348,	0x00030390,	0x001fc80f,	0x00910351,
+		0x00830391,	0x00830392,	0x009fd20f,	0x00910343,
+		0x00830398,	0x009fd20f,	0x00110342,	0x00830397,
+		0x009fd20f,	0x00110347,	0x00030399,	0x0083cbf9,
+		0x00420000,	0x00420000,	0x00420000,	0x0003c1b5,
+		0x00420000,	0x00420000,	0x00420000,	0x0003d089,
+		0x00420000,	0x00420000,	0x0083d297,	0x0083d298,
+		0x0003d299,	0x0083408e,	0x00034190,	0x009fc50f,
+		0x009903c9,	0x00910351,	0x00830391,	0x00830392,
+		0x0003cff9,	0x00420000,	0x00420000,	0x00420000,
+		0x0003c2b5,	0x00420000,	0x00420000,	0x00420000,
+		0x0003d089,	0x00420000,	0x00420000,	0x0003d5b5,
+		0x00420000,	0x00420000,	0x0083cef9,	0x0098ec00,
+		0x008303ec,	0x009a0050,	0x009703ec,	0x0041010e,
+		0x00035886,	0x0003c0db,	0x008b8504,	0x00000028,
+		0x00420000,	0x00420000,	0x0083c694,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x003a0041,	0x008303e0,	0x001f700f,
+		0x001c03c4,	0x00110372,	0x000303e4,	0x00a8e38d,
+		0x0003c2e3,	0x0024860b,	0x0003c07e,	0x00800124,
+		0x00acda02,	0x00e10000,	0x003a0009,	0x0099037e,
+		0x00820f7e,	0x00177ee2,	0x0041012c,	0x00800124,
+		0x0003c1e3,	0x00ba1000,	0x00110395,	0x00030395,
+		0x00e10000,	0x009ba155,	0x008303e9,	0x009a0055,
+		0x0097e903,	0x0041013b,	0x0084b90b,	0x001fc10f,
+		0x009eb903,	0x008303b9,	0x00800141,	0x001754e9,
+		0x00c10141,	0x0017b957,	0x00200141,	0x0098b900,
+		0x008303b9,	0x009e55c4,	0x0097b903,	0x0041014c,
+		0x0004ff13,	0x009fff0f,	0x009e03c1,	0x000303ff,
+		0x001fb90f,	0x001903c8,	0x008303b9,	0x00000157,
+		0x0099cc55,	0x009703b9,	0x00410157,	0x009fff0f,
+		0x009703c7,	0x00410157,	0x0018ff00,	0x000303ff,
+		0x001fb90f,	0x009e03c8,	0x008303b9,	0x00e10000,
+		0x00930000,	0x001f8761,	0x000303f6,	0x001a0160,
+		0x001e03f6,	0x000303f6,	0x0017d103,	0x00410162,
+		0x0083d1fb,	0x0000016b,	0x001a0094,	0x0017f603,
+		0x00410168,	0x001a0094,	0x008303fb,	0x0000016b,
+		0x0083f6fb,	0x00420000,	0x00420000,	0x00e10000,
+		0x00ae8005,	0x000f0303,	0x001e035f,	0x00e10000,
+		0x00995f03,	0x00e10000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x000303be,	0x00420000,
+		0x00420000,	0x00420000,	0x002fbf00,	0x00aabf85,
+		0x00e10000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+		0x00420000,	0x00420000,	0x00420000,	0x00420000,
+	}
+};
+
+/**
+ * This other microcode image goes into bank 7 starting at address 0x8000
+ */
+static uint32_t cs4321_microcode_image_other[] = {
+	0x8f101210,	0x8f131313,	0x00000000,	0x00000000,
+	0x00000000,	0x00000000,	0x00000000,	0x00000000,
+	0x00000300,	0x00009101,	0x80000e00,	0x0000ffff,
+	0x00000000,	0x00000000,	0x00000020,	0x7fffffff,
+
+	0x8000c350,	0x00008000,	0x00000000,	0x00000a0a,
+	0x00000064,	0x0000007f,	0x0000003a,	0x000000ff,
+	0x00000100,	0x00000032,	0x00000018,	0x00000013,
+	0x0000ff00,	0x00000028,	0x00000000,	0x00000080,
+
+	0x00000000,	0x00f9ac04,	0x0a426b48,	0x800019bc,
+	0x80206cc8,	0x800014c0,	0x0a764c88,	0x015fcf7a,
+	0x00000000,	0x00000000,	0x00000000,	0x00000000,
+	0x00000000,	0x00000000,	0x00000000,	0x00000000,
+
+	0x00000008,	0x0000000f,	0x00000008,	0x00000000,
+	0x00000000,	0x00000000,	0xfffffff0,	0xffffff0f,
+	0x00000003,	0x00000000,	0x00000000,	0x00000003,
+	0x00000000,	0x20000000,	0x00000000,	0x00000000
+};
+
+/**
+ * The following is used after loading the firmware into all 8 banks for some
+ * post initialization.  Many of these registers are undocumented.
+ * The first column is the address,the second column is the value.
+ * Comments contain the register name if known.
+ */
+static struct cs4321_reg_modify cs4321_post_ucode_load_init[] = {
+	{CS4321_MSEQ_BANKSELECT, 0, 0x0000},	/* Switch back to bank 0 */
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_CPB, 0, 0x2003},
+	{CS4321_LINE_SDS_COMMON_PRBSCHK0_CONFIG, 0, 0x2001},
+	{0x03d4, 0, 0x0100},
+	{0x03d5, 0, 0x00c0},
+	{0x03d3, 0, 0x2919},
+	{CS4321_MSEQ_LEAK_INTERVAL_FFE, 0, 0x8020},
+	{0x021d, 0, 0x8040},
+	{0x021e, 0, 0x8040},
+	{0x03d0, 0, 0x0600},
+	{0x0605, 0, 0x1d00},
+	{0x0231, 0, 0x8f05},
+	{CS4321_GLOBAL_UCODE_VERSION_LRM, 0, 0x0020},
+	{CS4321_GLOBAL_UCODE_VERSION_SR, 0, 0x0021},
+	{CS4321_GLOBAL_UCODE_VERSION_CX1, 0, 0x0020},
+	{CS4321_GLOBAL_UCODE_VERSION_SMF, 0, 0x0100},
+	{CS4321_GLOBAL_UCODE_VERSION_ZR, 0, 0x0020},
+	{CS4321_HOST_SDS_COMMON_STX0_TX_OUTPUT_CTRLA, 0, 0x101b},
+	{CS4321_HOST_SDS_COMMON_STX0_TX_OUTPUT_CTRLB, 0, 0xc010},
+	{CS4321_LINE_SDS_COMMON_STX0_TX_OUTPUT_CTRLA, 0, 0x0808},
+	{CS4321_LINE_SDS_COMMON_STX0_TX_OUTPUT_CTRLB, 0, 0x0000},
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_CPA, 0, 0x0055},
+	{0x0622, 0, 0x0001},
+	{0x0521, 0, 0x0001},
+	{0x0300, 0, 0x0008},
+	{0x0308, 0, 0x00e2},
+	{0x0310, 0, 0x00d5},
+	{0x0318, 0, 0x0076},
+	{0x0320, 0, 0x0000},
+	{0x0328, 0, 0x00f0},
+	{0x0338, 0, 0x00f3},
+	{0x0330, 0, 0x00f3},
+	{0x0340, 0, 0x0000},
+	{0x0348, 0, 0x000a},
+	{0x0350, 0, 0x0000},
+	{0x0358, 0, 0x00fc},
+	{0x0360, 0, 0x0000},
+	{0x0301, 0, 0x0008},
+	{0x0309, 0, 0x00ed},
+	{0x0311, 0, 0x00c6},
+	{0x0319, 0, 0x004f},
+	{0x0321, 0, 0x0000},
+	{0x0329, 0, 0x0000},
+	{0x0339, 0, 0x00fd},
+	{0x0331, 0, 0x00fd},
+	{0x0341, 0, 0x0006},
+	{0x0349, 0, 0x0000},
+	{0x0351, 0, 0x000b},
+	{0x0359, 0, 0x0002},
+	{0x0361, 0, 0x0000},
+	{0x0302, 0, 0x0000},
+	{0x030a, 0, 0x0040},
+	{0x0312, 0, 0x00d0},
+	{0x031a, 0, 0x006e},
+	{0x0322, 0, 0x0000},
+	{0x032a, 0, 0x00dc},
+	{0x033a, 0, 0x00d7},
+	{0x0332, 0, 0x00d7},
+	{0x0342, 0, 0x00e6},
+	{0x034a, 0, 0x000c},
+	{0x0352, 0, 0x00fd},
+	{0x035a, 0, 0x0001},
+	{0x0362, 0, 0x0000},
+	{0x0303, 0, 0x0000},
+	{0x030b, 0, 0x00f8},
+	{0x0313, 0, 0x0000},
+	{0x031b, 0, 0x0064},
+	{0x0323, 0, 0x0000},
+	{0x032b, 0, 0x00db},
+	{0x0333, 0, 0x00e6},
+	{0x033b, 0, 0x00e6},
+	{0x0343, 0, 0x00f0},
+	{0x034b, 0, 0x0010},
+	{0x0353, 0, 0x00f8},
+	{0x035b, 0, 0x00f7},
+	{0x0363, 0, 0x0000},
+	{0x0304, 0, 0x0000},
+	{0x030c, 0, 0x0000},
+	{0x0314, 0, 0x0000},
+	{0x031c, 0, 0x0070},
+	{0x0324, 0, 0x0000},
+	{0x032c, 0, 0x0000},
+	{0x033c, 0, 0x0000},
+	{0x0334, 0, 0x0000},
+	{0x0344, 0, 0x0000},
+	{0x034c, 0, 0x0000},
+	{0x0354, 0, 0x0000},
+	{0x035c, 0, 0x0000},
+	{0x0364, 0, 0x0000},
+	{0x0305, 0, 0x0000},
+	{0x030d, 0, 0x00d4},
+	{0x0315, 0, 0x0000},
+	{0x031d, 0, 0x0077},
+	{0x0325, 0, 0x0000},
+	{0x032d, 0, 0x00b7},
+	{0x033d, 0, 0x00f8},
+	{0x0335, 0, 0x00f8},
+	{0x0345, 0, 0x0003},
+	{0x034d, 0, 0x00fd},
+	{0x0355, 0, 0x00fa},
+	{0x035d, 0, 0x00fc},
+	{0x0365, 0, 0x0000},
+	{0x0306, 0, 0x00f5},
+	{0x030e, 0, 0x0040},
+	{0x0316, 0, 0x0000},
+	{0x031e, 0, 0x00ee},
+	{0x0326, 0, 0x0000},
+	{0x032e, 0, 0x0000},
+	{0x0336, 0, 0x0000},
+	{0x033e, 0, 0x0000},
+	{0x0346, 0, 0x0000},
+	{0x034e, 0, 0x0000},
+	{0x0356, 0, 0x0000},
+	{0x035e, 0, 0x0000},
+	{0x0366, 0, 0x0000},
+	{0x0307, 0, 0x00f9},
+	{0x030f, 0, 0x0060},
+	{0x0317, 0, 0x0000},
+	{0x031f, 0, 0x0000},
+	{0x0327, 0, 0x0000},
+	{0x032f, 0, 0x0000},
+	{0x0337, 0, 0x0000},
+	{0x033f, 0, 0x0000},
+	{0x0347, 0, 0x0000},
+	{0x034f, 0, 0x0000},
+	{0x0357, 0, 0x0000},
+	{0x035f, 0, 0x0000},
+	{0x0367, 0, 0x0000},
+	{0x0203, 0, 0xfe03},
+	{0x03d2, 0, 0x0000},
+	{CS4321_DSP_SDS_SERDES_SRX_DFE0_SELECT, 0, 0x0001},
+	{0x022f, 0, 0x0004},
+	{0x040f, 0, 0xedcf},
+	{CS4321_DSP_SDS_DSP_COEF_LARGE_LEAK, 0, 0x0002},
+	{0x0408, 0, 0xffff},
+	{0x022b, 0, 0x00b0},
+	{CS4321_MSEQ_SERDES_PARAM_LSB, 0, 0x0603},
+	{0x0227, 0, 0x0000},
+	{0x0404, 0, 0xdfff},
+	{CS4321_DSP_SDS_SERDES_SRX_FFE_DELAY_CTRL, 0, 0xf048},
+	{CS4321_MSEQ_SPARE21_LSB, 0, 0x0000},
+	{CS4321_MSEQ_SPARE23_LSB, 0, 0x0002},
+	{CS4321_MSEQ_SPARE15_LSB, 0, 0x000f},
+	{CS4321_MSEQ_SPARE2_LSB, 0, 0x0005},
+	{CS4321_DSP_SDS_SERDES_SRX_DAC_ENABLEB_LSB, 0, 0xd000},
+	{0x020c, 0, 0xf090},
+	{0x0537, 0, 0x0136},
+	{0x0536, 0, 0x0136},
+	{0x0510, 0, 0x0136},
+	{0x050f, 0, 0x0136},
+	{CS4321_LINE_SDS_COMMON_TXVCO0_CONTROL, 0, 0xa002},
+	{CS4321_LINE_SDS_COMMON_TXVCO0_CONTROL, 0, 0x2002},
+	{CS4321_LINE_SDS_COMMON_RXVCO0_CONTROL, 0, 0xa002},
+	{CS4321_LINE_SDS_COMMON_RXVCO0_CONTROL, 0, 0x2002},
+	{CS4321_MSEQ_COEF_INIT_SEL, 0, 0x0006},
+	{CS4321_MSEQ_COEF_DSP_DRIVE128, 0, 0x0134},
+	{CS4321_HOST_ML_SDS_COMMON_SRX0_RX_CONFIG, 0, 0x0020},
+	{CS4321_HOST_ML_SDS_COMMON_STXP0_TX_PWRDN, 0, 0x0100},
+	{CS4321_DSP_SDS_SERDES_SRX_DAC_BIAS_SELECT0_MSB, 0, 0x0020},
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_CONFIG, 0, 0x1200},
+	{CS4321_MSEQ_SPARE4_LSB, 0, 0x0000},
+	{CS4321_MSEQ_BANKSELECT, 0, 0x0000},
+	{CS4321_GLOBAL_UCODE_TIMESTAMP2, 0, 0x1412},
+	{CS4321_GLOBAL_UCODE_TIMESTAMP1, 0, 0x2011},
+	{CS4321_GLOBAL_UCODE_TIMESTAMP0, 0, 0x0929},
+	{CS4321_MSEQ_ENABLE_LSB, 0, 0xfe03},
+	{CS4321_MSEQ_BANKSELECT, 0, 0x0000},
+	{CS4321_GLOBAL_DWNLD_CHECKSUM_CTRL, 0, 0x0000},
+	{CS4321_GLOBAL_DWNLD_CHECKSUM_SW, 0, 0xf574},
+	{0}
+};
diff --git a/drivers/net/phy/cs4321.c b/drivers/net/phy/cs4321.c
new file mode 100644
index 000000000000..f45106c7857f
--- /dev/null
+++ b/drivers/net/phy/cs4321.c
@@ -0,0 +1,1521 @@
+/*
+ *    Based on code from Cortina Systems, Inc.
+ *
+ *    Copyright (C) 2011 by Cortina Systems, Inc.
+ *    Copyright (C) 2011 - 2012 Cavium, Inc.
+ *
+ *    This program is free software; you can redistribute it and/or modify
+ *    it under the terms of the GNU General Public License as published by
+ *    the Free Software Foundation; either version 2 of the License, or
+ *    (at your option) any later version.
+ *
+ *    This program is distributed in the hope that it will be useful,
+ *    but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *    GNU General Public License for more details.
+ *
+ */
+
+#include <linux/module.h>
+#include <linux/delay.h>
+#include <linux/phy.h>
+#include <linux/of.h>
+
+#define CS4321_API_VERSION_MAJOR       3
+#define CS4321_API_VERSION_MINOR       0
+#define CS4321_API_VERSION_UPDATE      113
+
+enum cs4321_host_mode {
+	RXAUI,
+	XAUI,
+	SGMII
+};
+
+struct cs4321_private {
+	enum cs4321_host_mode mode;
+};
+
+struct cs4321_reg_modify {
+	u16 reg;
+	u16 mask_bits;
+	u16 set_bits;
+};
+
+struct cs4321_multi_seq {
+	int reg_offset;
+	const struct cs4321_reg_modify *seq;
+};
+
+#include "cs4321-regs.h"
+#include "cs4321-ucode.h"
+
+static const struct cs4321_reg_modify cs4321_soft_reset_registers[] = {
+	/* Enable all the clocks */
+	{CS4321_GLOBAL_INGRESS_CLKEN, 0, 0xffff},
+	{CS4321_GLOBAL_INGRESS_CLKEN2, 0, 0xffff},
+	{CS4321_GLOBAL_EGRESS_CLKEN, 0, 0xffff},
+	{CS4321_GLOBAL_EGRESS_CLKEN2, 0, 0xffff},
+	/* Reset MPIF registers */
+	{CS4321_GLOBAL_MPIF_RESET_DOTREG, 0, 0x0},
+	/* Re-assert the reset */
+	{CS4321_GLOBAL_MPIF_RESET_DOTREG, 0, 0xffff},
+
+	/* Disable all the clocks */
+	{CS4321_GLOBAL_INGRESS_CLKEN, 0, 0x0},
+	{CS4321_GLOBAL_INGRESS_CLKEN2, 0, 0x0},
+	{CS4321_GLOBAL_EGRESS_CLKEN, 0, 0x0},
+	{CS4321_GLOBAL_EGRESS_CLKEN2, 0, 0x0},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_68xx_4_nic_init[] = {
+	/* Configure chip for common reference clock */
+	{CS4321_LINE_SDS_COMMON_STXP0_TX_CONFIG, 0, 0x2700},
+	/* Set GPIO3 to drive low to enable laser output*/
+	{CS4321_GPIO_GPIO3, 0, 0x11},
+
+	{0}
+};
+
+#define CS4321_API_VERSION_VALUE			\
+	(((CS4321_API_VERSION_MAJOR & 0xF) << 12) |	\
+	((CS4321_API_VERSION_MINOR & 0xF) << 8)  |	\
+	(CS4321_API_VERSION_UPDATE))
+
+static const struct cs4321_reg_modify cs4321_init_prefix_seq[] = {
+	/* MPIF DeAssert System Reset */
+	{CS4321_GLOBAL_MPIF_RESET_DOTREG, ~0x0001, 0},
+	{CS4321_GLOBAL_SCRATCH7, 0, CS4321_API_VERSION_VALUE},
+	/*
+	 * Make sure to stall the microsequencer before configuring
+	 * the path.
+	 */
+	{CS4321_GLOBAL_MSEQCLKCTRL, 0, 0x8004},
+	{CS4321_MSEQ_OPTIONS, 0, 0xf},
+	{CS4321_MSEQ_PC, 0, 0x0},
+	/*
+	 * Correct some of the h/w defaults that are incorrect.
+	 *
+	 * The default value of the bias current is incorrect and needs to
+	 * be corrected. This is normally done by Microcode but it doesn't
+	 * always run.
+	 */
+	{CS4321_DSP_SDS_SERDES_SRX_DAC_BIAS_SELECT0_MSB, 0, 0x20},
+	/*
+	 * By default need to power on the voltage monitor since it is required
+	 * by the temperature monitor and this is used by the microcode.
+	 */
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_CONFIG, 0, 0x0},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_ingress_local_timing_rxaui[] = {
+	{CS4321_HOST_SDS_COMMON_STX0_TX_CONFIG_LOCAL_TIMING, 0, 0x0001},
+	{CS4321_HOST_SDS_COMMON_STXP0_TX_CLKDIV_CTRL, 0, 0x4091},
+	{CS4321_HOST_SDS_COMMON_STXP0_TX_CLKOUT_CTRL, 0, 0x1864},
+	{CS4321_HOST_SDS_COMMON_STXP0_TX_CONFIG, 0, 0x090c},
+	{CS4321_HOST_SDS_COMMON_STXP0_TX_PWRDN, 0, 0x0000},
+	{CS4321_HOST_ML_SDS_COMMON_STXP0_TX_CLKDIV_CTRL, 0, 0x4019},
+	{CS4321_HOST_ML_SDS_COMMON_STXP0_TX_CONFIG, 0, 0x090c},
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, ~0x2, 0x0002},
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, ~0x2, 0x0000},
+
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_CONFIG, 0, 0x0000},
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_CPA, 0, 0x0057},
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_LOOP_FILTER, 0, 0x0007},
+
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, ~0x1, 0x0001},
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, ~0x1, 0x0000},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_egress_local_host_timing_mux_demux[] = {
+	/* DMUXPD on, MUXPD on, EYEMODE off */
+	{CS4321_HOST_SDS_COMMON_SRX0_RX_CONFIG, ~0x1300, 0},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_egress_local_timing_rxaui[] = {
+	{CS4321_HOST_SDS_COMMON_SRX0_RX_CLKDIV_CTRL, 0, 0x40d1},
+	{CS4321_HOST_SDS_COMMON_SRX0_RX_CONFIG, 0, 0x000c},
+	{CS4321_HOST_ML_SDS_COMMON_SRX0_RX_CLKDIV_CTRL, 0, 0x401d},
+	{CS4321_HOST_ML_SDS_COMMON_SRX0_RX_CONFIG, 0, 0x000c},
+	{CS4321_GLOBAL_EGRESS_SOFT_RESET, ~0x1, 0x0001},
+	{CS4321_GLOBAL_EGRESS_SOFT_RESET, ~0x1, 0x0000},
+	{CS4321_HOST_SDS_COMMON_STX0_TX_CONFIG_LOCAL_TIMING, 0, 0x0001},
+	{CS4321_HOST_SDS_COMMON_STXP0_TX_CLKOUT_CTRL, 0, 0x0864},
+	{CS4321_HOST_SDS_COMMON_STXP0_TX_LOOP_FILTER, 0, 0x0027},
+	{CS4321_HOST_SDS_COMMON_STXP0_TX_PWRDN, 0, 0x0000},
+	{CS4321_GLOBAL_EGRESS_SOFT_RESET, ~0x2, 0x0002},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_line_power_down[] = {
+	{CS4321_LINE_SDS_COMMON_STX0_TX_OUTPUT_CTRLA, 0, 0x0000},
+	{CS4321_LINE_SDS_COMMON_STX0_TX_OUTPUT_CTRLB, 0, 0x0000},
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_CONFIG, 0, 0x2040},
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_VCO_CTRL, 0, 0x01e7},
+	{CS4321_MSEQ_POWER_DOWN_LSB, 0, 0x0000},
+	{CS4321_DSP_SDS_SERDES_SRX_DAC_ENABLEB_MSB, 0, 0xffff},
+	{CS4321_DSP_SDS_SERDES_SRX_DAC_ENABLEB_LSB, 0, 0xffff},
+	{CS4321_DSP_SDS_SERDES_SRX_AGC_MISC, 0, 0x0705},
+	{CS4321_DSP_SDS_SERDES_SRX_DFE_MISC, 0, 0x002b},
+	{CS4321_DSP_SDS_SERDES_SRX_FFE_PGA_CTRL, 0, 0x0021},
+	{CS4321_DSP_SDS_SERDES_SRX_FFE_MISC, 0, 0x0013},
+	{CS4321_DSP_SDS_SERDES_SRX_FFE_INBUF_CTRL, 0, 0x0001},
+	{CS4321_DSP_SDS_SERDES_SRX_DFE0_SELECT, 0, 0x0001},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_ingress_rxaui_pcs_ra[] = {
+	/* Set fen_radj, rx_fen_xgpcs */
+	{CS4321_GLOBAL_INGRESS_FUNCEN, ~0x0081, 0x0081},
+	/* Set rx_en_radj, rx_en_xgpcs */
+	{CS4321_GLOBAL_INGRESS_CLKEN, ~0x0021, 0x0021},
+	/* Set tx_en_hif, tx_en_radj */
+	{CS4321_GLOBAL_INGRESS_CLKEN2, ~0x0120, 0x0120},
+
+	{CS4321_GLOBAL_HOST_MULTILANE_CLKSEL, 0, 0x8000},
+	{CS4321_GLOBAL_HOST_MULTILANE_FUNCEN, 0, 0x0006},
+
+	{CS4321_GLOBAL_REF_SOFT_RESET, 0, 0xffff},
+	{CS4321_GLOBAL_REF_SOFT_RESET, 0, 0x0000},
+	/* MPIF DeAssert Ingress Reset */
+	{CS4321_GLOBAL_MPIF_RESET_DOTREG, ~0x0004, 0},
+
+	{CS4321_XGMAC_LINE_RX_CFG_COM, 0, 0x8010},
+	{CS4321_XGPCS_LINE_RX_RXCNTRL, 0, 0x5000},
+
+	{CS4321_RADJ_INGRESS_RX_NRA_MIN_IFG, 0, 0x0004},
+	{CS4321_RADJ_INGRESS_RX_NRA_SETTLE, 0, 0x0000},
+	{CS4321_RADJ_INGRESS_TX_ADD_FILL_CTRL, 0, 0xf001},
+	{CS4321_RADJ_INGRESS_TX_ADD_FILL_DATA0, 0, 0x0707},
+	{CS4321_RADJ_INGRESS_TX_ADD_FILL_DATA1, 0, 0x0707},
+	{CS4321_RADJ_INGRESS_TX_PRA_MIN_IFG, 0, 0x0004},
+	{CS4321_RADJ_INGRESS_TX_PRA_SETTLE, 0, 0x0000},
+	{CS4321_RADJ_INGRESS_MISC_RESET, 0, 0x0000},
+
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, 0, 0x0002},
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, 0, 0x0000},
+	{CS4321_RADJ_INGRESS_MISC_RESET, 0, 0x0000},
+
+	{CS4321_PM_CTRL, 0, 0x0000},
+	{CS4321_HIF_COMMON_TXCONTROL3, 0, 0x0010},
+
+	{CS4321_MSEQ_POWER_DOWN_LSB, 0, 0xe01f},
+
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_egress_rxaui_pcs_ra[] = {
+	/* Set tx_fen_xgpcs, fen_radj */
+	{CS4321_GLOBAL_EGRESS_FUNCEN, ~0x0180, 0x0180},
+	/* Set rx_en_hif, rx_en_radj */
+	{CS4321_GLOBAL_EGRESS_CLKEN, ~0x0120, 0x0120},
+	/* Set tx_en_radj, tx_en_xgpcs */
+	{CS4321_GLOBAL_EGRESS_CLKEN2, ~0x0021, 0x0021},
+
+	{CS4321_GLOBAL_HOST_MULTILANE_CLKSEL, 0, 0x8000},
+	{CS4321_GLOBAL_HOST_MULTILANE_FUNCEN, 0, 0x0006},
+
+	{CS4321_GLOBAL_REF_SOFT_RESET, 0, 0xffff},
+	{CS4321_GLOBAL_REF_SOFT_RESET, 0, 0x0000},
+	/* MPIF DeAssert Egress Reset */
+	{CS4321_GLOBAL_MPIF_RESET_DOTREG, ~0x0002, 0},
+
+	{CS4321_XGMAC_LINE_TX_CFG_COM, 0, 0xc000},
+	{CS4321_XGMAC_LINE_TX_CFG_TX_IFG, 0, 0x0005},
+	{CS4321_XGPCS_LINE_TX_TXCNTRL, 0, 0x0000},
+	{CS4321_XGRS_LINE_TX_TXCNTRL, 0, 0xc000},
+
+	{CS4321_RADJ_EGRESS_RX_NRA_MIN_IFG, 0, 0x0004},
+	{CS4321_RADJ_EGRESS_RX_NRA_SETTLE, 0, 0x0000},
+	{CS4321_RADJ_EGRESS_TX_ADD_FILL_CTRL, 0, 0xf001},
+	{CS4321_RADJ_EGRESS_TX_ADD_FILL_DATA0, 0, 0x0707},
+	{CS4321_RADJ_EGRESS_TX_ADD_FILL_DATA1, 0, 0x0707},
+	{CS4321_RADJ_EGRESS_TX_PRA_MIN_IFG, 0, 0x0004},
+	{CS4321_RADJ_EGRESS_TX_PRA_SETTLE, 0, 0x0000},
+	{CS4321_RADJ_EGRESS_MISC_RESET, 0, 0x0000},
+
+	{CS4321_PM_CTRL, 0, 0x0000},
+	{CS4321_HIF_COMMON_TXCONTROL3, 0, 0x0010},
+	{CS4321_MSEQ_POWER_DOWN_LSB, 0, 0xe01f},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_ingress_line_rx_1g[] = {
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_CLKDIV_CTRL, 0, 0x3023},
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_LOOP_FILTER, 0, 0x0007},
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_CPA, 0, 0x0077},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_ingress_host_rx_1g[] = {
+	{CS4321_HOST_SDS_COMMON_STXP0_TX_CLKOUT_CTRL, 0, 0x1806},
+	{CS4321_LINE_SDS_COMMON_RXVCO0_CONTROL, (uint16_t)~0x8000, 0x8000},
+	{CS4321_LINE_SDS_COMMON_RXVCO0_CONTROL, (uint16_t)~0x8000, 0x0000},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_egress_line_rx_1g[] = {
+	{CS4321_LINE_SDS_COMMON_STXP0_TX_CLKOUT_CTRL, 0, 0x1806},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_egress_host_rx_1g[] = {
+	{CS4321_HOST_SDS_COMMON_SRX0_RX_CLKDIV_CTRL, 0, 0x3023},
+	{CS4321_HOST_SDS_COMMON_SRX0_RX_LOOP_FILTER, 0, 0x0007},
+	{CS4321_HOST_SDS_COMMON_SRX0_RX_CPA, 0, 0x0077},
+	{CS4321_HOST_SDS_COMMON_RXVCO0_CONTROL, (uint16_t)~0x8000, 0x8000},
+	{CS4321_HOST_SDS_COMMON_RXVCO0_CONTROL, (uint16_t)~0x8000, 0x0000},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_egress_line_through_timing_1g[] = {
+	{CS4321_LINE_SDS_COMMON_TXELST0_CONTROL, 0, 0x0000},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_egress_host_through_timing_1g[] = {
+	{CS4321_HOST_SDS_COMMON_TXELST0_CONTROL, 0, 0x0000},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_enable_aneg_1g[] = {
+	/* Enable auto negotiation and restart it */
+	{CS4321_GIGEPCS_LINE_DEV_ABILITY, 0, 0x1a0},
+	{CS4321_GIGEPCS_LINE_CONTROL, 0, 0x1340},
+	{CS4321_GIGEPCS_HOST_DEV_ABILITY, 0, 0x1a0},
+	{CS4321_GIGEPCS_HOST_CONTROL, 0, 0x1340},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_ingress_through_timing_mux_demux[] = {
+	/* MUXPD on, EYE monitor on */
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_CONFIG, ~0x1200, 0},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_egress_through_timing_mux_demux[] = {
+	/* DMUXPD on, MUXPD on, EYE monitor on */
+	{CS4321_HOST_SDS_COMMON_SRX0_RX_CONFIG, ~0x1300, 0},
+	{0},
+};
+
+static const struct cs4321_reg_modify cs4321_init_dpath_ingress_ra_1g[] = {
+	/* ren_fen_gepcs = 1, fen_radj = 1, tx_fen_gepcs = 1 */
+	{CS4321_GLOBAL_INGRESS_FUNCEN, ~0x484, 0x0484},
+	/* rx_en_gepcs = 1, rx_en_radj = 1, rx_en_xgrs = 0, rx_en_xgpcs = 0 */
+	{CS4321_GLOBAL_INGRESS_CLKEN, ~0x002D, 0x0024},
+	/* rx_en_gepcs = 1, rx_en_radj = 1, rx_en_xgrs = 0, rx_en_xgpcs = 0 */
+	{CS4321_GLOBAL_INGRESS_CLKEN2, ~0x002D, 0x0024},
+	/* DeAassert MPIF  ingress reset */
+	{CS4321_GLOBAL_MPIF_RESET_DOTREG, ~0x0004, 0x0000},
+	/* Remove Line Rx/Host TX PCS Reset */
+	/* line_rx_sr = 0, host_tx_sr = 0 */
+	{CS4321_GLOBAL_GIGEPCS_SOFT_RESET, ~0x0201, 0x0000},
+	/* set nra_in_pairs */
+	{CS4321_RADJ_INGRESS_RX_NRA_EXTENT, 0, 0x0011},
+	{CS4321_RADJ_INGRESS_TX_PRA_EXTENT, 0, 0x0011},
+	/* Remove RA Reset */
+	{CS4321_RADJ_INGRESS_MISC_RESET, 0, 0x0000},
+	/* Remove PM Reset */
+	{CS4321_PM_CTRL, 0, 0x0000},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_dpath_egress_ra_1g[] = {
+	/* ren_fen_gepcs = 1, fen_radj = 1, tx_fen_gepcs = 1 */
+	{CS4321_GLOBAL_EGRESS_FUNCEN, ~0x484, 0x0484},
+	/* rx_en_gepcs = 1, rx_en_radj = 1, rx_en_xgrs = 0, rx_en_xgpcs = 0 */
+	{CS4321_GLOBAL_EGRESS_CLKEN, ~0x002D, 0x0024},
+	/* rx_en_gepcs = 1, rx_en_radj = 1, rx_en_xgrs = 0, rx_en_xgpcs = 0 */
+	{CS4321_GLOBAL_EGRESS_CLKEN2, ~0x002D, 0x0024},
+	/* DeAassert MPIF  ingress reset */
+	{CS4321_GLOBAL_MPIF_RESET_DOTREG, ~0x0002, 0x0000},
+	/* Remove Line Rx/Host TX PCS Reset */
+	/* line_tx_sr = 0, host_rx_sr = 0 */
+	{CS4321_GLOBAL_GIGEPCS_SOFT_RESET, ~0x0102, 0x0000},
+	/* set nra_in_pairs */
+	{CS4321_RADJ_EGRESS_RX_NRA_EXTENT, 0, 0x0011},
+	{CS4321_RADJ_EGRESS_TX_PRA_EXTENT, 0, 0x0011},
+	/* Remove RA Reset */
+	{CS4321_RADJ_EGRESS_MISC_RESET, 0, 0x0000},
+	/* Remove PM Reset */
+	{CS4321_PM_CTRL, 0, 0x0000},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_resync_vcos_1g[] = {
+	{CS4321_HOST_SDS_COMMON_RXVCO0_CONTROL,  (u16)~0x8000, 0x8000},
+	{CS4321_HOST_SDS_COMMON_RXVCO0_CONTROL,  (u16)~0x8000, 0},
+
+	{CS4321_HOST_SDS_COMMON_TXVCO0_CONTROL,  (u16)~0x8000, 0x8000},
+	{CS4321_HOST_SDS_COMMON_TXVCO0_CONTROL,  (u16)~0x8000, 0},
+
+	{CS4321_LINE_SDS_COMMON_RXVCO0_CONTROL,  (u16)~0x8000, 0x8000},
+	{CS4321_LINE_SDS_COMMON_RXVCO0_CONTROL,  (u16)~0x8000, 0},
+
+	{CS4321_LINE_SDS_COMMON_TXVCO0_CONTROL,  (u16)~0x8000, 0x8000},
+	{CS4321_LINE_SDS_COMMON_TXVCO0_CONTROL,  (u16)~0x8000, 0},
+
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_soft_reset[] = {
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, 0, 0x0003},
+	{CS4321_GLOBAL_EGRESS_SOFT_RESET, 0, 0x0003},
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, 0, 0x0000},
+	{CS4321_GLOBAL_EGRESS_SOFT_RESET, 0, 0x0000},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_line_if_mode_none[] = {
+	/* Stall the microsequencer */
+	{CS4321_GLOBAL_MSEQCLKCTRL, 0, (uint16_t)0x8004},
+	{CS4321_MSEQ_OPTIONS, 0, 0x000f},
+	{CS4321_MSEQ_PC, 0, 0x0000},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_unlock_tx_elastic_store_host[] = {
+	{CS4321_LINE_SDS_COMMON_TXELST0_CONTROL, 0, 0x0000},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_rate_adj_1g[] = {
+	{CS4321_RADJ_INGRESS_RX_NRA_MIN_IFG, 0, 0x0005},
+	{CS4321_RADJ_INGRESS_TX_PRA_MIN_IFG, 0, 0x0005},
+	{CS4321_RADJ_EGRESS_RX_NRA_MIN_IFG, 0, 0x0005},
+	{CS4321_RADJ_EGRESS_TX_PRA_MIN_IFG, 0, 0x0005},
+	{0}
+};
+
+/**
+ * Initializes the host divider
+ *
+ * @see cs4321_init_line_frac_1g
+ */
+static const struct cs4321_reg_modify cs4321_init_host_frac_1g[] = {
+	/* Initialize host divider, VCO rate: 10000, pilot: 100 */
+	{CS4321_HOST_SDS_COMMON_FRAC0_RESET, 0, 0},
+	/* Set the RDIV_SEL field to Fractional-N */
+	{CS4321_HOST_SDS_COMMON_SRX0_RX_CLKDIV_CTRL, 0xff0f, 0x0070},
+	/* Turn on the frac-N clock: provide SRX_PILOT */
+	{CS4321_HOST_SDS_COMMON_FRAC0_EN, 0, 1},
+	/* Setup to use a 24 bit accumulator */
+	{CS4321_HOST_SDS_COMMON_FRAC0_WIDTH,
+	0, CS4321_FRACDIV_ACCUM_WIDTH_24BIT},
+	/* floor(10000.0 / 8 / 100.0) = floor(12.5) */
+	{CS4321_HOST_SDS_COMMON_FRAC0_INTDIV, 0, 12},
+	/* (12.5 - 12) * 0x1000000 = 0x800000 */
+	/* lower 16-bits */
+	{CS4321_HOST_SDS_COMMON_FRAC0_NUMERATOR0, 0, 0},
+	/* upper 8-bits */
+	{CS4321_HOST_SDS_COMMON_FRAC0_NUMERATOR1, 0, 0x80},
+	/* 0.8GHz clock */
+	{CS4321_HOST_SDS_COMMON_FRAC0_1P6G_EN, 0, 1},
+	/* CONFIGure stage 1 preload value */
+	{CS4321_HOST_SDS_COMMON_FRAC0_STAGE1PRELOAD0, 0, 0x5DC6},
+	{CS4321_HOST_SDS_COMMON_FRAC0_STAGE1PRELOAD1, 0, 0x34},
+	/* CONFIGure stage 2 preload value */
+	{CS4321_HOST_SDS_COMMON_FRAC0_STAGE2PRELOAD0, 0, 0x5DC6},
+	{CS4321_HOST_SDS_COMMON_FRAC0_STAGE2PRELOAD1, 0, 0x34},
+	/* CONFIGure stage 3 preload value */
+	{CS4321_HOST_SDS_COMMON_FRAC0_STAGE3PRELOAD0, 0, 0x5DC6},
+	{CS4321_HOST_SDS_COMMON_FRAC0_STAGE3PRELOAD1, 0, 0x34},
+	/* Enable stage 1/2 but stage 3 is not necessary */
+	{CS4321_HOST_SDS_COMMON_FRAC0_STAGE1_EN, 0, 1},
+	{CS4321_HOST_SDS_COMMON_FRAC0_STAGE2_EN, 0, 1},
+	{CS4321_HOST_SDS_COMMON_FRAC0_STAGE3_EN, 0, 0},
+	/* Bring fractional divider out of reset */
+	{CS4321_HOST_SDS_COMMON_FRAC0_RESET, 0, 1},
+	{CS4321_HOST_SDS_COMMON_FRAC0_RESET, 0, 0},
+
+	/* Re-trigger VCO coarse tuning */
+	{CS4321_HOST_SDS_COMMON_RXVCO0_CONTROL, 0x7FFF, 0x8000},
+	{CS4321_HOST_SDS_COMMON_RXVCO0_CONTROL, 0x7FFF, 0},
+	{0},
+};
+
+/**
+ * Initializes the line divider
+ *
+ * @see cs4321_init_host_frac_1g
+ */
+static const struct cs4321_reg_modify cs4321_init_line_frac_1g[] = {
+	/* Initialize line divider, VCO rate: 10000, pilot: 100 */
+	{CS4321_LINE_SDS_COMMON_FRAC0_RESET, 0, 0},
+	/* Set the RDIV_SEL field to Fractional-N */
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_CLKDIV_CTRL, 0xff0f, 0x0070},
+	/* Turn on the frac-N clock: provide SRX_PILOT */
+	{CS4321_LINE_SDS_COMMON_FRAC0_EN, 0, 1},
+	/* Setup to use a 24 bit accumulator */
+	{CS4321_LINE_SDS_COMMON_FRAC0_WIDTH,
+		0, CS4321_FRACDIV_ACCUM_WIDTH_24BIT},
+	/* floor(10000.0 / 8 / 100.0) = floor(12.5) */
+	{CS4321_LINE_SDS_COMMON_FRAC0_INTDIV, 0, 12},
+	/* (12.5 - 12) * 0x1000000 = 0x800000 */
+	/* lower 16-bits */
+	{CS4321_LINE_SDS_COMMON_FRAC0_NUMERATOR0, 0, 0},
+	/* upper 8-bits */
+	{CS4321_LINE_SDS_COMMON_FRAC0_NUMERATOR1, 0, 0x80},
+	/* CONFIGure stage 1 preload value */
+	{CS4321_LINE_SDS_COMMON_FRAC0_STAGE1PRELOAD0, 0, 0x5DC6},
+	{CS4321_LINE_SDS_COMMON_FRAC0_STAGE1PRELOAD1, 0, 0x34},
+	/* CONFIGure stage 2 preload value */
+	{CS4321_LINE_SDS_COMMON_FRAC0_STAGE2PRELOAD0, 0, 0x5DC6},
+	{CS4321_LINE_SDS_COMMON_FRAC0_STAGE2PRELOAD1, 0, 0x34},
+	/* CONFIGure stage 3 preload value */
+	{CS4321_LINE_SDS_COMMON_FRAC0_STAGE3PRELOAD0, 0, 0x5DC6},
+	{CS4321_LINE_SDS_COMMON_FRAC0_STAGE3PRELOAD1, 0, 0x34},
+	/* Don't need dithering enabled */
+	{CS4321_LINE_SDS_COMMON_FRAC0_DITHER_EN, 0, 0},
+	{CS4321_LINE_SDS_COMMON_FRAC0_DITHER_SEL, 0,
+	CS4321_FRACDIV_2EXP32_MINUS1},
+	/* Enable stage 1/2 but stage 3 is not necessary */
+	{CS4321_LINE_SDS_COMMON_FRAC0_STAGE1_EN, 0, 1},
+	{CS4321_LINE_SDS_COMMON_FRAC0_STAGE2_EN, 0, 1},
+	{CS4321_LINE_SDS_COMMON_FRAC0_STAGE3_EN, 0, 0},
+	/* Bring fractional divider out of reset */
+	{CS4321_LINE_SDS_COMMON_FRAC0_RESET, 0, 1},
+	{CS4321_LINE_SDS_COMMON_FRAC0_RESET, 0, 0},
+
+	/* Re-trigger VCO coarse tuning */
+	{CS4321_LINE_SDS_COMMON_RXVCO0_CONTROL, 0x7FFF, 0x8000},
+	{CS4321_LINE_SDS_COMMON_RXVCO0_CONTROL, 0x7FFF, 0},
+	{0},
+};
+
+static const struct cs4321_reg_modify cs4321_retrigger_vcos_1g[] = {
+	{CS4321_LINE_SDS_COMMON_TXVCO0_CONTROL, 0x7FFF, 0x8000},
+	{CS4321_LINE_SDS_COMMON_TXVCO0_CONTROL, 0x7FFF, 0x0000},
+	{CS4321_HOST_SDS_COMMON_TXVCO0_CONTROL, 0x7FFF, 0x8000},
+	{CS4321_HOST_SDS_COMMON_TXVCO0_CONTROL, 0x7FFF, 0x0000},
+	{CS4321_LINE_SDS_COMMON_RXVCO0_CONTROL, 0x7FFF, 0x8000},
+	{CS4321_LINE_SDS_COMMON_RXVCO0_CONTROL, 0x7FFF, 0x0000},
+	{CS4321_HOST_SDS_COMMON_RXVCO0_CONTROL, 0x7FFF, 0x8000},
+	{CS4321_HOST_SDS_COMMON_RXVCO0_CONTROL, 0x7FFF, 0x0000},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_global_timer_156_25[] = {
+	{CS4321_GLOBAL_GT_10KHZ_REF_CLK_CNT0, 0, 15625},
+	{CS4321_GLOBAL_GT_10KHZ_REF_CLK_CNT1, 0, 0},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_global_timer_100[] = {
+	{CS4321_GLOBAL_GT_10KHZ_REF_CLK_CNT0, 0, 10000},
+	{CS4321_GLOBAL_GT_10KHZ_REF_CLK_CNT1, 0, 0},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_mac_latency[] = {
+	{CS4321_MAC_LAT_CTRL_CONFIG, 0, 0},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_ref_clk_src_xaui_rxaui[] = {
+	/* Set edc_stxp_lptime_sel = 1, edc_stxp_pilot_sel = 7 */
+	{CS4321_GLOBAL_MISC_CONFIG, (u16)~0xe700, 0x2700},
+	/* Set STXP_PILOT_SEL = 7, STXP_LPTIME_SEL = 1 */
+	{CS4321_LINE_SDS_COMMON_STXP0_TX_CONFIG, (u16)~0xe700, 0x2700},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_ref_clk_src[] = {
+	/* Set edc_stxp_lptime_sel = 1, edc_stxp_pilot_sel = 7 */
+	{CS4321_GLOBAL_MISC_CONFIG, (u16)~0xe700, 0x2700},
+	/* Set STXP_PILOT_SEL = 7, STXP_LPTIME_SEL = 1 */
+	{CS4321_LINE_SDS_COMMON_STXP0_TX_CONFIG, (u16)~0xe700, 0x2700},
+	{CS4321_HOST_SDS_COMMON_STXP0_TX_CONFIG, (u16)~0xe700, 0x2700},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_polarity_inv[] = {
+	/* Inversion disabled */
+	/* config the slice not to invert polarity on egress */
+	{CS4321_HOST_SDS_COMMON_SRX0_RX_CONFIG, ~0x0800, 0},
+	/* config the slice not to invert polarity on ingress */
+	{CS4321_MSEQ_ENABLE_MSB, ~0x4000, 0},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_lane_swap_xaui_rxaui[] = {
+	{CS4321_HIF_COMMON_RXCONTROL0, ~0x00FF, 0x00E4},
+	{CS4321_HIF_COMMON_TXCONTROL0, ~0x00FF, 0x00E4},
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, 0, 0x0003},
+	{CS4321_GLOBAL_EGRESS_SOFT_RESET, 0, 0xFFFF},
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, 0, 0},
+	{CS4321_GLOBAL_EGRESS_SOFT_RESET, 0, 0},
+	{CS4321_HOST_SDS_COMMON_RXVCO0_CONTROL, (uint16_t)(~0x8000),
+		(uint16_t)0x8000},
+	{CS4321_HOST_SDS_COMMON_RXVCO0_CONTROL, (uint16_t)(~0x8000), 0},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_assert_reset_ingress_block[] = {
+	{CS4321_GLOBAL_MPIF_RESET_DOTREG, ~0x0004, 0x0004},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_deassert_reset_ingress_block[] = {
+	{CS4321_GLOBAL_MPIF_RESET_DOTREG, ~0x0004, 0},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_assert_reset_egress_block[] = {
+	{CS4321_GLOBAL_MPIF_RESET_DOTREG, ~0x0002, 0x0002},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_deassert_reset_egress_block[] = {
+	{CS4321_GLOBAL_MPIF_RESET_DOTREG, ~0x0002, 0},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_hsif_elec_mode_set_none[] = {
+	{CS4321_GLOBAL_MSEQCLKCTRL, 0, 0x8004},
+	{CS4321_MSEQ_OPTIONS, 0, 0xf},
+	{CS4321_MSEQ_PC, 0, 0x0},
+	{0},
+};
+
+
+static const struct cs4321_reg_modify cs4321_hsif_elec_mode_set_sr_pre[] = {
+	/* Stop the micro-sequencer */
+	{CS4321_GLOBAL_MSEQCLKCTRL, 0, 0x8004},
+	{CS4321_MSEQ_OPTIONS, 0, 0xf},
+	{CS4321_MSEQ_PC, 0, 0x0},
+
+	/* Configure the micro-sequencer for an SR transceiver */
+	{CS4321_MSEQ_COEF_DSP_DRIVE128, 0, 0x0134},
+	{CS4321_MSEQ_COEF_INIT_SEL, 0, 0x0006},
+	{CS4321_MSEQ_LEAK_INTERVAL_FFE, 0, 0x8010},
+	{CS4321_MSEQ_BANKSELECT, 0, 0x0},
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_CPA, 0, 0x55},
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_LOOP_FILTER, 0, 0x3},
+	{CS4321_DSP_SDS_SERDES_SRX_DFE0_SELECT, 0, 0x1},
+	{CS4321_DSP_SDS_DSP_COEF_DFE0_SELECT, 0, 0x2},
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_CPB, 0, 0x2003},
+	{CS4321_DSP_SDS_SERDES_SRX_FFE_DELAY_CTRL, 0, 0xF047},
+
+	{CS4321_MSEQ_RESET_COUNT_LSB, 0, 0x0},
+	/* enable power savings, ignore */
+	{CS4321_MSEQ_SPARE2_LSB, 0, 0x5},
+	/* enable power savings */
+	{CS4321_MSEQ_SPARE9_LSB, 0, 0x5},
+
+	{CS4321_MSEQ_CAL_RX_PHSEL, 0, 0x1e},
+	{CS4321_DSP_SDS_DSP_COEF_LARGE_LEAK, 0, 0x2},
+	{CS4321_DSP_SDS_SERDES_SRX_DAC_ENABLEB_LSB, 0, 0xD000},
+	{CS4321_MSEQ_POWER_DOWN_LSB, 0, 0xFFFF},
+	{CS4321_MSEQ_POWER_DOWN_MSB, 0, 0x0},
+	{CS4321_MSEQ_CAL_RX_SLICER, 0, 0x80},
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_SPARE, 0, 0xE0E0},
+	{CS4321_DSP_SDS_SERDES_SRX_DAC_BIAS_SELECT1_MSB, 0, 0xff},
+
+	{CS4321_DSP_SDS_DSP_PRECODEDINITFFE21, 0, 0x41},
+	/* Setup the trace lengths for the micro-sequencer */
+	{CS4321_MSEQ_SERDES_PARAM_LSB, 0, 0x0603},
+
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_hsif_elec_mode_set_sr_2in[] = {
+	{CS4321_MSEQ_CAL_RX_EQADJ, 0, 0x0},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_hsif_elec_mode_set_sr_post[] = {
+	{CS4321_MSEQ_CAL_RX_DFE_EQ, 0, 0x0},
+	/* Restart the micro-sequencer */
+	{CS4321_GLOBAL_MSEQCLKCTRL, 0, 0x4},
+	{CS4321_MSEQ_OPTIONS, 0, 0x7},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_trace_line_driver_2in[] = {
+	{CS4321_LINE_SDS_COMMON_STX0_TX_OUTPUT_CTRLA, 0, 0x201E},
+	{CS4321_LINE_SDS_COMMON_STX0_TX_OUTPUT_CTRLB, 0, 0xC010},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_trace_host_driver_2in[] = {
+	{CS4321_HOST_SDS_COMMON_STX0_TX_OUTPUT_CTRLA, 0, 0x201E},
+	{CS4321_HOST_SDS_COMMON_STX0_TX_OUTPUT_CTRLB, 0, 0xC010},
+	{CS4321_HOST_ML_SDS_COMMON_STX0_TX_OUTPUT_CTRLA, 0, 0x201E},
+	{CS4321_HOST_ML_SDS_COMMON_STX0_TX_OUTPUT_CTRLB, 0, 0xC010},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_trace_line_equal_2in[] = {
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_MISC, 0, 0x0011},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_resync_vcos_xaui_rxaui[] = {
+	{CS4321_HOST_SDS_COMMON_RXVCO0_CONTROL,  (u16)~0x8000, 0x8000},
+	{CS4321_HOST_SDS_COMMON_RXVCO0_CONTROL,  (u16)~0x8000, 0},
+
+	{CS4321_HOST_SDS_COMMON_TXVCO0_CONTROL,  (u16)~0x8000, 0x8000},
+	{CS4321_HOST_SDS_COMMON_TXVCO0_CONTROL,  (u16)~0x8000, 0},
+
+	{CS4321_LINE_SDS_COMMON_RXVCO0_CONTROL,  (u16)~0x8000, 0x8000},
+	{CS4321_LINE_SDS_COMMON_RXVCO0_CONTROL,  (u16)~0x8000, 0},
+
+	{CS4321_LINE_SDS_COMMON_TXVCO0_CONTROL,  (u16)~0x8000, 0x8000},
+	{CS4321_LINE_SDS_COMMON_TXVCO0_CONTROL,  (u16)~0x8000, 0},
+
+	{CS4321_HOST_ML_SDS_COMMON_RXVCO0_CONTROL,  (u16)~0x8000, 0x8000},
+	{CS4321_HOST_ML_SDS_COMMON_RXVCO0_CONTROL,  (u16)~0x8000, 0},
+
+	{CS4321_HOST_ML_SDS_COMMON_TXVCO0_CONTROL,  (u16)~0x8000, 0x8000},
+	{CS4321_HOST_ML_SDS_COMMON_TXVCO0_CONTROL,  (u16)~0x8000, 0},
+
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_powerup_ml_serdes[] = {
+	{CS4321_HOST_ML_SDS_COMMON_SRX0_RX_CONFIG, ~0x0020, 0},
+	{CS4321_HOST_ML_SDS_COMMON_STXP0_TX_PWRDN, ~0x0100, 0},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_powerdown_ml_serdes[] = {
+	{CS4321_HOST_ML_SDS_COMMON_SRX0_RX_CONFIG, ~0x0020, 0x0020},
+	{CS4321_HOST_ML_SDS_COMMON_STXP0_TX_PWRDN, ~0x0100, 0x0100},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_toggle_resets_xaui_rxaui[] = {
+	/*
+	 * Now that the device is configured toggle the ingress and
+	 * egress soft resets to make sure the device re-syncs
+	 * properly.
+	 */
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, 0, 0x3},
+	{CS4321_GLOBAL_EGRESS_SOFT_RESET, 0, 0x3},
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, 0, 0x0000},
+	{CS4321_GLOBAL_EGRESS_SOFT_RESET, 0, 0x0000},
+
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_trace_2in_host_xaui[] = {
+	{CS4321_HOST_SDS_COMMON_STX0_TX_OUTPUT_CTRLA, 0, 0x3030},
+	{CS4321_HOST_SDS_COMMON_STX0_TX_OUTPUT_CTRLB, 0, 0xC003},
+	{CS4321_HOST_ML_SDS_COMMON_STX0_TX_OUTPUT_CTRLA, 0, 0x3030},
+	{CS4321_HOST_ML_SDS_COMMON_STX0_TX_OUTPUT_CTRLB, 0, 0xC003},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_line_equalize_2in[] = {
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_MISC, 0, 0x0011},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_egress_through_timing_xaui_1[] = {
+	{CS4321_LINE_SDS_COMMON_STX0_TX_CONFIG_LOCAL_TIMING, 0, 0x0001},
+	{CS4321_LINE_SDS_COMMON_STXP0_TX_CLKOUT_CTRL, 0, 0x0864},
+	{CS4321_LINE_SDS_COMMON_STXP0_TX_LOOP_FILTER, 0, 0x0027},
+	{CS4321_LINE_SDS_COMMON_STXP0_TX_PWRDN, 0, 0x0000},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_egress_through_timing_xaui_2e[] = {
+	{CS4321_LINE_SDS_COMMON_STXP0_TX_CONFIG, (uint16_t)(~0xF800), 0x1000},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_egress_through_timing_xaui_2o[] = {
+	{CS4321_LINE_SDS_COMMON_STXP0_TX_CONFIG, (uint16_t)(~0xF800), 0x0800},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_egress_through_timing_xaui_3[] = {
+	{CS4321_HOST_SDS_COMMON_SRX0_RX_CLKDIV_CTRL, 0, 0x45d2},
+	{CS4321_HOST_SDS_COMMON_SRX0_RX_CONFIG, 0, 0x000c},
+	{CS4321_HOST_ML_SDS_COMMON_SRX0_RX_CLKDIV_CTRL, 0, 0x412d},
+	{CS4321_HOST_ML_SDS_COMMON_SRX0_RX_CONFIG, 0, 0x000c},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_egress_through_timing_xaui_4e[] = {
+	{CS4321_HOST_SDS_COMMON_SRX0_RX_CLKOUT_CTRL, 0, 0x6a05},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_egress_through_timing_xaui_4o[] = {
+	{CS4321_HOST_SDS_COMMON_SRX0_RX_CLKOUT_CTRL, 0, 0x6a03},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_egress_through_timing_xaui_5[] = {
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, 0, 0x0003},
+	{CS4321_GLOBAL_EGRESS_SOFT_RESET, 0, 0xffff},
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, 0, 0x0000},
+	{CS4321_GLOBAL_EGRESS_SOFT_RESET, 0, 0x0000},
+	{CS4321_GLOBAL_REF_SOFT_RESET, 0, 0xffff},
+	{CS4321_GLOBAL_REF_SOFT_RESET, 0, 0x0000},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_ingress_local_timing_xaui[] = {
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_CONFIG, 0, 0x0000},
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_CPA, 0, 0x0057},
+	{CS4321_LINE_SDS_COMMON_SRX0_RX_LOOP_FILTER, 0, 0x0007},
+
+	{CS4321_HOST_SDS_COMMON_STX0_TX_CONFIG_LOCAL_TIMING, 0, 0x0001},
+	{CS4321_HOST_SDS_COMMON_STXP0_TX_CLKDIV_CTRL, 0, 0x4492},
+	{CS4321_HOST_SDS_COMMON_STXP0_TX_CLKOUT_CTRL, 0, 0x1864},
+	{CS4321_HOST_SDS_COMMON_STXP0_TX_CONFIG, 0, 0x090c},
+	{CS4321_HOST_SDS_COMMON_STXP0_TX_PWRDN, 0, 0x0000},
+	{CS4321_HOST_ML_SDS_COMMON_STXP0_TX_CLKDIV_CTRL, 0, 0x4429},
+	{CS4321_HOST_ML_SDS_COMMON_STXP0_TX_CONFIG, 0, 0x090c},
+
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, 0, 0x0003},
+	{CS4321_GLOBAL_EGRESS_SOFT_RESET, 0, 0xffff},
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, 0, 0x0000},
+	{CS4321_GLOBAL_EGRESS_SOFT_RESET, 0, 0x0000},
+	{CS4321_GLOBAL_REF_SOFT_RESET, 0, 0xffff},
+	{CS4321_GLOBAL_REF_SOFT_RESET, 0, 0x0000},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_xaui_pcs_ra_ingress_1[] = {
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, 0, 0x0002},
+	{CS4321_GLOBAL_INGRESS_SOFT_RESET, 0, 0x0000},
+	{CS4321_HOST_SDS_COMMON_STXP0_TX_PWRDN, 0, 0x0000},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_dpath_xaui_pcs_ra_2e[] = {
+	{CS4321_GLOBAL_HOST_MULTILANE_CLKSEL, 0, 0x8000},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_dpath_xaui_pcs_ra_2o[] = {
+	{CS4321_GLOBAL_HOST_MULTILANE_CLKSEL, 0, 0x8300},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_xaui_pcs_ra_ingress_3[] = {
+	/* Set the device in XAUI mode */
+	{CS4321_GLOBAL_HOST_MULTILANE_FUNCEN, 0, 0x0005},
+
+	/* Enable the XGPCS and the Rate Adjust block */
+	/* Set fen_radj, rx_fen_xgpcs */
+	{CS4321_GLOBAL_INGRESS_FUNCEN, ~0x0081, 0x0081},
+
+	/* Setup the clock enables for the XGPCS and Rate Adjust block */
+	/* Set rx_en_radj, rx_en_xgpcs */
+	{CS4321_GLOBAL_INGRESS_CLKEN, ~0x0021, 0x0021},
+
+	/* Setup the clock enables for the HIF and the Rate Adjust block */
+	/* Set tx_en_hif, tx_en_radj */
+	{CS4321_GLOBAL_INGRESS_CLKEN2, ~0x0120, 0x0120},
+
+	{CS4321_GLOBAL_REF_SOFT_RESET, 0, 0xffff},
+	{CS4321_GLOBAL_REF_SOFT_RESET, 0, 0x0000},
+
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_xaui_pcs_ra_ingress_4e[] = {
+	{CS4321_XGMAC_LINE_RX_CFG_COM, 0, 0x8010},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_xaui_pcs_ra_ingress_4o[] = {
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_xaui_pcs_ra_ingress_5[] = {
+	{CS4321_XGMAC_HOST_TX_CFG_TX_IFG, 0, 0x0005},
+	{CS4321_XGPCS_LINE_RX_RXCNTRL, 0, 0x5000},
+	{CS4321_XGRS_HOST_TX_TXCNTRL, 0, 0xc000},
+	{CS4321_GIGEPCS_LINE_CONTROL, 0, 0x0000},
+	{CS4321_GIGEPCS_HOST_CONTROL, 0, 0x0000},
+
+	{CS4321_RADJ_INGRESS_RX_NRA_MIN_IFG, 0, 0x0004},
+	{CS4321_RADJ_INGRESS_RX_NRA_SETTLE, 0, 0x0000},
+	{CS4321_RADJ_INGRESS_TX_ADD_FILL_CTRL, 0, 0xf001},
+	{CS4321_RADJ_INGRESS_TX_ADD_FILL_DATA0, 0, 0x0707},
+	{CS4321_RADJ_INGRESS_TX_ADD_FILL_DATA1, 0, 0x0707},
+	{CS4321_RADJ_INGRESS_TX_PRA_MIN_IFG, 0, 0x0004},
+	{CS4321_RADJ_INGRESS_TX_PRA_SETTLE, 0, 0x0000},
+	{CS4321_RADJ_INGRESS_MISC_RESET, 0, 0x0000},
+	{CS4321_PM_CTRL, 0, 0x0002},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_dpath_xaui_pcs_ra_6e[] = {
+	{CS4321_HIF_COMMON_TXCONTROL3, 0, 0x0010},
+	{0}
+};
+
+static const struct cs4321_reg_modify cs4321_init_dpath_xaui_pcs_ra_6o[] = {
+	{CS4321_HIF_COMMON_TXCONTROL3, 0, 0x0011},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_xaui_pcs_ra_egress_1[] = {
+	{CS4321_GLOBAL_EGRESS_SOFT_RESET, 0, 0x1},
+	{CS4321_GLOBAL_EGRESS_SOFT_RESET, 0, 0x0000},
+	{CS4321_LINE_SDS_COMMON_STXP0_TX_PWRDN, 0, 0x0000},
+
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_xaui_pcs_ra_egress_2e[] = {
+	{CS4321_GLOBAL_HOST_MULTILANE_CLKSEL, 0, 0x8000},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_xaui_pcs_ra_egress_2o[] = {
+	{CS4321_GLOBAL_HOST_MULTILANE_CLKSEL, 0, 0x8300},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_xaui_pcs_ra_egress_3[] = {
+	/* Set the device in XAUI mode */
+	{CS4321_GLOBAL_HOST_MULTILANE_FUNCEN, 0, 0x0005},
+
+	/* Enable the XGPCS and the Rate Adjust block */
+	/* Set tx_fen_xgpcs, fen_radj */
+	{CS4321_GLOBAL_EGRESS_FUNCEN, ~0x0180, 0x0180},
+
+	/* Setup the clock enables for the HIF and the Rate Adjust block */
+	/* Set rx_en_hif, rx_en_radj */
+	{CS4321_GLOBAL_EGRESS_CLKEN, ~0x0120, 0x0120},
+
+	/* Setup the clock enables for the XGPCS and Rate Adjust block */
+	/* Set tx_en_radj, tx_en_xgpcs */
+	{CS4321_GLOBAL_EGRESS_CLKEN2, ~0x0021, 0x0021},
+
+	{CS4321_GLOBAL_REF_SOFT_RESET, 0, 0xffff},
+	{CS4321_GLOBAL_REF_SOFT_RESET, 0, 0x0000},
+
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_xaui_pcs_ra_egress_4e[] = {
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_xaui_pcs_ra_egress_4o[] = {
+	{CS4321_XGMAC_LINE_TX_CFG_COM, 0, 0xc000},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_xaui_pcs_ra_egress_5[] = {
+	{CS4321_XGMAC_LINE_TX_CFG_TX_IFG, 0, 0x0005},
+	{CS4321_XGPCS_LINE_TX_TXCNTRL, 0, 0x0000},
+	{CS4321_XGRS_LINE_TX_TXCNTRL, 0, 0xc000},
+
+	{CS4321_RADJ_EGRESS_RX_NRA_MIN_IFG, 0, 0x0004},
+	{CS4321_RADJ_EGRESS_RX_NRA_SETTLE, 0, 0x0000},
+	{CS4321_RADJ_EGRESS_TX_ADD_FILL_CTRL, 0, 0xf001},
+	{CS4321_RADJ_EGRESS_TX_ADD_FILL_DATA0, 0, 0x0707},
+	{CS4321_RADJ_EGRESS_TX_ADD_FILL_DATA1, 0, 0x0707},
+	{CS4321_RADJ_EGRESS_TX_PRA_MIN_IFG, 0, 0x0004},
+	{CS4321_RADJ_EGRESS_TX_PRA_SETTLE, 0, 0x0000},
+	{CS4321_RADJ_EGRESS_MISC_RESET, 0, 0x0000},
+	{CS4321_PM_CTRL, 0, 0x0002},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_xaui_pcs_ra_egress_6e[] = {
+	{CS4321_HIF_COMMON_TXCONTROL3, 0, 0x0010},
+	{0}
+};
+
+static const struct cs4321_reg_modify
+cs4321_init_dpath_xaui_pcs_ra_egress_6o[] = {
+	{CS4321_HIF_COMMON_TXCONTROL3, 0, 0x0011},
+	{0}
+};
+
+const struct cs4321_multi_seq cs4321_init_rxaui_seq[] = {
+	{0, cs4321_init_prefix_seq},
+	{0, cs4321_init_egress_local_timing_rxaui},
+	{0, cs4321_init_ingress_local_timing_rxaui},
+	{0, cs4321_init_lane_swap_xaui_rxaui},
+	{0, cs4321_init_dpath_ingress_rxaui_pcs_ra},
+	{0, cs4321_init_dpath_egress_rxaui_pcs_ra},
+	{0, cs4321_resync_vcos_xaui_rxaui},
+	{0, cs4321_powerup_ml_serdes},
+	{0, cs4321_toggle_resets_xaui_rxaui},
+	{0, cs4321_hsif_elec_mode_set_sr_pre},
+	{0, cs4321_hsif_elec_mode_set_sr_2in},
+	{0, cs4321_hsif_elec_mode_set_sr_post},
+	{0, cs4321_trace_host_driver_2in},
+	{0, cs4321_trace_line_driver_2in},
+	{0, cs4321_init_line_equalize_2in},
+	{0, cs4321_init_global_timer_156_25},
+	{0, cs4321_init_mac_latency},
+	{0, cs4321_init_ref_clk_src_xaui_rxaui},
+	{0, cs4321_init_polarity_inv},
+
+	{1, cs4321_init_prefix_seq},
+	{1, cs4321_init_egress_local_timing_rxaui},
+	{1, cs4321_init_ingress_local_timing_rxaui},
+	{1, cs4321_init_lane_swap_xaui_rxaui},
+	{1, cs4321_init_dpath_ingress_rxaui_pcs_ra},
+	{1, cs4321_init_dpath_egress_rxaui_pcs_ra},
+	{1, cs4321_resync_vcos_xaui_rxaui},
+	{1, cs4321_powerup_ml_serdes},
+	{1, cs4321_toggle_resets_xaui_rxaui},
+	{1, cs4321_hsif_elec_mode_set_none},
+	{1, cs4321_trace_host_driver_2in},
+	{1, cs4321_trace_line_driver_2in},
+	{1, cs4321_trace_line_equal_2in},
+	{1, cs4321_init_global_timer_156_25},
+	{1, cs4321_init_mac_latency},
+	{1, cs4321_init_ref_clk_src_xaui_rxaui},
+	{1, cs4321_init_polarity_inv},
+
+	{0, NULL}
+};
+
+const struct cs4321_multi_seq cs4321_init_xaui_seq[] = {
+	{0, cs4321_init_prefix_seq},
+	/* Init egress even and odd */
+	{0, cs4321_init_egress_through_timing_xaui_1},
+	{0, cs4321_init_egress_through_timing_xaui_2e},
+	{0, cs4321_init_egress_through_timing_xaui_3},
+	{0, cs4321_init_egress_through_timing_xaui_4e},
+	{0, cs4321_init_egress_through_timing_xaui_5},
+
+	{1, cs4321_init_egress_through_timing_xaui_1},
+	{1, cs4321_init_egress_through_timing_xaui_2o},
+	{1, cs4321_init_egress_through_timing_xaui_3},
+	{1, cs4321_init_egress_through_timing_xaui_4o},
+	{1, cs4321_init_egress_through_timing_xaui_5},
+
+	/* Init ingress even and odd */
+	{0, cs4321_init_ingress_local_timing_xaui},
+	{1, cs4321_init_ingress_local_timing_xaui},
+
+	{0, cs4321_init_lane_swap_xaui_rxaui},
+
+	/* dpath ingress even and odd */
+	{0, cs4321_init_dpath_xaui_pcs_ra_ingress_1},
+	{0, cs4321_init_dpath_xaui_pcs_ra_2e},
+	{0, cs4321_init_dpath_xaui_pcs_ra_ingress_3},
+	{0, cs4321_deassert_reset_ingress_block},
+	{0, cs4321_init_dpath_xaui_pcs_ra_ingress_4e},
+	{0, cs4321_init_dpath_xaui_pcs_ra_ingress_5},
+	{0, cs4321_init_dpath_xaui_pcs_ra_6e},
+
+
+	{1, cs4321_init_dpath_xaui_pcs_ra_ingress_1},
+	{1, cs4321_init_dpath_xaui_pcs_ra_2o},
+	{1, cs4321_init_dpath_xaui_pcs_ra_ingress_3},
+	{0, cs4321_deassert_reset_ingress_block},
+	{1, cs4321_init_dpath_xaui_pcs_ra_ingress_4o},
+	{1, cs4321_init_dpath_xaui_pcs_ra_ingress_5},
+	{1, cs4321_init_dpath_xaui_pcs_ra_6o},
+	/*{1, cs4321_init_line_power_down},*/
+
+	/* dpath egress even and odd */
+	{0, cs4321_init_dpath_xaui_pcs_ra_egress_1},
+	{0, cs4321_init_dpath_xaui_pcs_ra_2e},
+	{0, cs4321_init_dpath_xaui_pcs_ra_egress_3},
+	{0, cs4321_deassert_reset_egress_block},
+	{0, cs4321_init_dpath_xaui_pcs_ra_egress_4e},
+	{0, cs4321_init_dpath_xaui_pcs_ra_egress_5},
+	{0, cs4321_init_dpath_xaui_pcs_ra_6e},
+
+	{1, cs4321_init_dpath_xaui_pcs_ra_egress_1},
+	{1, cs4321_init_dpath_xaui_pcs_ra_2o},
+	{1, cs4321_init_dpath_xaui_pcs_ra_egress_3},
+	{0, cs4321_deassert_reset_egress_block},
+	{1, cs4321_init_dpath_xaui_pcs_ra_egress_4o},
+	{1, cs4321_init_dpath_xaui_pcs_ra_egress_5},
+	{1, cs4321_init_dpath_xaui_pcs_ra_6o},
+
+	/* power down the odd slice's line side */
+	/*	{1, cs4321_init_line_power_down}, */
+
+	{0, cs4321_resync_vcos_xaui_rxaui},
+	{0, cs4321_powerup_ml_serdes},
+	{0, cs4321_toggle_resets_xaui_rxaui},
+	{0, cs4321_hsif_elec_mode_set_sr_pre},
+	{0, cs4321_hsif_elec_mode_set_sr_2in},
+	{0, cs4321_hsif_elec_mode_set_sr_post},
+	{0, cs4321_init_trace_2in_host_xaui},
+	{0, cs4321_trace_line_driver_2in},
+	{0, cs4321_trace_line_equal_2in},
+	{0, cs4321_init_global_timer_156_25},
+	{0, cs4321_init_mac_latency},
+	{0, cs4321_init_ref_clk_src_xaui_rxaui},
+	{0, cs4321_init_polarity_inv},
+	{1, cs4321_init_prefix_seq},
+	{1, cs4321_init_lane_swap_xaui_rxaui},
+	{1, cs4321_init_line_power_down},
+	{1, cs4321_resync_vcos_xaui_rxaui},
+	{1, cs4321_powerup_ml_serdes},
+	{1, cs4321_toggle_resets_xaui_rxaui},
+	{1, cs4321_hsif_elec_mode_set_none},
+	{1, cs4321_init_trace_2in_host_xaui},
+	{1, cs4321_trace_line_equal_2in},
+	{1, cs4321_trace_line_driver_2in},
+	{1, cs4321_init_global_timer_156_25},
+	{1, cs4321_init_mac_latency},
+	{1, cs4321_init_ref_clk_src_xaui_rxaui},
+	{1, cs4321_init_polarity_inv},
+
+	{0, NULL}
+};
+
+const struct cs4321_multi_seq cs4321_init_sgmii_seq[] = {
+	{0, cs4321_init_prefix_seq},
+	{0, cs4321_init_egress_host_rx_1g},
+	{0, cs4321_init_egress_line_rx_1g},
+	{0, cs4321_init_unlock_tx_elastic_store_host},
+	{0, cs4321_init_egress_local_host_timing_mux_demux},
+
+	{0, cs4321_init_ingress_line_rx_1g},
+	{0, cs4321_init_ingress_host_rx_1g},
+	{0, cs4321_init_egress_host_through_timing_1g},
+	{0, cs4321_init_ingress_through_timing_mux_demux},
+	{0, cs4321_init_dpath_ingress_ra_1g},
+	{0, cs4321_powerdown_ml_serdes},
+	{0, cs4321_init_dpath_egress_ra_1g},
+	{0, cs4321_resync_vcos_1g},
+	{0, cs4321_soft_reset},
+	{0, cs4321_init_line_if_mode_none},
+	{0, cs4321_init_global_timer_100},
+	{0, cs4321_init_mac_latency},
+	{0, cs4321_init_ref_clk_src},
+	{0, cs4321_init_polarity_inv},
+	{0, cs4321_init_rate_adj_1g},
+	{0, cs4321_init_host_frac_1g},
+	{0, cs4321_init_line_frac_1g},
+	{0, cs4321_retrigger_vcos_1g},
+	{0, cs4321_enable_aneg_1g},
+	{0, NULL}
+};
+
+static int cs4321_phy_read_x(struct phy_device *phydev, int off, u16 regnum)
+{
+	return mdiobus_read(phydev->mdio.bus, phydev->mdio.addr + off,
+			    MII_ADDR_C45 | regnum);
+}
+
+static int cs4321_phy_write_x(struct phy_device *phydev, int off,
+			      u16 regnum, u16 val)
+{
+	return mdiobus_write(phydev->mdio.bus, phydev->mdio.addr + off,
+			     MII_ADDR_C45 | regnum, val);
+}
+static int cs4321_phy_read(struct phy_device *phydev, u16 regnum)
+{
+	return cs4321_phy_read_x(phydev, 0, regnum);
+}
+
+static int cs4321_phy_write(struct phy_device *phydev, u16 regnum, u16 val)
+{
+	return cs4321_phy_write_x(phydev, 0, regnum, val);
+}
+
+static int cs4321_write_seq_x(struct phy_device *phydev, int off,
+			    const struct cs4321_reg_modify *seq)
+{
+	int last_reg = -1;
+	int last_val = 0;
+	int ret = 0;
+
+	while (seq->reg) {
+		if (seq->mask_bits) {
+			if (last_reg != seq->reg) {
+				ret = cs4321_phy_read_x(phydev, off, seq->reg);
+				if (ret < 0)
+					goto err;
+				last_val = ret;
+			}
+			last_val &= seq->mask_bits;
+		} else {
+			last_val = 0;
+		}
+		last_val |= seq->set_bits;
+		ret = cs4321_phy_write_x(phydev, off, seq->reg, last_val);
+		if (ret < 0)
+			goto err;
+		seq++;
+	}
+err:
+	return ret;
+}
+
+static int cs4321_write_multi_seq(struct phy_device *phydev,
+				  const struct cs4321_multi_seq *m)
+{
+	int ret = 0;
+
+	while (m->seq) {
+		ret = cs4321_write_seq_x(phydev, m->reg_offset, m->seq);
+		if (ret)
+			goto err;
+		m++;
+	}
+
+err:
+	return ret;
+}
+
+static int cs4321_write_seq(struct phy_device *phydev,
+			    const struct cs4321_reg_modify *seq)
+{
+	return cs4321_write_seq_x(phydev, 0, seq);
+}
+
+static int cs4321_write_microcode_bank(struct phy_device *phydev,
+					uint16_t bank_start_addr,
+					uint32_t data[], int size)
+{
+	int i;
+	int ret;
+
+	for (i = 0; i < size; i++) {
+		ret = cs4321_phy_write(phydev,
+					0x0201,
+					data[i] >> 16);
+		if (ret)
+			return ret;
+
+		ret = cs4321_phy_write(phydev,
+					0x0202,
+					data[i] & 0xffff);
+		if (ret)
+			return ret;
+		ret = cs4321_phy_write(phydev, 0x0200, bank_start_addr + i);
+		if (ret)
+			return ret;
+	}
+	return 0;
+}
+
+static int cs4321_write_microcode(struct phy_device *phydev)
+{
+	int ret;
+	int bank;
+	int checksum_status;
+
+	ret = cs4321_write_seq(phydev, cs4321_pre_ucode_load_init);
+	if (ret) {
+		printk(KERN_ERR "Error writing CS4321 pre-ucode load init\n");
+		return ret;
+	}
+
+	for (bank = 0; bank < CS4321_BANK_COUNT; bank++) {
+		ret = cs4321_phy_write(phydev, CS4321_MSEQ_BANKSELECT, bank);
+		if (ret) {
+			printk(KERN_ERR "Error selecting bank %d\n", bank);
+			return ret;
+		}
+
+		ret = cs4321_write_microcode_bank(phydev,
+					CS4321_BANK_START_ADDR,
+					cs4321_microcode_image_banks[bank],
+					CS4321_BANK_SIZE);
+		if (ret) {
+			printk(KERN_ERR "Error writing CS4321 firmware bank %d\n",
+					bank);
+			return ret;
+		}
+	}
+
+	ret = cs4321_write_microcode_bank(phydev,
+					CS4321_BANK_OTHER_START_ADDR,
+					cs4321_microcode_image_other,
+					CS4321_BANK_OTHER_SIZE);
+	if (ret) {
+		printk(KERN_ERR "Error writing CS4321 other bank\n");
+		return ret;
+	}
+
+	ret = cs4321_write_seq(phydev, cs4321_post_ucode_load_init);
+	if (ret)
+		return ret;
+
+	checksum_status = cs4321_phy_read(phydev,
+					CS4321_GLOBAL_DWNLD_CHECKSUM_STATUS);
+	if (checksum_status == 0x1) {
+		printk(KERN_ERR "Firmware checksum status error\n");
+		ret = -1;
+	}
+	return ret;
+}
+
+static int cs4321_reset(struct phy_device *phydev)
+{
+	int ret;
+	int retry;
+	struct cs4321_private *p = phydev->priv;
+
+	ret = cs4321_phy_write(phydev, CS4321_GLOBAL_MPIF_SOFT_RESET, 0xdead);
+	if (ret)
+		goto err;
+
+	msleep(100);
+
+	/* Disable eeprom loading */
+	ret = cs4321_phy_write(phydev, CS4321_EEPROM_LOADER_CONTROL, 2);
+	if (ret)
+		goto err;
+
+	retry = 0;
+	do {
+		if (retry > 0)
+			mdelay(1);
+		ret = cs4321_phy_read(phydev, CS4321_EEPROM_LOADER_STATUS);
+		if (ret < 0)
+			goto err;
+		retry++;
+	} while ((ret & 4) == 0 && retry < 10);
+
+	if ((ret & 4) == 0) {
+		ret = -ENXIO;
+		goto err;
+	}
+
+	msleep(10);
+
+	if (p->mode != SGMII) {
+		ret = cs4321_write_microcode(phydev);
+		if (ret)
+			goto err;
+	}
+
+	ret = cs4321_write_seq(phydev, cs4321_68xx_4_nic_init);
+	if (ret)
+		goto err;
+
+err:
+	return ret;
+}
+
+int cs4321_init_sgmii(struct phy_device *phydev)
+{
+	return cs4321_write_multi_seq(phydev, cs4321_init_sgmii_seq);
+}
+
+int cs4321_read_status(struct phy_device *phydev)
+{
+	struct cs4321_private *p = phydev->priv;
+	int value = 0;
+
+	if (p->mode != SGMII) {
+		value = cs4321_phy_read(phydev, CS4321_GPIO_GPIO_INTS);
+		if (value < 0)
+			goto err;
+		phydev->speed = SPEED_10000;
+		phydev->duplex = DUPLEX_FULL;
+		phydev->link = !!(value & 3);
+	} else {
+		value = cs4321_phy_read(phydev, CS4321_GIGEPCS_LINE_STATUS);
+		phydev->speed = SPEED_1000;
+		phydev->duplex = DUPLEX_FULL;
+		phydev->link = !!(value & 4);
+	}
+
+err:
+	return (value < 0 ? -1 : 0);
+}
+
+int cs4321_init_rxaui(struct phy_device *phydev)
+{
+	return cs4321_write_multi_seq(phydev,
+				      cs4321_init_rxaui_seq);
+}
+
+int cs4321_init_xaui(struct phy_device *phydev)
+{
+	return cs4321_write_multi_seq(phydev,
+				      cs4321_init_xaui_seq);
+
+}
+
+int cs4321_config_init(struct phy_device *phydev)
+{
+	int ret;
+	struct cs4321_private *p = phydev->priv;
+	const struct cs4321_multi_seq *init_seq;
+
+	ret = cs4321_reset(phydev);
+	if (ret) {
+		printk(KERN_ERR "Error initializing CS4321 PHY device\n");
+		goto err;
+	}
+
+printk("mode = %d\n", p->mode);
+	switch (p->mode) {
+	case RXAUI:
+		init_seq = cs4321_init_rxaui_seq;
+		break;
+	case XAUI:
+		init_seq = cs4321_init_xaui_seq;
+		break;
+	case SGMII:
+		init_seq = cs4321_init_sgmii_seq;
+printk("initializing sgmii seq\n");
+		break;
+	default:
+		printk(KERN_ERR "Unknown host mode for CS4321 PHY device\n");
+		return -1;
+	}
+
+	ret = cs4321_write_multi_seq(phydev, init_seq);
+	if (ret < 0)
+		goto err;
+
+	ret = cs4321_read_status(phydev);
+
+	/* Enable autonegotiation. */
+	phydev->autoneg = AUTONEG_ENABLE;
+
+err:
+	return ret;
+}
+
+int cs4321_probe(struct phy_device *phydev)
+{
+	int ret = 0;
+	int id_lsb, id_msb;
+	enum cs4321_host_mode host_mode;
+	const char *prop_val;
+	struct cs4321_private *p;
+	/*
+	 * CS4312 keeps its ID values in non-standard registers, make
+	 * sure we are talking to what we think we are.
+	 */
+	id_lsb = cs4321_phy_read(phydev, CS4321_GLOBAL_CHIP_ID_LSB);
+	if (id_lsb < 0) {
+		ret = id_lsb;
+		goto err;
+	}
+	id_msb = cs4321_phy_read(phydev, CS4321_GLOBAL_CHIP_ID_MSB);
+	if (id_msb < 0) {
+		ret = id_msb;
+		goto err;
+	}
+
+	if (id_lsb != 0x23E5 || id_msb != 0x1002) {
+		ret = -ENODEV;
+		goto err;
+	}
+	ret = of_property_read_string(phydev->mdio.dev.of_node,
+				      "cortina,host-mode", &prop_val);
+	if (ret)
+		goto err;
+
+	if (strcmp(prop_val, "rxaui") == 0)
+		host_mode = RXAUI;
+	else if (strcmp(prop_val, "xaui") == 0)
+		host_mode = XAUI;
+	else if (strcmp(prop_val, "sgmii") == 0)
+		host_mode = SGMII;
+	else {
+		dev_err(&phydev->mdio.dev,
+			"Invalid \"cortina,host-mode\" property: \"%s\"\n",
+			prop_val);
+		ret = -EINVAL;
+		goto err;
+	}
+	p = devm_kzalloc(&phydev->mdio.dev, sizeof(*p), GFP_KERNEL);
+	if (!p) {
+		ret = -ENOMEM;
+		goto err;
+	}
+	p->mode = host_mode;
+	phydev->priv = p;
+err:
+	return ret;
+}
+
+int cs4321_config_aneg(struct phy_device *phydev)
+{
+	int err;
+
+	err = genphy_config_aneg(phydev);
+	if (err < 0)
+		return err;
+
+	return 0;
+}
+
+static struct of_device_id cs4321_match[] = {
+	{
+		.compatible = "cortina,cs4321",
+	},
+	{
+		.compatible = "cortina,cs4318",
+	},
+	{},
+};
+MODULE_DEVICE_TABLE(of, cs4321_match);
+
+static struct phy_driver cs4321_phy_driver = {
+	.phy_id		= 0xffffffff,
+	.phy_id_mask	= 0xffffffff,
+	.name		= "Cortina CS4321",
+	.config_init	= cs4321_config_init,
+	.probe		= cs4321_probe,
+	.config_aneg	= cs4321_config_aneg,
+	.read_status	= cs4321_read_status,
+	.mdiodrv.driver		= {
+		/* .owner = THIS_MODULE, */
+		.of_match_table = cs4321_match,
+	},
+};
+
+static int __init cs4321_drv_init(void)
+{
+	int ret;
+
+	ret = phy_driver_register(&cs4321_phy_driver, THIS_MODULE);
+
+	return ret;
+}
+module_init(cs4321_drv_init);
+
+static void __exit cs4321_drv_exit(void)
+{
+	phy_driver_unregister(&cs4321_phy_driver);
+}
+module_exit(cs4321_drv_exit);
diff --git a/drivers/of/of_mdio.c b/drivers/of/of_mdio.c
index 8c1819230ed2..c2a22b67b058 100644
--- a/drivers/of/of_mdio.c
+++ b/drivers/of/of_mdio.c
@@ -59,8 +59,17 @@ static int of_mdiobus_register_phy(struct mii_bus *mdio,
 		phy = phy_device_create(mdio, addr, phy_id, 0, NULL);
 	else
 		phy = get_phy_device(mdio, addr, is_c45);
-	if (IS_ERR(phy))
-		return PTR_ERR(phy);
+
+	if (IS_ERR(phy)) {
+		struct phy_c45_device_ids c45_ids = {0};
+		phy = phy_device_create(mdio, addr, 0, is_c45, &c45_ids);
+		if (IS_ERR(phy)) {
+			dev_err(&mdio->dev,
+				"cannot create PHY at address %i\n",
+				addr);
+			return;
+		}
+	}
 
 	rc = of_irq_get(child, 0);
 	if (rc == -EPROBE_DEFER) {
-- 
2.25.1

