Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Jun 24 13:50:37 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+--------------------------------+--------------------------------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                                       Logical Path                                                                       | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |         Start Point Pin        |                   End Point Pin                  |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+--------------------------------+--------------------------------------------------+
| Path #1   | 5.000       | 4.420      | 0.518(12%)  | 3.902(88%) | 0.000      | 0.580 | 0.000             | Safely Timed       | Same Group        | 0            | 2      | FDPE/C-(57)-PHY_CONTROL/RESET                                                                                                                            | clk_pll_i         |                 | None      |               | 0            | 0                | 0             | 0       | 57          | 0          | 0          | FDPE/C                    | PHY_CONTROL/RESET       | rstdiv0_sync_r1_reg_rep/C      | phy_control_i/RESET                              |
| Path #2   | 10.000      | 9.195      | 0.518(6%)   | 8.677(94%) | -0.046     | 0.643 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | xsdb_reg_reg[14]/D                               |
| Path #3   | 10.000      | 6.712      | 1.838(28%)  | 4.874(72%) | -2.480     | 0.673 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(51)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(4)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[9][10]/D                          |
| Path #4   | 10.000      | 9.177      | 3.191(35%)  | 5.986(65%) | -0.035     | 0.692 | 0.035             | Safely Timed       | Same Clock        | 16           | 17     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(4)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[3][31]/D                          |
| Path #5   | 10.000      | 9.001      | 1.423(16%)  | 7.578(84%) | -0.103     | 0.711 | 0.035             | Safely Timed       | Same Clock        | 3            | 2      | FDRE/C-(96)-SRLC32E-(1)-CARRY4-CARRY4-FDRE/D                                                                                                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                  | yes_output_reg.dout_reg_reg/C  | I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D |
| Path #6   | 10.000      | 9.128      | 3.191(35%)  | 5.937(65%) | -0.034     | 0.742 | 0.035             | Safely Timed       | Same Clock        | 16           | 17     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(4)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[1][31]/D                          |
| Path #7   | 10.000      | 9.254      | 3.394(37%)  | 5.860(63%) | -0.040     | 0.751 | 0.035             | Safely Timed       | Same Clock        | 13           | 11     | FDRE/C-(4)-LUT6-(3)-LUT6-(42)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT2-(1)-LUT6-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[9][1]/C         | r_register_reg[7][16]/D                          |
| Path #8   | 10.000      | 6.630      | 1.838(28%)  | 4.792(72%) | -2.479     | 0.756 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(51)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(4)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[9][4]/D                           |
| Path #9   | 10.000      | 9.243      | 3.394(37%)  | 5.849(63%) | -0.040     | 0.758 | 0.035             | Safely Timed       | Same Clock        | 13           | 11     | FDRE/C-(4)-LUT6-(3)-LUT6-(42)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT2-(1)-LUT6-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[9][1]/C         | r_register_reg[10][16]/D                         |
| Path #10  | 10.000      | 9.194      | 3.458(38%)  | 5.736(62%) | -0.035     | 0.764 | 0.035             | Safely Timed       | Same Clock        | 15           | 14     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[5][26]/D                          |
| Path #11  | 10.000      | 9.021      | 0.518(6%)   | 8.503(94%) | -0.117     | 0.766 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[1]/C  | xsdb_reg_reg[1]/D                                |
| Path #12  | 10.000      | 9.247      | 3.387(37%)  | 5.860(63%) | -0.040     | 0.795 | 0.035             | Safely Timed       | Same Clock        | 13           | 11     | FDRE/C-(4)-LUT6-(3)-LUT6-(42)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT2-(1)-LUT6-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[9][1]/C         | r_register_reg[8][16]/D                          |
| Path #13  | 10.000      | 6.549      | 1.810(28%)  | 4.739(72%) | -2.472     | 0.799 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(51)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(4)-LUT4-(2)-LUT6-(16)-LUT6-(1)-FDRE/D                                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[9][13]/D                          |
| Path #14  | 10.000      | 9.235      | 3.386(37%)  | 5.849(63%) | -0.040     | 0.807 | 0.035             | Safely Timed       | Same Clock        | 13           | 11     | FDRE/C-(4)-LUT6-(3)-LUT6-(42)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT2-(1)-LUT6-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[9][1]/C         | r_register_reg[5][16]/D                          |
| Path #15  | 10.000      | 9.139      | 3.394(38%)  | 5.745(62%) | -0.040     | 0.815 | 0.035             | Safely Timed       | Same Clock        | 13           | 11     | FDRE/C-(4)-LUT6-(3)-LUT6-(42)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT2-(1)-LUT6-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[9][1]/C         | r_register_reg[4][16]/D                          |
| Path #16  | 10.000      | 9.038      | 3.270(37%)  | 5.768(63%) | -0.039     | 0.821 | 0.035             | Safely Timed       | Same Clock        | 12           | 11     | FDRE/C-(4)-LUT6-(3)-LUT6-(42)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT2-(1)-LUT6-(1)-MUXF7-LUT6-(12)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[9][1]/C         | r_register_reg[0][16]/D                          |
| Path #17  | 10.000      | 8.792      | 0.478(6%)   | 8.314(94%) | -0.115     | 0.825 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[4]/C  | xsdb_reg_reg[4]/D                                |
| Path #18  | 10.000      | 6.592      | 1.834(28%)  | 4.758(72%) | -2.477     | 0.839 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(51)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(4)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[9][6]/D                           |
| Path #19  | 10.000      | 9.104      | 3.394(38%)  | 5.710(62%) | -0.042     | 0.847 | 0.035             | Safely Timed       | Same Clock        | 13           | 11     | FDRE/C-(4)-LUT6-(3)-LUT6-(42)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT2-(1)-LUT6-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[9][1]/C         | r_register_reg[11][16]/D                         |
| Path #20  | 10.000      | 8.987      | 3.270(37%)  | 5.717(63%) | -0.039     | 0.858 | 0.035             | Safely Timed       | Same Clock        | 12           | 11     | FDRE/C-(4)-LUT6-(3)-LUT6-(42)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT2-(1)-LUT6-(1)-MUXF7-LUT6-(12)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[9][1]/C         | r_register_reg[2][16]/D                          |
| Path #21  | 10.000      | 6.527      | 1.838(29%)  | 4.689(71%) | -2.479     | 0.858 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(51)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(4)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[9][5]/D                           |
| Path #22  | 10.000      | 6.236      | 1.138(19%)  | 5.098(81%) | -2.488     | 0.860 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(51)-LUT2-(145)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                      | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 145         | 0          | 0          | FDRE/C                    | FDRE/CE                 | ddr2_control/o_mem_ready_reg/C | r_register_reg[12][2]/CE                         |
| Path #23  | 10.000      | 8.997      | 2.116(24%)  | 6.881(76%) | -0.049     | 0.861 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(149)-LUT6-(1)-LUT6-(11)-LUT2-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT5-(2)-LUT6-(2)-FDRE/D                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 149         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C               | r_register_reg[13][6]/D                          |
| Path #24  | 10.000      | 9.133      | 3.388(38%)  | 5.745(62%) | -0.040     | 0.867 | 0.035             | Safely Timed       | Same Clock        | 13           | 11     | FDRE/C-(4)-LUT6-(3)-LUT6-(42)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT2-(1)-LUT6-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[9][1]/C         | r_register_reg[9][16]/D                          |
| Path #25  | 10.000      | 9.091      | 3.458(39%)  | 5.633(61%) | -0.033     | 0.871 | 0.035             | Safely Timed       | Same Clock        | 15           | 14     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[4][26]/D                          |
| Path #26  | 10.000      | 6.512      | 1.839(29%)  | 4.673(71%) | -2.476     | 0.877 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(51)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(4)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[9][7]/D                           |
| Path #27  | 10.000      | 8.958      | 2.227(25%)  | 6.731(75%) | -0.046     | 0.880 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(149)-LUT6-(1)-LUT6-(10)-LUT2-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(4)-FDRE/D                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 149         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C               | r_register_reg[13][12]/D                         |
| Path #28  | 10.000      | 9.008      | 3.334(38%)  | 5.674(62%) | -0.033     | 0.892 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[2][26]/D                          |
| Path #29  | 10.000      | 6.444      | 1.458(23%)  | 4.986(77%) | -2.482     | 0.895 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(51)-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT2-(8)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[7][3]/D                           |
| Path #30  | 10.000      | 9.064      | 3.458(39%)  | 5.606(61%) | -0.033     | 0.896 | 0.035             | Safely Timed       | Same Clock        | 15           | 14     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[10][26]/D                         |
| Path #31  | 10.000      | 9.098      | 3.388(38%)  | 5.710(62%) | -0.042     | 0.899 | 0.035             | Safely Timed       | Same Clock        | 13           | 11     | FDRE/C-(4)-LUT6-(3)-LUT6-(42)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT2-(1)-LUT6-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[9][1]/C         | r_register_reg[6][16]/D                          |
| Path #32  | 10.000      | 6.210      | 1.138(19%)  | 5.072(81%) | -2.474     | 0.900 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(51)-LUT2-(145)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                      | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 145         | 0          | 0          | FDRE/C                    | FDRE/CE                 | ddr2_control/o_mem_ready_reg/C | r_register_reg[12][18]/CE                        |
| Path #33  | 10.000      | 6.210      | 1.138(19%)  | 5.072(81%) | -2.474     | 0.900 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(51)-LUT2-(145)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                      | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 145         | 0          | 0          | FDRE/C                    | FDRE/CE                 | ddr2_control/o_mem_ready_reg/C | r_register_reg[12][19]/CE                        |
| Path #34  | 10.000      | 9.061      | 3.458(39%)  | 5.603(61%) | -0.033     | 0.901 | 0.035             | Safely Timed       | Same Clock        | 15           | 14     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[11][26]/D                         |
| Path #35  | 10.000      | 8.963      | 3.270(37%)  | 5.693(63%) | -0.040     | 0.903 | 0.035             | Safely Timed       | Same Clock        | 12           | 11     | FDRE/C-(4)-LUT6-(3)-LUT6-(42)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT2-(1)-LUT6-(1)-MUXF7-LUT6-(12)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[9][1]/C         | r_register_reg[1][16]/D                          |
| Path #36  | 10.000      | 6.436      | 1.458(23%)  | 4.978(77%) | -2.479     | 0.904 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(51)-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT2-(8)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[11][4]/D                          |
| Path #37  | 10.000      | 8.847      | 0.518(6%)   | 8.329(94%) | -0.117     | 0.908 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[1]/C  | xsdb_reg_reg[1]/D                                |
| Path #38  | 10.000      | 8.988      | 3.191(36%)  | 5.797(64%) | -0.035     | 0.914 | 0.035             | Safely Timed       | Same Clock        | 16           | 17     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(4)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[2][31]/D                          |
| Path #39  | 10.000      | 6.457      | 1.806(28%)  | 4.651(72%) | -2.485     | 0.922 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(51)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(4)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[9][2]/D                           |
| Path #40  | 10.000      | 8.937      | 3.071(35%)  | 5.866(65%) | -0.034     | 0.927 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(4)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[13][26]/D                         |
| Path #41  | 10.000      | 9.049      | 3.104(35%)  | 5.945(65%) | -0.018     | 0.928 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[7][17]/D                          |
| Path #42  | 10.000      | 9.021      | 1.782(20%)  | 7.239(80%) | -0.043     | 0.929 | 0.035             | Safely Timed       | Same Clock        | 7            | 7      | FDRE/C-(422)-LUT2-(26)-LUT6-(2)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(32)-LUT6-(1)-FDRE/D                                                                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 422         | 0          | 1          | FDRE/C                    | FDRE/D                  | r_opcode_mem_reg[7]/C          | r_stack_write_value_reg[2]/D                     |
| Path #43  | 10.000      | 6.416      | 1.810(29%)  | 4.606(71%) | -2.474     | 0.930 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(51)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(4)-LUT4-(2)-LUT6-(16)-LUT6-(1)-FDRE/D                                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[9][15]/D                          |
| Path #44  | 10.000      | 6.203      | 1.138(19%)  | 5.065(81%) | -2.483     | 0.935 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(51)-LUT2-(145)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                      | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 145         | 0          | 0          | FDRE/C                    | FDRE/CE                 | ddr2_control/o_mem_ready_reg/C | r_register_reg[12][8]/CE                         |
| Path #45  | 10.000      | 8.964      | 3.334(38%)  | 5.630(62%) | -0.034     | 0.936 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[3][26]/D                          |
| Path #46  | 10.000      | 6.444      | 1.839(29%)  | 4.605(71%) | -2.482     | 0.939 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(51)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(4)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[9][3]/D                           |
| Path #47  | 10.000      | 6.449      | 1.836(29%)  | 4.613(71%) | -2.474     | 0.942 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(51)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(4)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[9][12]/D                          |
| Path #48  | 10.000      | 9.075      | 3.130(35%)  | 5.945(65%) | -0.018     | 0.946 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[8][17]/D                          |
| Path #49  | 10.000      | 6.439      | 1.484(24%)  | 4.955(76%) | -2.477     | 0.949 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(51)-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT2-(8)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[5][17]/D                          |
| Path #50  | 10.000      | 9.047      | 3.104(35%)  | 5.943(65%) | -0.040     | 0.955 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[11][17]/D                         |
| Path #51  | 10.000      | 8.982      | 0.642(8%)   | 8.340(92%) | -0.044     | 0.971 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(70)-LUT6-(1)-FDRE/D                                                                                                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[14]/C | shadow_reg[14]/D                                 |
| Path #52  | 10.000      | 6.170      | 1.138(19%)  | 5.032(81%) | -2.479     | 0.971 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(51)-LUT2-(145)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                      | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 145         | 0          | 0          | FDRE/C                    | FDRE/CE                 | ddr2_control/o_mem_ready_reg/C | r_register_reg[12][12]/CE                        |
| Path #53  | 10.000      | 6.170      | 1.138(19%)  | 5.032(81%) | -2.479     | 0.971 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(51)-LUT2-(145)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                      | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 145         | 0          | 0          | FDRE/C                    | FDRE/CE                 | ddr2_control/o_mem_ready_reg/C | r_register_reg[12][14]/CE                        |
| Path #54  | 10.000      | 6.170      | 1.138(19%)  | 5.032(81%) | -2.479     | 0.971 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(51)-LUT2-(145)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                      | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 145         | 0          | 0          | FDRE/C                    | FDRE/CE                 | ddr2_control/o_mem_ready_reg/C | r_register_reg[12][6]/CE                         |
| Path #55  | 10.000      | 6.170      | 1.138(19%)  | 5.032(81%) | -2.479     | 0.971 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(51)-LUT2-(145)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                      | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 145         | 0          | 0          | FDRE/C                    | FDRE/CE                 | ddr2_control/o_mem_ready_reg/C | r_register_reg[12][7]/CE                         |
| Path #56  | 10.000      | 6.170      | 1.138(19%)  | 5.032(81%) | -2.479     | 0.971 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(51)-LUT2-(145)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                      | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 145         | 0          | 0          | FDRE/C                    | FDRE/CE                 | ddr2_control/o_mem_ready_reg/C | r_register_reg[12][9]/CE                         |
| Path #57  | 10.000      | 9.071      | 3.128(35%)  | 5.943(65%) | -0.040     | 0.972 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[6][17]/D                          |
| Path #58  | 10.000      | 8.980      | 3.104(35%)  | 5.876(65%) | -0.038     | 0.978 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[4][17]/D                          |
| Path #59  | 10.000      | 6.371      | 1.458(23%)  | 4.913(77%) | -2.472     | 0.978 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(51)-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT2-(8)-LUT6-(16)-LUT6-(1)-FDRE/D                                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[7][31]/D                          |
| Path #60  | 10.000      | 8.976      | 3.104(35%)  | 5.872(65%) | -0.038     | 0.980 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[10][17]/D                         |
| Path #61  | 10.000      | 6.116      | 1.138(19%)  | 4.978(81%) | -2.484     | 0.984 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(51)-LUT2-(145)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                      | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 145         | 0          | 0          | FDRE/C                    | FDRE/CE                 | ddr2_control/o_mem_ready_reg/C | r_register_reg[12][0]/CE                         |
| Path #62  | 10.000      | 6.444      | 1.836(29%)  | 4.608(71%) | -2.476     | 0.988 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(51)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(4)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[9][11]/D                          |
| Path #63  | 10.000      | 6.392      | 1.484(24%)  | 4.908(76%) | -2.485     | 0.988 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(51)-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT2-(8)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[5][2]/D                           |
| Path #64  | 10.000      | 8.872      | 3.334(38%)  | 5.538(62%) | -0.036     | 0.990 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[1][26]/D                          |
| Path #65  | 10.000      | 8.639      | 0.478(6%)   | 8.161(94%) | -0.115     | 0.992 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[4]/C  | xsdb_reg_reg[4]/D                                |
| Path #66  | 10.000      | 6.344      | 1.458(23%)  | 4.886(77%) | -2.485     | 0.992 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(51)-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT2-(8)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[7][2]/D                           |
| Path #67  | 10.000      | 8.957      | 1.782(20%)  | 7.175(80%) | -0.043     | 0.993 | 0.035             | Safely Timed       | Same Clock        | 7            | 7      | FDRE/C-(422)-LUT2-(26)-LUT6-(2)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(32)-LUT6-(1)-FDRE/D                                                                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 422         | 0          | 1          | FDRE/C                    | FDRE/D                  | r_opcode_mem_reg[7]/C          | r_stack_write_value_reg[11]/D                    |
| Path #68  | 10.000      | 6.344      | 1.458(23%)  | 4.886(77%) | -2.482     | 0.995 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(51)-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT2-(8)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[7][0]/D                           |
| Path #69  | 10.000      | 8.859      | 3.270(37%)  | 5.589(63%) | -0.039     | 1.000 | 0.035             | Safely Timed       | Same Clock        | 12           | 11     | FDRE/C-(4)-LUT6-(3)-LUT6-(42)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT2-(1)-LUT6-(1)-MUXF7-LUT6-(12)-FDRE/D                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 42          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[9][1]/C         | r_register_reg[3][16]/D                          |
| Path #70  | 10.000      | 8.943      | 1.782(20%)  | 7.161(80%) | -0.048     | 1.003 | 0.035             | Safely Timed       | Same Clock        | 7            | 7      | FDRE/C-(422)-LUT2-(26)-LUT6-(2)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(32)-LUT6-(1)-FDRE/D                                                                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 422         | 0          | 1          | FDRE/C                    | FDRE/D                  | r_opcode_mem_reg[7]/C          | r_stack_write_value_reg[16]/D                    |
| Path #71  | 10.000      | 6.331      | 1.458(24%)  | 4.873(76%) | -2.485     | 1.004 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(51)-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT2-(8)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[11][2]/D                          |
| Path #72  | 10.000      | 6.388      | 1.458(23%)  | 4.930(77%) | -2.478     | 1.005 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(51)-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT2-(8)-LUT6-(16)-LUT6-(1)-FDRE/D                                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[7][14]/D                          |
| Path #73  | 10.000      | 6.096      | 1.138(19%)  | 4.958(81%) | -2.483     | 1.005 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(51)-LUT2-(145)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                      | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 145         | 0          | 0          | FDRE/C                    | FDRE/CE                 | ddr2_control/o_mem_ready_reg/C | r_register_reg[12][10]/CE                        |
| Path #74  | 10.000      | 6.096      | 1.138(19%)  | 4.958(81%) | -2.483     | 1.005 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(51)-LUT2-(145)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                      | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 145         | 0          | 0          | FDRE/C                    | FDRE/CE                 | ddr2_control/o_mem_ready_reg/C | r_register_reg[12][3]/CE                         |
| Path #75  | 10.000      | 6.096      | 1.138(19%)  | 4.958(81%) | -2.483     | 1.005 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(51)-LUT2-(145)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                                      | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 145         | 0          | 0          | FDRE/C                    | FDRE/CE                 | ddr2_control/o_mem_ready_reg/C | r_register_reg[12][5]/CE                         |
| Path #76  | 10.000      | 6.415      | 1.805(29%)  | 4.610(71%) | -2.484     | 1.009 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(51)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(4)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[9][0]/D                           |
| Path #77  | 10.000      | 8.813      | 2.980(34%)  | 5.833(66%) | -0.039     | 1.009 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[0][17]/D                          |
| Path #78  | 10.000      | 8.901      | 0.456(6%)   | 8.445(94%) | 0.047      | 1.015 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(70)-FDRE/D                                                                                                                                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 70          | 0          | 0          | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_di_r_reg[10]/C | xsdb_reg_reg[10]/D                               |
| Path #79  | 10.000      | 8.884      | 2.116(24%)  | 6.768(76%) | -0.034     | 1.019 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(149)-LUT6-(1)-LUT6-(11)-LUT2-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT5-(2)-LUT6-(2)-FDRE/D                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 149         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C               | r_register_reg[12][6]/D                          |
| Path #80  | 10.000      | 8.820      | 2.904(33%)  | 5.916(67%) | -0.045     | 1.019 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(149)-LUT6-(1)-LUT6-(11)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(3)-LUT4-(2)-LUT6-(1)-LUT6-(3)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 149         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C               | r_register_reg[14][31]/D                         |
| Path #81  | 10.000      | 6.367      | 1.839(29%)  | 4.528(71%) | -2.477     | 1.021 | 0.211             | Safely Timed       | Same Group        | 7            | 7      | FDRE/C-(51)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(4)-LUT4-(2)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[9][8]/D                           |
| Path #82  | 10.000      | 6.315      | 1.458(24%)  | 4.857(76%) | -2.482     | 1.021 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(51)-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT2-(8)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[11][3]/D                          |
| Path #83  | 10.000      | 8.825      | 3.334(38%)  | 5.491(62%) | -0.034     | 1.025 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[0][26]/D                          |
| Path #84  | 10.000      | 8.975      | 3.099(35%)  | 5.876(65%) | -0.038     | 1.027 | 0.035             | Safely Timed       | Same Clock        | 13           | 12     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[9][17]/D                          |
| Path #85  | 10.000      | 8.820      | 3.336(38%)  | 5.484(62%) | -0.036     | 1.028 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(4)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[14][29]/D                         |
| Path #86  | 10.000      | 6.364      | 1.458(23%)  | 4.906(77%) | -2.474     | 1.031 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(51)-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT2-(8)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[7][30]/D                          |
| Path #87  | 10.000      | 6.304      | 1.458(24%)  | 4.846(76%) | -2.482     | 1.035 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(51)-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT2-(8)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[11][0]/D                          |
| Path #88  | 10.000      | 6.298      | 1.458(24%)  | 4.840(76%) | -2.479     | 1.044 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(51)-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT2-(8)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[7][4]/D                           |
| Path #89  | 10.000      | 8.804      | 3.071(35%)  | 5.733(65%) | -0.034     | 1.046 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(4)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[12][26]/D                         |
| Path #90  | 10.000      | 8.822      | 3.191(37%)  | 5.631(63%) | -0.035     | 1.047 | 0.035             | Safely Timed       | Same Clock        | 16           | 17     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(4)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[0][31]/D                          |
| Path #91  | 10.000      | 6.335      | 1.486(24%)  | 4.849(76%) | -2.481     | 1.049 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(51)-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT2-(8)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[5][10]/D                          |
| Path #92  | 10.000      | 8.909      | 3.458(39%)  | 5.451(61%) | -0.035     | 1.052 | 0.035             | Safely Timed       | Same Clock        | 15           | 14     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[6][26]/D                          |
| Path #93  | 10.000      | 8.782      | 2.904(34%)  | 5.878(66%) | -0.045     | 1.056 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(149)-LUT6-(1)-LUT6-(11)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(3)-LUT4-(2)-LUT6-(1)-LUT6-(3)-FDRE/D              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 149         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C               | r_register_reg[13][31]/D                         |
| Path #94  | 10.000      | 8.900      | 3.575(41%)  | 5.325(59%) | -0.034     | 1.060 | 0.035             | Safely Timed       | Same Clock        | 16           | 15     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[9][30]/D                          |
| Path #95  | 10.000      | 6.325      | 1.458(24%)  | 4.867(76%) | -2.479     | 1.067 | 0.211             | Safely Timed       | Same Group        | 6            | 6      | FDRE/C-(51)-LUT6-(1)-LUT6-(1)-LUT5-(2)-LUT2-(8)-LUT6-(16)-LUT3-(1)-FDRE/D                                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 51          | 0          | 0          | FDRE/C                    | FDRE/D                  | ddr2_control/o_mem_ready_reg/C | r_register_reg[11][5]/D                          |
| Path #96  | 10.000      | 8.942      | 3.458(39%)  | 5.484(61%) | -0.035     | 1.067 | 0.035             | Safely Timed       | Same Clock        | 15           | 14     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[9][26]/D                          |
| Path #97  | 10.000      | 8.770      | 2.227(26%)  | 6.543(74%) | -0.047     | 1.067 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(149)-LUT6-(1)-LUT6-(10)-LUT2-(1)-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(4)-FDRE/D                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 149         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C               | r_register_reg[15][12]/D                         |
| Path #98  | 10.000      | 8.936      | 3.458(39%)  | 5.478(61%) | -0.035     | 1.071 | 0.035             | Safely Timed       | Same Clock        | 15           | 14     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-MUXF7-LUT6-(12)-LUT3-(1)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[7][26]/D                          |
| Path #99  | 10.000      | 8.793      | 3.071(35%)  | 5.722(65%) | -0.034     | 1.071 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(148)-LUT6-(1)-LUT6-(40)-LUT1-(2)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(4)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 148         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C               | r_register_reg[14][26]/D                         |
| Path #100 | 10.000      | 8.867      | 1.782(21%)  | 7.085(79%) | -0.052     | 1.075 | 0.035             | Safely Timed       | Same Clock        | 7            | 7      | FDRE/C-(422)-LUT2-(26)-LUT6-(2)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(32)-LUT6-(1)-FDRE/D                                                                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 422         | 0          | 1          | FDRE/C                    | FDRE/D                  | r_opcode_mem_reg[7]/C          | r_stack_write_value_reg[27]/D                    |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+--------------------------------+--------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-------------------+-------------+----+----+----+----+-----+----+-----+-----+----+----+----+----+----+----+----+----+----+
|  End Point Clock  | Requirement |  0 |  1 |  2 |  3 |  4  |  5 |  6  |  7  |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
+-------------------+-------------+----+----+----+----+-----+----+-----+-----+----+----+----+----+----+----+----+----+----+
| (none)            | 5.000ns     |  1 |  0 |  0 |  0 |   0 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| clk_200_clk_wiz_0 | 5.000ns     |  0 |  6 |  0 |  0 |   0 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| sys_clk_pin       | 10.000ns    | 53 | 10 | 41 | 37 | 239 | 66 | 126 | 112 | 18 | 46 | 30 | 21 | 36 | 55 | 48 | 41 | 14 |
+-------------------+-------------+----+----+----+----+-----+----+-----+-----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


