set_property PACKAGE_PIN W5 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]

set_property PACKAGE_PIN W7 [get_ports {seg[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[0]}]

set_property PACKAGE_PIN W6 [get_ports {seg[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[1]}]

set_property PACKAGE_PIN U8 [get_ports {seg[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[2]}]

set_property PACKAGE_PIN V8 [get_ports {seg[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[3]}]

set_property PACKAGE_PIN U5 [get_ports {seg[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[4]}]

set_property PACKAGE_PIN V5 [get_ports {seg[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[5]}]

set_property PACKAGE_PIN U7 [get_ports {seg[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[6]}]

set_property PACKAGE_PIN V7 [get_ports {seg[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[7]}]


set_property PACKAGE_PIN W4 [get_ports {ano[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ano[3]}]

set_property PACKAGE_PIN V4 [get_ports {ano[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ano[2]}]

set_property PACKAGE_PIN U4 [get_ports {ano[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ano[1]}]

set_property PACKAGE_PIN U2 [get_ports {ano[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ano[0]}] 

set_property PACKAGE_PIN V16 [get_ports rst]
set_property IOSTANDARD LVCMOS33 [get_ports rst] 



set_property PACKAGE_PIN R2 [get_ports b1]
set_property IOSTANDARD LVCMOS33 [get_ports b1] 
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets b1]


set_property PACKAGE_PIN T1 [get_ports b2]
set_property IOSTANDARD LVCMOS33 [get_ports b2] 
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets b2]

set_property PACKAGE_PIN U1 [get_ports b3]
set_property IOSTANDARD LVCMOS33 [get_ports b3] 
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets b3]

set_property PACKAGE_PIN W2 [get_ports b4]
set_property IOSTANDARD LVCMOS33 [get_ports b4] 
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets b4]

set_property PACKAGE_PIN R3 [get_ports b5]
set_property IOSTANDARD LVCMOS33 [get_ports b5] 
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets b5]

set_property PACKAGE_PIN T2 [get_ports b6]
set_property IOSTANDARD LVCMOS33 [get_ports b6] 
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets b6]

set_property PACKAGE_PIN T3 [get_ports b7]
set_property IOSTANDARD LVCMOS33 [get_ports b7] 
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets b7]

set_property PACKAGE_PIN V2 [get_ports b8]
set_property IOSTANDARD LVCMOS33 [get_ports b8] 
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets b8]

set_property PACKAGE_PIN V17 [get_ports b9]
set_property IOSTANDARD LVCMOS33 [get_ports b9] 
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets b9]

