Coverage Report by file with details

File: ../rtl/counter.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           15        15         0     100.0

================================Statement Details================================

Statement Coverage for file ../rtl/counter.v --

    1                                                module counter(
    2                                                	input pclk,
    3                                                	input preset_n,
    4                                                	input [7:0] TDR,
    5                                                	input [7:0] TCR,
    6                                                	input clk_in,
    7                                                
    8                                                	output [7:0] counter_signal,
    9                                                	output [7:0] last_counter);
    10                                               //===========================internal register==============================//
    11                                               	reg [7:0] counter_reg;
    12                                               	reg [7:0] last_counter_reg;
    13                                               	reg last_clk_internal;
    14                                               	wire count_enable; // for edge detector
    15                                               
    16                                               	assign counter_signal = counter_reg;
    17                                               	assign last_counter = last_counter_reg;
    18                                               //================================Control Logic=============================//	
    19              1                     111873     	assign count_enable = (~last_clk_internal) & clk_in; 
    20                                               
    21              1                      93285     	always @(posedge pclk or posedge preset_n) begin
    22                                               		if (~preset_n) begin
    23                                               			// reset
    24              1                        313     			last_clk_internal <= 1'b0;
    25                                               		end
    26                                               		else begin
    27              1                      92972     			last_clk_internal <= clk_in; 
    28                                               		end
    29                                               	end
    30                                               //=========================================================================//
    31              1                      56405     	always @(posedge pclk or posedge preset_n) begin
    32                                               		if (~preset_n) begin
    33                                               			// reset
    34              1                        315     			counter_reg <= 8'h00;
    35                                               		end
    36                                               		else begin
    37                                               			if (TCR[7]) begin // Load TDR to counter
    38              1                        817     				counter_reg <= TDR;
    39                                               			end
    40                                               			else begin // load bit == 0 => normal operation
    41                                               				if (TCR[4]) begin // enable bit == HIGH => enable to count
    42                                               					if (TCR[5]) begin // up_down bit == 1 => countdown
    43                                               						if (count_enable) begin // count_enable == 1 => are able to count 
    44              1                      12406     							counter_reg <= counter_reg - 1'b1;
    45                                               						end
    46                                               						else begin // count_enable == 0 => are not able to count 
    47              1                      12460     							counter_reg <= counter_reg;
    48                                               						end
    49                                               					end
    50                                               					else begin // up_down bit == 0 => countup
    51                                               						if (count_enable) begin // count_enable == 1 => are able to count 
    52              1                      12874     							counter_reg <= counter_reg + 1'b1;
    53                                               						end
    54                                               						else begin // count_enable == 0 => are not able to count 
    55              1                      12892     							counter_reg <= counter_reg;
    56                                               						end
    57                                               					end
    58                                               				end
    59                                               				else begin
    60              1                       4641     					counter_reg <= counter_reg;
    61                                               				end
    62                                               			end
    63                                               		end
    64                                               	end
    65                                               
    66                                               	// counter value for compare => take the previous value of counter reg
    67                                               	// config as an Dff => delay the previous clk value
    68                                               
    69              1                      51190     	always @(posedge pclk or posedge preset_n) begin
    70                                               		if (~preset_n) begin
    71                                               			// reset
    72              1                        291     			last_counter_reg <= 1'b0;
    73                                               		end
    74                                               		else begin
    75              1                      50899     			last_counter_reg <= counter_reg;
    76                                               		end
    77                                               	end
    78                                               
    79                                               
    80                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        13        13         0     100.0

================================Branch Details================================

Branch Coverage for file ../rtl/counter.v --

------------------------------------IF Branch------------------------------------
    22                                     93285     Count coming in to IF
    22              1                        313     		if (~preset_n) begin
    26              1                      92972     		else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    32                                     56405     Count coming in to IF
    32              1                        315     		if (~preset_n) begin
    37              1                        817     			if (TCR[7]) begin // Load TDR to counter
    41              1                      50632     				if (TCR[4]) begin // enable bit == HIGH => enable to count
    59              1                       4641     				else begin
Branch totals: 4 hits of 4 branches = 100.0%

------------------------------------IF Branch------------------------------------
    42                                     50632     Count coming in to IF
    42              1                      24866     					if (TCR[5]) begin // up_down bit == 1 => countdown
    51              1                      12874     						if (count_enable) begin // count_enable == 1 => are able to count 
    54              1                      12892     						else begin // count_enable == 0 => are not able to count 
Branch totals: 3 hits of 3 branches = 100.0%

------------------------------------IF Branch------------------------------------
    43                                     24866     Count coming in to IF
    43              1                      12406     						if (count_enable) begin // count_enable == 1 => are able to count 
    46              1                      12460     						else begin // count_enable == 0 => are not able to count 
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    70                                     51190     Count coming in to IF
    70              1                        291     		if (~preset_n) begin
    74              1                      50899     		else begin
Branch totals: 2 hits of 2 branches = 100.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             2         2         0     100.0

================================Expression Details================================

Expression Coverage for file ../rtl/counter.v --

----------------Focused Expression View-----------------
Line       19 Item    1 	assign count_enable = (~last_clk_internal) & clk_in; 
Expression totals: 2 of 2 input terms covered = 100.0%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  last_clk_internal         Y
             clk_in         Y

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:         44  last_clk_internal_0   { 01 }                        
  Row   2:         44  last_clk_internal_1   { 11 }                        
  Row   3:         44  clk_in_0              { 00 }                        
  Row   4:         44  clk_in_1              { 01 }                        

NOTE:
  * Order of matching input pattern values: {last_clk_internal,clk_in}


FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                     36        36         0     100.0

================================Toggle Details================================

Toggle Coverage for File ../rtl/counter.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
         11                         counter_reg[7]          26          38           0*          0*          0*          0*    2-STATE      100.00 
         11                         counter_reg[6]          26          38           0*          0*          0*          0*    2-STATE      100.00 
         11                         counter_reg[5]          35          43           0*          0*          0*          0*    2-STATE      100.00 
         11                         counter_reg[4]          34          42           0*          0*          0*          0*    2-STATE      100.00 
         11                         counter_reg[3]          38          42           0*          0*          0*          0*    2-STATE      100.00 
         11                         counter_reg[2]          40          43           0*          0*          0*          0*    2-STATE      100.00 
         11                         counter_reg[1]          40          42           0*          0*          0*          0*    2-STATE      100.00 
         11                         counter_reg[0]          42          42           0*          0*          0*          0*    2-STATE      100.00 
         12                    last_counter_reg[7]          26          38           0*          0*          0*          0*    2-STATE      100.00 
         12                    last_counter_reg[6]          26          38           0*          0*          0*          0*    2-STATE      100.00 
         12                    last_counter_reg[5]          35          43           0*          0*          0*          0*    2-STATE      100.00 
         12                    last_counter_reg[4]          34          42           0*          0*          0*          0*    2-STATE      100.00 
         12                    last_counter_reg[3]          38          42           0*          0*          0*          0*    2-STATE      100.00 
         12                    last_counter_reg[2]          40          43           0*          0*          0*          0*    2-STATE      100.00 
         12                    last_counter_reg[1]          40          42           0*          0*          0*          0*    2-STATE      100.00 
         12                    last_counter_reg[0]          42          42           0*          0*          0*          0*    2-STATE      100.00 
         13                      last_clk_internal          44          44           0*          0*          0*          0*    2-STATE      100.00 
         14                           count_enable          44          44           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         18 
Toggled Node Count   =         18 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (36 of 36 bins)

File: ../rtl/decoder.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            5         4         1      80.0

================================Statement Details================================

Statement Coverage for file ../rtl/decoder.v --

    1                                                module decoder(
    2                                                	input [7:0] paddr,
    3                                                	output [2:0] select_reg);
    4                                                
    5                                                //--------------------------------internal registor----------------------------------------------//
    6                                                	reg [2:0] internal_reg;
    7                                                //-----------------------------------------------------------------------------------------------//
    8                                                
    9               1                       1598     	always @(paddr) begin
    10                                               		case(paddr) // need to review documents
    11              1                        820     			8'h00: internal_reg = 3'b001;
    12              1                        404     			8'h01: internal_reg = 3'b010;
    13              1                        374     			8'h02: internal_reg = 3'b100;
    14              1                    ***0***     			default: internal_reg = 3'b000;
    15                                               		endcase
    16                                               	end
    17                                               
    18                                               	assign select_reg = internal_reg;
    19                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         4         3         1      75.0

================================Branch Details================================

Branch Coverage for file ../rtl/decoder.v --

------------------------------------CASE Branch------------------------------------
    10                                      1598     Count coming in to CASE
    11              1                        820     			8'h00: internal_reg = 3'b001;
    12              1                        404     			8'h01: internal_reg = 3'b010;
    13              1                        374     			8'h02: internal_reg = 3'b100;
    14              1                    ***0***     			default: internal_reg = 3'b000;
Branch totals: 3 hits of 4 branches = 75.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      6         6         0     100.0

================================Toggle Details================================

Toggle Coverage for File ../rtl/decoder.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          6                        internal_reg[2]          43          43           0*          0*          0*          0*    2-STATE      100.00 
          6                        internal_reg[1]          43          43           0*          0*          0*          0*    2-STATE      100.00 
          6                        internal_reg[0]          44          44           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          3 
Toggled Node Count   =          3 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (6 of 6 bins)

File: ../rtl/encoder.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            5         5         0     100.0

================================Statement Details================================

Statement Coverage for file ../rtl/encoder.v --

    1                                                module encoder(
    2                                                	input pclk, 
    3                                                	input psel,
    4                                                	input penable,
    5                                                	input pwrite,
    6                                                	input [2:0] select_reg, // memory reg address
    7                                                	input pready,
    8                                                	input [7:0] TDR,
    9                                                	input [7:0] TCR,
    10                                               	input [7:0] TSR,
    11                                               
    12                                               	output [7:0] prdata);		
    13                                               
    14                                               //--------------------------------internal connector reg-------------------------------------------//
    15                                               	reg [7:0] data_reg;
    16                                               
    17                                               //-----------------------------------------------------------------------------------------------//
    18                                               	assign prdata = data_reg;
    19                                               
    20              1                     385446     	always @(psel or pclk or penable or pready or pwrite) begin
    21                                               		if (psel && pready && penable && ~pwrite) begin
    22                                               			case(select_reg)
    23              1                         27     				3'b001:  data_reg <= TDR;
    24              1                        180     				3'b010:  data_reg <= TCR;
    25              1                        780     				3'b100:	 data_reg <= TSR;
    26                                               			endcase
    27                                               		end
    28                                               		else begin
    29              1                     384459     			data_reg <= 8'hXX;
    30                                               		end
    31                                               	end
    32                                               
    33                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         5         1      83.3

================================Branch Details================================

Branch Coverage for file ../rtl/encoder.v --

------------------------------------IF Branch------------------------------------
    21                                    385446     Count coming in to IF
    21              1                        987     		if (psel && pready && penable && ~pwrite) begin
    28              1                     384459     		else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------CASE Branch------------------------------------
    22                                       987     Count coming in to CASE
    23              1                         27     				3'b001:  data_reg <= TDR;
    24              1                        180     				3'b010:  data_reg <= TCR;
    25              1                        780     				3'b100:	 data_reg <= TSR;
                                         ***0***     All False Count
Branch totals: 3 hits of 4 branches = 75.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              4         3         1      75.0

================================Condition Details================================

Condition Coverage for file ../rtl/encoder.v --

----------------Focused Condition View-------------------
Line       21 Item    1 		if (psel && pready && penable && ~pwrite) begin
Condition totals: 3 of 4 input terms covered = 75.0%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        psel         Y
      pready         Y
     penable         N  '_0' not hit             Hit '_0'
      pwrite         Y

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:         44  psel_0                { 0--- }                      
  Row   2:         44  psel_1                { 1110 }                      
  Row   3:         44  pready_0              { 10-- }                      
  Row   4:         44  pready_1              { 1110 }                      
  Row   5:    ***0***  penable_0             { 110- }                      
  Row   6:         44  penable_1             { 1110 }                      
  Row   7:         44  pwrite_0              { 1110 }                      
  Row   8:         44  pwrite_1              { 1111 }                      

NOTE:
  * Order of matching input pattern values: {psel,pready,penable,pwrite}


Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                     16        16         0     100.0

================================Toggle Details================================

Toggle Coverage for File ../rtl/encoder.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
         15                            data_reg[7]           2           2           0*          0*          0*          0*    2-STATE      100.00 
         15                            data_reg[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
         15                            data_reg[5]           2           1           0*          0*          0*          0*    2-STATE      100.00 
         15                            data_reg[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
         15                            data_reg[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
         15                            data_reg[2]           2           1           0*          0*          0*          0*    2-STATE      100.00 
         15                            data_reg[1]          14          14           0*          0*          0*          0*    2-STATE      100.00 
         15                            data_reg[0]          14          14           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          8 
Toggled Node Count   =          8 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (16 of 16 bins)

File: ../rtl/overflow_detect.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            6         6         0     100.0

================================Statement Details================================

Statement Coverage for file ../rtl/overflow_detect.v --

    1                                                module overflow_detect(
    2                                                	input pclk,
    3                                                	input preset_n,
    4                                                	input [7:0] last_counter,
    5                                                	input [7:0] counter,
    6                                                	input up_down,
    7                                                	input load,
    8                                                	input enable,
    9                                                	input clear_overflow,
    10                                               
    11                                               	output overflow_flag);
    12                                               
    13                                               	reg overflow_reg; // internal registor
    14                                               
    15                                               	assign overflow_flag = overflow_reg; 
    16                                               	
    17              1                     191383     	always @(posedge pclk or posedge preset_n) begin
    18                                               		if (~preset_n) begin
    19                                               			// reset
    20              1                        785     			overflow_reg <= 1'b0;
    21                                               		end
    22                                               		else if(clear_overflow) begin
    23              1                        284     			overflow_reg <= 1'b0;
    24                                               		end
    25                                               		else begin
    26                                               			if ((~up_down) && (~load) && (enable) && (last_counter == 8'hff) && (counter == 8'h00)) begin
    27                                               				// wait for the next clk signal (optional depend on documents)
    28              1                         48     				@(posedge pclk) begin
    29              1                         48     					overflow_reg <= 1'b1;
    30                                               				end
    31                                               			end
    32                                               			else begin
    33              1                     190222     				overflow_reg <= 1'b0;
    34                                               			end
    35                                               		end
    36                                               	end
    37                                               
    38                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         4         4         0     100.0

================================Branch Details================================

Branch Coverage for file ../rtl/overflow_detect.v --

------------------------------------IF Branch------------------------------------
    18                                    191339     Count coming in to IF
    18              1                        785     		if (~preset_n) begin
    22              1                        284     		else if(clear_overflow) begin
    26              1                         48     			if ((~up_down) && (~load) && (enable) && (last_counter == 8'hff) && (counter == 8'h00)) begin
    32              1                     190222     			else begin
Branch totals: 4 hits of 4 branches = 100.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              5         5         0     100.0

================================Condition Details================================

Condition Coverage for file ../rtl/overflow_detect.v --

----------------Focused Condition View-------------------
Line       26 Item    1 			if ((~up_down) && (~load) && (enable) && (last_counter == 8'hff) && (counter == 8'h00)) begin
Condition totals: 5 of 5 input terms covered = 100.0%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
                up_down         Y
                   load         Y
                 enable         Y
  (last_counter == 255)         Y
         (counter == 0)         Y

     Rows:       Hits  FEC Target               Matching input patterns       
 ---------  ---------  --------------------     -------------------------     
  Row   1:         12  up_down_0                { 00111 }                     
  Row   2:         26  up_down_1                { 10--- }                     
  Row   3:         12  load_0                   { 00111 }                     
  Row   4:         43  load_1                   { 01--- }                     
  Row   5:         44  enable_0                 { 000-- }                     
  Row   6:         12  enable_1                 { 00111 }                     
  Row   7:         17  (last_counter == 255)_0  { 0010- }                     
  Row   8:         12  (last_counter == 255)_1  { 00111 }                     
  Row   9:         12  (counter == 0)_0         { 00110 }                     
 Row   10:         12  (counter == 0)_1         { 00111 }                     

NOTE:
  * Order of matching input pattern values: {up_down,load,enable,(last_counter == 255),(counter == 0)}


Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      2         2         0     100.0

================================Toggle Details================================

Toggle Coverage for File ../rtl/overflow_detect.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
         13                           overflow_reg          12          12           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (2 of 2 bins)

File: ../rtl/register_control.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            0         0         0     100.0
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      6         6         0     100.0

================================Toggle Details================================

Toggle Coverage for File ../rtl/register_control.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
         21                          select_reg[2]          43          43           0*          0*          0*          0*    2-STATE      100.00 
         21                          select_reg[1]          43          43           0*          0*          0*          0*    2-STATE      100.00 
         21                          select_reg[0]          44          44           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          3 
Toggled Node Count   =          3 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (6 of 6 bins)

File: ../rtl/registor.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           31        30         1      96.7

================================Statement Details================================

Statement Coverage for file ../rtl/registor.v --

    1                                                module registor(
    2                                                	input pclk, 
    3                                                	input preset_n,
    4                                                	input psel,
    5                                                	input penable,
    6                                                	input pwrite,
    7                                                	input [2:0] select_reg, 	// memory reg address
    8                                                	input [7:0] pwdata,		// data for transfer
    9                                                	input pready,
    10                                               	input overflow_flag,
    11                                               	input underflow_flag,
    12                                               
    13                                               	output [1:0] clear_flag,
    14                                               	output [7:0] TDR,
    15                                               	output [7:0] TCR,
    16                                               	output [7:0] TSR,
    17                                               	output pslverr);
    18                                               
    19                                               //--------------------------------internal connector reg-----------------------------------//
    20                                               	reg [7:0] TDR_reg;
    21                                               	reg [7:0] TCR_reg;
    22                                               	reg [1:0] TSR_reg;
    23                                               	reg pslverr_reg;
    24                                               	reg [1:0] clear_reg;
    25                                               //-----------------------------------------------------------------------------------------//
    26                                               	assign TDR = TDR_reg;
    27                                               	assign TCR = TCR_reg;
    28                                               	assign pslverr = pslverr_reg;
    29                                               	assign clear_flag = clear_reg;
    30              1                        301     	assign TSR = {6'b000_000, TSR_reg[1], TSR_reg[0]};
    31                                               //-----------------------------------------------------------------------------------------//
    32                                               //-----------------TDR REG-----------------------------------------------------------------//
    33              1                       4301     	always @(posedge pclk or posedge preset_n) begin
    34                                               		if (~preset_n) begin
    35                                               			// reset active low
    36              1                        255     			TDR_reg <= 8'h00;
    37                                               		end
    38                                               		else if (psel && pwrite && penable && pready && select_reg[0]) begin
    39              1                        139     			TDR_reg <= pwdata;
    40                                               		end
    41                                               		else begin
    42              1                       3907     			TDR_reg <= TDR_reg;
    43                                               		end
    44                                               	end
    45                                               //-----------------TCR REG-----------------------------------------------------------------//
    46              1                       4337     	always @(posedge pclk or posedge preset_n) begin
    47                                               		if (~preset_n) begin
    48              1                        291     			TCR_reg <= 8'h00;
    49                                               		end
    50                                               		else if (psel && pwrite && penable && pready && select_reg[1]) begin
    51              1                        344     			TCR_reg <= pwdata;
    52                                               		end
    53                                               		else begin
    54              1                       3702     			TCR_reg <= TCR_reg;
    55                                               		end
    56                                               	end
    57                                               //-----------------TSR REG-----------------------------------------------------------------//
    58                                               	// S_TMR_OVF
    59              1                       4357     	always @(posedge pclk or posedge preset_n) begin
    60                                               		// TSR process
    61                                               		if (~preset_n) begin
    62              1                        201     			TSR_reg [1:0] <= 2'b00; // set flag == 0;
    63              1                        201     			clear_reg[1:0] <= 2'b00; 
    64                                               		end
    65                                               		else if ((psel) && (penable) && (pready) && select_reg[2] && 
    66                                               				 (pwdata[1:0] != 2'b11) && (~TSR_reg[1] || TSR_reg[1] && (~pwdata[0]))) begin
    67                                               			//TSR_reg[0] 	<= pwdata[0]; // write 0 by software
    68                                               			//TSR_reg[1] 	<= TSR_reg[1];
    69              1                        371     			TSR_reg[0] <= 1'b0;
    70              1                        371     			clear_reg[0] 	<= 1'b0;
    71                                               			 		
    72                                               		end
    73                                               		else if(overflow_flag) begin  // write 1 by hardware
    74              1                         48     			TSR_reg[0] <= 1'b1;
    75              1                         48     			clear_reg[0] <= 1'b1;
    76                                               		end
    77                                               		else begin // both hardware and software take no action
    78              1                       3737     			TSR_reg[0] <= TSR_reg[0];
    79              1                       3737     			clear_reg[0] <= clear_reg[0];
    80                                               		end
    81                                               	end
    82                                               
    83                                               	// S_TMR_UDF 
    84              1                       4377     	always @(posedge pclk or posedge preset_n) begin
    85                                               		// TSR process
    86                                               		if (~preset_n) begin
    87              1                        201     			TSR_reg [1:0] <= 2'b00;
    88              1                        201     			clear_reg[1:0] <= 2'b00;
    89                                               		end
    90                                               		else if ((psel) && (penable) && (pready) && select_reg[2] &&
    91                                               				 (pwdata[1:0] != 2'b11) && (~TSR_reg[0] || TSR_reg[0] && (~pwdata[1]))) begin
    92                                               			//TSR_reg[1] <= 1'b0;
    93              1                        371     			TSR_reg[1] 	<= 1'b0;
    94              1                        371     			clear_reg[1] 	<= 1'b0;
    95                                               		end
    96                                               		else if(underflow_flag) begin
    97              1                         59     			TSR_reg[1] <= 1'b1;
    98              1                         59     			clear_reg[1] <= 1'b1;
    99                                               		end
    100                                              		else begin // both hardware and software take no action
    101             1                       3746     			TSR_reg[1] <= TSR_reg[1];
    102             1                       3746     			clear_reg[1] <= clear_reg[1];
    103                                              		end
    104                                              	end
    105                                              
    106                                              //-----------------------------------------ERROR process------------------------------------------//
    107             1                       2053     	always @(posedge pclk or negedge preset_n) begin
    108                                              		if (~preset_n) begin
    109                                              			// reset
    110             1                        210     			pslverr_reg <= 1'b0;	
    111                                              		end
    112                                              		else if (select_reg == 3'b000) begin
    113             1                    ***0***     			pslverr_reg <= 1'b1;
    114                                              		end
    115                                              		else begin
    116             1                       1843     			pslverr_reg <= 1'b0;
    117                                              		end
    118                                              	end
    119                                              
    120                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        17        16         1      94.1

================================Branch Details================================

Branch Coverage for file ../rtl/registor.v --

------------------------------------IF Branch------------------------------------
    34                                      4301     Count coming in to IF
    34              1                        255     		if (~preset_n) begin
    38              1                        139     		else if (psel && pwrite && penable && pready && select_reg[0]) begin
    41              1                       3907     		else begin
Branch totals: 3 hits of 3 branches = 100.0%

------------------------------------IF Branch------------------------------------
    47                                      4337     Count coming in to IF
    47              1                        291     		if (~preset_n) begin
    50              1                        344     		else if (psel && pwrite && penable && pready && select_reg[1]) begin
    53              1                       3702     		else begin
Branch totals: 3 hits of 3 branches = 100.0%

------------------------------------IF Branch------------------------------------
    61                                      4357     Count coming in to IF
    61              1                        201     		if (~preset_n) begin
    65              1                        371     		else if ((psel) && (penable) && (pready) && select_reg[2] && 
    73              1                         48     		else if(overflow_flag) begin  // write 1 by hardware
    77              1                       3737     		else begin // both hardware and software take no action
Branch totals: 4 hits of 4 branches = 100.0%

------------------------------------IF Branch------------------------------------
    86                                      4377     Count coming in to IF
    86              1                        201     		if (~preset_n) begin
    90              1                        371     		else if ((psel) && (penable) && (pready) && select_reg[2] &&
    96              1                         59     		else if(underflow_flag) begin
    100             1                       3746     		else begin // both hardware and software take no action
Branch totals: 4 hits of 4 branches = 100.0%

------------------------------------IF Branch------------------------------------
    108                                     2053     Count coming in to IF
    108             1                        210     		if (~preset_n) begin
    112             1                    ***0***     		else if (select_reg == 3'b000) begin
    115             1                       1843     		else begin
Branch totals: 2 hits of 3 branches = 66.6%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms             24        20         4      83.3

================================Condition Details================================

Condition Coverage for file ../rtl/registor.v --

----------------Focused Condition View-------------------
Line       38 Item    1 		else if (psel && pwrite && penable && pready && select_reg[0]) begin
Condition totals: 5 of 5 input terms covered = 100.0%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
           psel         Y
         pwrite         Y
        penable         Y
         pready         Y
  select_reg[0]         Y

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:         44  psel_0                { 0---- }                     
  Row   2:         42  psel_1                { 11111 }                     
  Row   3:         44  pwrite_0              { 10--- }                     
  Row   4:         42  pwrite_1              { 11111 }                     
  Row   5:         44  penable_0             { 110-- }                     
  Row   6:         42  penable_1             { 11111 }                     
  Row   7:         44  pready_0              { 1110- }                     
  Row   8:         42  pready_1              { 11111 }                     
  Row   9:         44  select_reg[0]_0       { 11110 }                     
 Row   10:         42  select_reg[0]_1       { 11111 }                     

NOTE:
  * Order of matching input pattern values: {psel,pwrite,penable,pready,select_reg[0]}

----------------Focused Condition View-------------------
Line       50 Item    1 		else if (psel && pwrite && penable && pready && select_reg[1]) begin
Condition totals: 5 of 5 input terms covered = 100.0%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
           psel         Y
         pwrite         Y
        penable         Y
         pready         Y
  select_reg[1]         Y

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:         44  psel_0                { 0---- }                     
  Row   2:         43  psel_1                { 11111 }                     
  Row   3:         44  pwrite_0              { 10--- }                     
  Row   4:         43  pwrite_1              { 11111 }                     
  Row   5:         44  penable_0             { 110-- }                     
  Row   6:         43  penable_1             { 11111 }                     
  Row   7:         44  pready_0              { 1110- }                     
  Row   8:         43  pready_1              { 11111 }                     
  Row   9:         43  select_reg[1]_0       { 11110 }                     
 Row   10:         43  select_reg[1]_1       { 11111 }                     

NOTE:
  * Order of matching input pattern values: {psel,pwrite,penable,pready,select_reg[1]}

----------------Focused Condition View-------------------
Line       66 Item    1 				 (pwdata[1:0] != 2'b11) && (~TSR_reg[1] || TSR_reg[1] && (~pwdata[0]))) begin
Condition totals: 5 of 7 input terms covered = 71.4%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
                psel         Y
             penable         Y
              pready         Y
       select_reg[2]         Y
  (pwdata[1:0] != 3)         Y
          TSR_reg[1]         N  '_1' not hit             Hit '_1'
           pwdata[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:         44  psel_0                { 0------ }                   
  Row   2:         43  psel_1                { 111110- 1111110 }           
  Row   3:         44  penable_0             { 10----- }                   
  Row   4:         43  penable_1             { 111110- 1111110 }           
  Row   5:         44  pready_0              { 110---- }                   
  Row   6:         43  pready_1              { 111110- 1111110 }           
  Row   7:         43  select_reg[2]_0       { 1110--- }                   
  Row   8:         43  select_reg[2]_1       { 111110- 1111110 }           
  Row   9:          2  (pwdata[1:0] != 3)_0  { 11110-- }                   
 Row   10:         43  (pwdata[1:0] != 3)_1  { 111110- 1111110 }           
 Row   11:         43  TSR_reg[1]_0          { 111110- }                   
 Row   12:    ***0***  TSR_reg[1]_1          { 1111111 }                   
 Row   13:         13  pwdata[0]_0           { 1111110 }                   
 Row   14:    ***0***  pwdata[0]_1           { 1111111 }                   

NOTE:
  * Order of matching input pattern values: {psel,penable,pready,select_reg[2],(pwdata[1:0] != 3),TSR_reg[1],pwdata[0]}

----------------Focused Condition View-------------------
Line       91 Item    1 				 (pwdata[1:0] != 2'b11) && (~TSR_reg[0] || TSR_reg[0] && (~pwdata[1]))) begin
Condition totals: 5 of 7 input terms covered = 71.4%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
                psel         Y
             penable         Y
              pready         Y
       select_reg[2]         Y
  (pwdata[1:0] != 3)         Y
          TSR_reg[0]         N  '_1' not hit             Hit '_1'
           pwdata[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:         44  psel_0                { 0------ }                   
  Row   2:         43  psel_1                { 111110- 1111110 }           
  Row   3:         44  penable_0             { 10----- }                   
  Row   4:         43  penable_1             { 111110- 1111110 }           
  Row   5:         44  pready_0              { 110---- }                   
  Row   6:         43  pready_1              { 111110- 1111110 }           
  Row   7:         43  select_reg[2]_0       { 1110--- }                   
  Row   8:         43  select_reg[2]_1       { 111110- 1111110 }           
  Row   9:          2  (pwdata[1:0] != 3)_0  { 11110-- }                   
 Row   10:         43  (pwdata[1:0] != 3)_1  { 111110- 1111110 }           
 Row   11:         43  TSR_reg[0]_0          { 111110- }                   
 Row   12:    ***0***  TSR_reg[0]_1          { 1111111 }                   
 Row   13:         12  pwdata[1]_0           { 1111110 }                   
 Row   14:    ***0***  pwdata[1]_1           { 1111111 }                   

NOTE:
  * Order of matching input pattern values: {psel,penable,pready,select_reg[2],(pwdata[1:0] != 3),TSR_reg[0],pwdata[1]}


Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                     46        40         6      86.9

================================Toggle Details================================

Toggle Coverage for File ../rtl/registor.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
         20                             TDR_reg[7]           5          21           0*          0*          0*          0*    2-STATE      100.00 
         20                             TDR_reg[6]           5          13           0*          0*          0*          0*    2-STATE      100.00 
         20                             TDR_reg[5]          22          38           0*          0*          0*          0*    2-STATE      100.00 
         20                             TDR_reg[4]           5          13           0*          0*          0*          0*    2-STATE      100.00 
         20                             TDR_reg[3]           5          13           0*          0*          0*          0*    2-STATE      100.00 
         20                             TDR_reg[2]          22          38           0*          0*          0*          0*    2-STATE      100.00 
         20                             TDR_reg[1]           5          13           0*          0*          0*          0*    2-STATE      100.00 
         20                             TDR_reg[0]           5          21           0*          0*          0*          0*    2-STATE      100.00 
         21                             TCR_reg[7]          43          43           0*          0*          0*          0*    2-STATE      100.00 
         21                             TCR_reg[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
         21                             TCR_reg[5]          14          26           0*          0*          0*          0*    2-STATE      100.00 
         21                             TCR_reg[4]          34          42           0*          0*          0*          0*    2-STATE      100.00 
         21                             TCR_reg[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
         21                             TCR_reg[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
         21                             TCR_reg[1]          10          20           0*          0*          0*          0*    2-STATE      100.00 
         21                             TCR_reg[0]          11          21           0*          0*          0*          0*    2-STATE      100.00 
         22                             TSR_reg[1]          13          14           0*          0*          0*          0*    2-STATE      100.00 
         22                             TSR_reg[0]          12          12           0*          0*          0*          0*    2-STATE      100.00 
         23                            pslverr_reg           0           0           0           0           0           0           3        0.00 
         24                           clear_reg[1]          13          14           0*          0*          0*          0*    2-STATE      100.00 
         24                           clear_reg[0]          12          12           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         21 
Toggled Node Count   =         20 
Untoggled Node Count =          1 

Toggle Coverage      =       86.9% (40 of 46 bins)

File: ../rtl/select_clock.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           17        17         0     100.0

================================Statement Details================================

Statement Coverage for file ../rtl/select_clock.v --

    1                                                module select_clock(
    2                                                	//I/O ports declare here
    3                                                	input pclk,
    4                                                	input preset_n,
    5                                                	input [1:0] cks,
    6                                                	output int_clk);
    7                                                	
    8                                                reg select_clock;
    9                                                reg clk2, clk4, clk8, clk16;
    10                                               
    11                                               assign int_clk = select_clock;
    12                                               
    13                                               
    14              1                     190803     always @(cks or posedge pclk) begin
    15                                               	case(cks)
    16              1                      19149     		2'b00: select_clock = clk2;
    17              1                      25167     		2'b01: select_clock = clk4;
    18              1                      49118     		2'b10: select_clock = clk8;
    19              1                      97281     		2'b11: select_clock = clk16;
    20                                               	endcase
    21                                               end
    22                                               // decisre here
    23              1                     190697     always @(posedge pclk or negedge preset_n) begin
    24                                               	if(~preset_n)begin
    25              1                        280     		clk2 <= 1'b0;
    26                                               	end
    27                                               	else begin
    28              1                     190417     		clk2  <= ~clk2;
    29                                               	end
    30                                               end
    31                                               
    32              1                      95394     always @(posedge clk2 or negedge preset_n) begin
    33                                               	if(~preset_n) begin
    34              1                        157     		clk4 <= 1'b0;	
    35                                               	end
    36                                               	else begin 
    37              1                      95237     		clk4 <= ~clk4;
    38                                               	end
    39                                               end
    40                                               
    41              1                      47808     always @(posedge clk4 or negedge preset_n) begin
    42                                               	if(~preset_n) begin
    43              1                        157     		clk8 <= 1'b0;
    44                                               	end
    45                                               	else begin
    46              1                      47651     		clk8 <= ~clk8;
    47                                               	end
    48                                               end
    49                                               
    50              1                      24032     always @(posedge clk8 or negedge preset_n) begin
    51                                               	if(~preset_n) begin
    52              1                        157     		clk16 <= 1'b0;
    53                                               	end
    54                                               	else begin
    55              1                      23875     		clk16 <= ~clk16;
    56                                               	end
    57                                               end	
    58                                               endmodule	

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        13        13         0     100.0

================================Branch Details================================

Branch Coverage for file ../rtl/select_clock.v --

------------------------------------CASE Branch------------------------------------
    15                                    190803     Count coming in to CASE
    16              1                      19149     		2'b00: select_clock = clk2;
    17              1                      25167     		2'b01: select_clock = clk4;
    18              1                      49118     		2'b10: select_clock = clk8;
    19              1                      97281     		2'b11: select_clock = clk16;
                                              88     All False Count
Branch totals: 5 hits of 5 branches = 100.0%

------------------------------------IF Branch------------------------------------
    24                                    190697     Count coming in to IF
    24              1                        280     	if(~preset_n)begin
    27              1                     190417     	else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    33                                     95394     Count coming in to IF
    33              1                        157     	if(~preset_n) begin
    36              1                      95237     	else begin 
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    42                                     47808     Count coming in to IF
    42              1                        157     	if(~preset_n) begin
    45              1                      47651     	else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    51                                     24032     Count coming in to IF
    51              1                        157     	if(~preset_n) begin
    54              1                      23875     	else begin
Branch totals: 2 hits of 2 branches = 100.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                     10        10         0     100.0

================================Toggle Details================================

Toggle Coverage for File ../rtl/select_clock.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          8                           select_clock          44          44           0*          0*          0*          0*    2-STATE      100.00 
          9                                   clk8          44          44           0*          0*          0*          0*    2-STATE      100.00 
          9                                   clk4          44          44           0*          0*          0*          0*    2-STATE      100.00 
          9                                   clk2          44          44           0*          0*          0*          0*    2-STATE      100.00 
          9                                  clk16          44          44           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          5 
Toggled Node Count   =          5 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (10 of 10 bins)

File: ../rtl/timer.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            0         0         0     100.0
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    110        74        36      67.2

================================Toggle Details================================

Toggle Coverage for File ../rtl/timer.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
         19                         internal_clock          44          44           0*          0*          0*          0*    2-STATE      100.00 
         20                                 TDR[7]           5          21           0*          0*          0*          0*    2-STATE      100.00 
         20                                 TDR[6]           5          13           0*          0*          0*          0*    2-STATE      100.00 
         20                                 TDR[5]          22          38           0*          0*          0*          0*    2-STATE      100.00 
         20                                 TDR[4]           5          13           0*          0*          0*          0*    2-STATE      100.00 
         20                                 TDR[3]           5          13           0*          0*          0*          0*    2-STATE      100.00 
         20                                 TDR[2]          22          38           0*          0*          0*          0*    2-STATE      100.00 
         20                                 TDR[1]           5          13           0*          0*          0*          0*    2-STATE      100.00 
         20                                 TDR[0]           5          21           0*          0*          0*          0*    2-STATE      100.00 
         21                                 TCR[7]          43          43           0*          0*          0*          0*    2-STATE      100.00 
         21                                 TCR[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
         21                                 TCR[5]          14          26           0*          0*          0*          0*    2-STATE      100.00 
         21                                 TCR[4]          34          42           0*          0*          0*          0*    2-STATE      100.00 
         21                                 TCR[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
         21                                 TCR[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
         21                                 TCR[1]          10          20           0*          0*          0*          0*    2-STATE      100.00 
         21                                 TCR[0]          11          21           0*          0*          0*          0*    2-STATE      100.00 
         22                                 TSR[7]           0           0           0           0           0           0           3        0.00 
         22                                 TSR[6]           0           0           0           0           0           0           3        0.00 
         22                                 TSR[5]           0           0           0           0           0           0           3        0.00 
         22                                 TSR[4]           0           0           0           0           0           0           3        0.00 
         22                                 TSR[3]           0           0           0           0           0           0           3        0.00 
         22                                 TSR[2]           0           0           0           0           0           0           3        0.00 
         22                                 TSR[1]          13          14           0*          0*          0*          0*    2-STATE      100.00 
         22                                 TSR[0]          12          12           0*          0*          0*          0*    2-STATE      100.00 
         23                        counter_wire[7]          26          38           0*          0*          0*          0*    2-STATE      100.00 
         23                        counter_wire[6]          26          38           0*          0*          0*          0*    2-STATE      100.00 
         23                        counter_wire[5]          35          43           0*          0*          0*          0*    2-STATE      100.00 
         23                        counter_wire[4]          34          42           0*          0*          0*          0*    2-STATE      100.00 
         23                        counter_wire[3]          38          42           0*          0*          0*          0*    2-STATE      100.00 
         23                        counter_wire[2]          40          43           0*          0*          0*          0*    2-STATE      100.00 
         23                        counter_wire[1]          40          42           0*          0*          0*          0*    2-STATE      100.00 
         23                        counter_wire[0]          42          42           0*          0*          0*          0*    2-STATE      100.00 
         24                   last_counter_wire[7]          26          38           0*          0*          0*          0*    2-STATE      100.00 
         24                   last_counter_wire[6]          26          38           0*          0*          0*          0*    2-STATE      100.00 
         24                   last_counter_wire[5]          35          43           0*          0*          0*          0*    2-STATE      100.00 
         24                   last_counter_wire[4]          34          42           0*          0*          0*          0*    2-STATE      100.00 
         24                   last_counter_wire[3]          38          42           0*          0*          0*          0*    2-STATE      100.00 
         24                   last_counter_wire[2]          40          43           0*          0*          0*          0*    2-STATE      100.00 
         24                   last_counter_wire[1]          40          42           0*          0*          0*          0*    2-STATE      100.00 
         24                   last_counter_wire[0]          42          42           0*          0*          0*          0*    2-STATE      100.00 
         25                          clear_flag[1]          13          14           0*          0*          0*          0*    2-STATE      100.00 
         25                          clear_flag[0]          12          12           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         43 
Toggled Node Count   =         37 
Untoggled Node Count =          6 

Toggle Coverage      =       67.2% (74 of 110 bins)

File: ../rtl/timer_pready.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            9         9         0     100.0

================================Statement Details================================

Statement Coverage for file ../rtl/timer_pready.v --

    1                                                module timer_pready(
    2                                                	input psel,
    3                                                	input pclk,
    4                                                	input preset_n,
    5                                                	input penable,
    6                                                
    7                                                	output pready);
    8                                                //--------------------------------define parameter----------------------------------------------//
    9                                                	`define WAIT_CYCLES 2
    10                                               //--------------------------------internal registor----------------------------------------------//
    11                                               	reg ready_reg;
    12                                               	reg [5:0] count; //maximum delay 64 cycles
    13                                               
    14                                               //--------------------------------internal registor----------------------------------------------//
    15                                               	assign pready = ready_reg;
    16                                               
    17              1                     191343     	always @(posedge pclk or negedge preset_n) begin
    18                                               	    if (~preset_n) begin
    19              1                        838     	      ready_reg <= 1'b0;
    20              1                        838     	      count <= 6'b00_00_00;
    21                                               	    end
    22                                               	    else if (psel && penable && count == 6'b00_00_00) begin // end of access
    23              1                        926     	      ready_reg <= 1'b0;
    24                                               	    end
    25                                               	    else if (psel)begin
    26                                               	      if (count == `WAIT_CYCLES) begin
    27              1                        926     	        count <= 6'b00_00_00;
    28              1                        926     	        #1;
    29              1                        926     	        ready_reg <= 1'b1;
    30                                               	      end 
    31                                               	      else begin
    32              1                       1852     	        count <= count + 6'b0000_0001;
    33                                               	      end
    34                                               	    end 
    35                                               	    else begin
    36              1                     186801     	      ready_reg <= 1'b0;
    37                                               	    end
    38                                               	end
    39                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         6         0     100.0

================================Branch Details================================

Branch Coverage for file ../rtl/timer_pready.v --

------------------------------------IF Branch------------------------------------
    18                                    191343     Count coming in to IF
    18              1                        838     	    if (~preset_n) begin
    22              1                        926     	    else if (psel && penable && count == 6'b00_00_00) begin // end of access
    25              1                       2778     	    else if (psel)begin
    35              1                     186801     	    else begin
Branch totals: 4 hits of 4 branches = 100.0%

------------------------------------IF Branch------------------------------------
    26                                      2778     Count coming in to IF
    26              1                        926     	      if (count == `WAIT_CYCLES) begin
    31              1                       1852     	      else begin
Branch totals: 2 hits of 2 branches = 100.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              3         3         0     100.0

================================Condition Details================================

Condition Coverage for file ../rtl/timer_pready.v --

----------------Focused Condition View-------------------
Line       22 Item    1 	    else if (psel && penable && count == 6'b00_00_00) begin // end of access
Condition totals: 3 of 3 input terms covered = 100.0%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
          psel         Y
       penable         Y
  (count == 0)         Y

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:         44  psel_0                { 0-- }                       
  Row   2:         44  psel_1                { 111 }                       
  Row   3:         44  penable_0             { 10- }                       
  Row   4:         44  penable_1             { 111 }                       
  Row   5:         44  (count == 0)_0        { 110 }                       
  Row   6:         44  (count == 0)_1        { 111 }                       

NOTE:
  * Order of matching input pattern values: {psel,penable,(count == 0)}


Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                     30         6        24      20.0

================================Toggle Details================================

Toggle Coverage for File ../rtl/timer_pready.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
         11                              ready_reg          44          44           0*          0*          0*          0*    2-STATE      100.00 
         12                               count[5]           0           0           0           0           0           0           3        0.00 
         12                               count[4]           0           0           0           0           0           0           3        0.00 
         12                               count[3]           0           0           0           0           0           0           3        0.00 
         12                               count[2]           0           0           0           0           0           0           3        0.00 
         12                               count[1]          44          44           0*          0*          0*          0*    2-STATE      100.00 
         12                               count[0]          44          44           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          7 
Toggled Node Count   =          3 
Untoggled Node Count =          4 

Toggle Coverage      =       20.0% (6 of 30 bins)

File: ../rtl/underflow_detect.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            6         6         0     100.0

================================Statement Details================================

Statement Coverage for file ../rtl/underflow_detect.v --

    1                                                module underflow_detect(
    2                                                	input pclk,
    3                                                	input preset_n,
    4                                                	input [7:0] last_counter,
    5                                                	input [7:0] counter,
    6                                                	input up_down,
    7                                                	input load,
    8                                                	input enable,
    9                                                	input clear_underflow,
    10                                               
    11                                               	output underflow_flag);
    12                                               
    13                                               	reg underflow_reg;
    14                                               
    15                                               	assign underflow_flag = underflow_reg;
    16                                               
    17              1                     191372     	always @(posedge pclk or posedge preset_n) begin
    18                                               		if (~preset_n) begin
    19                                               			// reset
    20              1                        785     			underflow_reg <= 1'b0;
    21                                               		end
    22                                               		else if(clear_underflow) begin
    23              1                       1120     			underflow_reg <= 1'b0;
    24                                               		end
    25                                               		else begin
    26                                               			if ((up_down) && (enable) && (~load) && (last_counter == 8'h00) && (counter == 8'hff)) begin
    27                                               				// wait for the next rising clk signal (optional depend on documents)
    28              1                         59     				@(posedge pclk) begin
    29              1                         59     					underflow_reg <= 1'b1;
    30                                               				end
    31                                               			end
    32                                               			else begin
    33              1                     189364     				underflow_reg <= 1'b0;
    34                                               			end
    35                                               		end
    36                                               	end
    37                                               
    38                                               
    39                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         4         4         0     100.0

================================Branch Details================================

Branch Coverage for file ../rtl/underflow_detect.v --

------------------------------------IF Branch------------------------------------
    18                                    191328     Count coming in to IF
    18              1                        785     		if (~preset_n) begin
    22              1                       1120     		else if(clear_underflow) begin
    26              1                         59     			if ((up_down) && (enable) && (~load) && (last_counter == 8'h00) && (counter == 8'hff)) begin
    32              1                     189364     			else begin
Branch totals: 4 hits of 4 branches = 100.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              5         5         0     100.0

================================Condition Details================================

Condition Coverage for file ../rtl/underflow_detect.v --

----------------Focused Condition View-------------------
Line       26 Item    1 			if ((up_down) && (enable) && (~load) && (last_counter == 8'h00) && (counter == 8'hff)) begin
Condition totals: 5 of 5 input terms covered = 100.0%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
              up_down         Y
               enable         Y
                 load         Y
  (last_counter == 0)         Y
     (counter == 255)         Y

     Rows:       Hits  FEC Target             Matching input patterns       
 ---------  ---------  --------------------   -------------------------     
  Row   1:         44  up_down_0              { 0---- }                     
  Row   2:         14  up_down_1              { 11011 }                     
  Row   3:          9  enable_0               { 10--- }                     
  Row   4:         14  enable_1               { 11011 }                     
  Row   5:         14  load_0                 { 11011 }                     
  Row   6:          1  load_1                 { 111-- }                     
  Row   7:         26  (last_counter == 0)_0  { 1100- }                     
  Row   8:         14  (last_counter == 0)_1  { 11011 }                     
  Row   9:         14  (counter == 255)_0     { 11010 }                     
 Row   10:         14  (counter == 255)_1     { 11011 }                     

NOTE:
  * Order of matching input pattern values: {up_down,enable,load,(last_counter == 0),(counter == 255)}


Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      2         2         0     100.0

================================Toggle Details================================

Toggle Coverage for File ../rtl/underflow_detect.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
         13                          underflow_reg          14          14           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (2 of 2 bins)

File: ../testbench/timer_tb.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            6         3         3      50.0

================================Statement Details================================

Statement Coverage for file ../testbench/timer_tb.v --

    1                                                module timer_tb();
    2                                                  	wire pclk;
    3                                                	wire preset_n;
    4                                                	wire psel;
    5                                                	wire pwrite;
    6                                                	wire penable;
    7                                                	wire [7:0] pwdata;
    8                                                	wire [7:0] paddr;
    9                                                	wire pready;
    10                                               	wire pslverr;
    11                                               
    12                                               	wire [7:0] prdata;
    13                                               	wire overflow_flag;	
    14                                               	wire underflow_flag;
    15                                               
    16                                               	timer dut(
    17                                               		.pclk(pclk),
    18                                               		.preset_n(preset_n),
    19                                               		.psel(psel),
    20                                               		.penable(penable),
    21                                               		.pwrite(pwrite),
    22                                               		.pwdata(pwdata),
    23                                               		.paddr(paddr),
    24                                               
    25                                               		.pready(pready),
    26                                               		.pslverr(pslverr),
    27                                               		.prdata(prdata),
    28                                               		.overflow_flag(overflow_flag),
    29                                               		.underflow_flag(underflow_flag));
    30                                               
    31                                               	CPU_model cpu(
    32                                               	    .cpu_pclk(pclk),
    33                                               	    .cpu_presetn(preset_n),
    34                                               	    .cpu_pready(pready),
    35                                               	    .cpu_pslverr(pslverr),
    36                                               	    .cpu_prdata(prdata),
    37                                               
    38                                               	    .cpu_paddr(paddr),
    39                                               	    .cpu_pwdata(pwdata),
    40                                               	    .cpu_psel(psel),
    41                                               	    .cpu_penable(penable),
    42                                               	    .cpu_pwrite(pwrite));
    43                                               
    44                                                 	system_signal system(
    45                                               	    .sys_clk(pclk),
    46                                               	    .sys_resetn(preset_n));
    47                                               
    48                                                 	task get_results(input flag);
    49                                               		begin
    50                                               		    if (flag) begin
    51              1                    ***0***     		        $display("===================================");
    52              1                    ***0***     		        $display("================FAIL===============");
    53              1                    ***0***     		        $display("===================================");
    54                                               		    end
    55                                               		    else begin
    56              1                         44     		        $display("===================================");
    57              1                         44     		        $display("================PASS===============");
    58              1                         44     		        $display("===================================");
    59                                               		    end
    60                                               	    end
    61                                               	endtask
    62                                               	
    63                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testbench/timer_tb.v --

------------------------------------IF Branch------------------------------------
    50                                        44     Count coming in to IF
    50              1                    ***0***     		    if (flag) begin
    55              1                         44     		    else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                     94        52        42      55.3

================================Toggle Details================================

Toggle Coverage for File ../testbench/timer_tb.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                                   pclk          44          44           0*          0*          0*          0*    2-STATE      100.00 
          3                               preset_n          44          44           0*          0*          0*          0*    2-STATE      100.00 
          4                                   psel          44          44           0*          0*          0*          0*    2-STATE      100.00 
          5                                 pwrite          44          44           0*          0*          0*          0*    2-STATE      100.00 
          6                                penable          44          44           0*          0*          0*          0*    2-STATE      100.00 
          7                              pwdata[7]          44          44           0*          0*          0*          0*    2-STATE      100.00 
          7                              pwdata[6]          16          16           0*          0*          0*          0*    2-STATE      100.00 
          7                              pwdata[5]          40          28           0*          0*          0*          0*    2-STATE      100.00 
          7                              pwdata[4]          44          44           0*          0*          0*          0*    2-STATE      100.00 
          7                              pwdata[3]          16          16           0*          0*          0*          0*    2-STATE      100.00 
          7                              pwdata[2]          40          16           0*          0*          0*          0*    2-STATE      100.00 
          7                              pwdata[1]          34          34           0*          0*          0*          0*    2-STATE      100.00 
          7                              pwdata[0]          36          36           0*          0*          0*          0*    2-STATE      100.00 
          8                               paddr[7]           0           0           0           0           0           0           3        0.00 
          8                               paddr[6]           0           0           0           0           0           0           3        0.00 
          8                               paddr[5]           0           0           0           0           0           0           3        0.00 
          8                               paddr[4]           0           0           0           0           0           0           3        0.00 
          8                               paddr[3]           0           0           0           0           0           0           3        0.00 
          8                               paddr[2]           0           0           0           0           0           0           3        0.00 
          8                               paddr[1]          43          43           0*          0*          0*          0*    2-STATE      100.00 
          8                               paddr[0]          43          43           0*          0*          0*          0*    2-STATE      100.00 
          9                                 pready          44          44           0*          0*          0*          0*    2-STATE      100.00 
         10                                pslverr           0           0           0           0           0           0           3        0.00 
         12                              prdata[7]           2           2           0*          0*          0*          0*    2-STATE      100.00 
         12                              prdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
         12                              prdata[5]           2           1           0*          0*          0*          0*    2-STATE      100.00 
         12                              prdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
         12                              prdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
         12                              prdata[2]           2           1           0*          0*          0*          0*    2-STATE      100.00 
         12                              prdata[1]          14          14           0*          0*          0*          0*    2-STATE      100.00 
         12                              prdata[0]          14          14           0*          0*          0*          0*    2-STATE      100.00 
         13                          overflow_flag          12          12           0*          0*          0*          0*    2-STATE      100.00 
         14                         underflow_flag          14          14           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         33 
Toggled Node Count   =         26 
Untoggled Node Count =          7 

Toggle Coverage      =       55.3% (52 of 94 bins)

File: ../testcase/count_down_fake_condition_pclk16.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        49         3      94.2

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_fake_condition_pclk16.v --

    1                                                module count_down_fake_condition_pclk16();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("===================COUNT DOWN AND RESET PCLK 8_test_begin=====================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");
    18                                               
    19                                               
    20              1                          1     		$display("=============================LOAD 8'H00 AND TO TDR============================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = 8'h00; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((random_val + 1) * 16 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_00;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               
    36              1                          1     		#5; // DEPEND ON USER CLOCKS FREQUENCE
    37                                               
    38              1                          1     		$display("=============================LOAD 8'HFF AND TO TDR============================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    42              1                          1     		wdata = 8'hff; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    43              1                          1     		random_val = wdata;
    44              1                          1     		$display("random is %0d", random_val);
    45              1                          1     		wait_time =((random_val + 1) * 16 * 10);
    46                                               		// write to TDR registor 
    47              1                          1     		top.cpu.write_CPU(address, wdata);
    48                                               
    49              1                          1     		address = 8'h01;
    50              1                          1     		wdata = 8'b10_00_00_00;
    51              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    52              1                          1     		top.cpu.write_CPU(address, wdata);
    53                                               
    54              1                          1     		address = 8'h01;
    55              1                          1     		wdata = 8'b00_11_00_11;
    56              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    57              1                          1     		top.cpu.write_CPU(address, wdata);
    58                                               
    59              1                          1     		$display("=============================check TSR============================");
    60              1                          1     		$display("\n");
    61                                               
    62              1                          1     		address = 8'h02;
    63              1                          1     		top.cpu.read_CPU(address, rdata);
    64                                               		if (rdata[1] == 1'b0) begin
    65              1                          1     			flag = 1'b0;
    66              1                          1     			$display("PASS");
    67              1                          1     			$display("\n");
    68                                               		end
    69                                               		else begin
    70              1                    ***0***     			flag = 1'b1;
    71              1                    ***0***     			$display("FAIL");
    72              1                    ***0***     			$display("\n");
    73                                               		end
    74                                               
    75                                               
    76              1                          1     		#100;
    77              1                          1     		top.get_results(flag);
    78              1                          1     		#100;
    79              1                          1     		$finish();
    80                                               	end
    81                                               
    82                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_fake_condition_pclk16.v --

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1     		if (rdata[1] == 1'b0) begin
    69              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1074        31      1043       2.8

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_fake_condition_pclk16.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           1           0           0           0           0           3       16.67 
          4                          random_val[5]           0           1           0           0           0           0           3       16.67 
          4                          random_val[4]           0           1           0           0           0           0           3       16.67 
          4                          random_val[3]           0           1           0           0           0           0           3       16.67 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           1           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           1           0           0           0           0           3       16.67 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          9 
Untoggled Node Count =        176 

Toggle Coverage      =        2.8% (31 of 1074 bins)

File: ../testcase/count_down_fake_condition_pclk2.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        49         3      94.2

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_fake_condition_pclk2.v --

    1                                                module count_down_fake_condition_pclk2();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("===================COUNT DOWN AND RESET PCLK 8_test_begin=====================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");
    18                                               
    19                                               
    20              1                          1     		$display("=============================LOAD 8'H00 AND TO TDR============================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = 8'h00; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((random_val + 1) * 2 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_00;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               
    36              1                          1     		#5; // DEPEND ON USER CLOCKS FREQUENCE
    37                                               
    38              1                          1     		$display("=============================LOAD 8'HFF AND TO TDR============================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    42              1                          1     		wdata = 8'hff; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    43              1                          1     		random_val = wdata;
    44              1                          1     		$display("random is %0d", random_val);
    45              1                          1     		wait_time =((random_val + 1) * 2 * 10);
    46                                               		// write to TDR registor 
    47              1                          1     		top.cpu.write_CPU(address, wdata);
    48                                               
    49              1                          1     		address = 8'h01;
    50              1                          1     		wdata = 8'b10_00_00_00;
    51              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    52              1                          1     		top.cpu.write_CPU(address, wdata);
    53                                               
    54              1                          1     		address = 8'h01;
    55              1                          1     		wdata = 8'b00_11_00_00;
    56              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    57              1                          1     		top.cpu.write_CPU(address, wdata);
    58                                               
    59              1                          1     		$display("=============================check TSR============================");
    60              1                          1     		$display("\n");
    61                                               
    62              1                          1     		address = 8'h02;
    63              1                          1     		top.cpu.read_CPU(address, rdata);
    64                                               		if (rdata[1] == 1'b0) begin
    65              1                          1     			flag = 1'b0;
    66              1                          1     			$display("PASS");
    67              1                          1     			$display("\n");
    68                                               		end
    69                                               		else begin
    70              1                    ***0***     			flag = 1'b1;
    71              1                    ***0***     			$display("FAIL");
    72              1                    ***0***     			$display("\n");
    73                                               		end
    74                                               
    75                                               
    76              1                          1     		#100;
    77              1                          1     		top.get_results(flag);
    78              1                          1     		#100;
    79              1                          1     		$finish();
    80                                               	end
    81                                               
    82                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_fake_condition_pclk2.v --

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1     		if (rdata[1] == 1'b0) begin
    69              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1074        31      1043       2.8

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_fake_condition_pclk2.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           1           0           0           0           0           0           3       16.67 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           1           0           0           0           0           3       16.67 
          4                          random_val[5]           0           1           0           0           0           0           3       16.67 
          4                          random_val[4]           0           1           0           0           0           0           3       16.67 
          4                          random_val[3]           0           1           0           0           0           0           3       16.67 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           1           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           1           0           0           0           0           3       16.67 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          9 
Untoggled Node Count =        176 

Toggle Coverage      =        2.8% (31 of 1074 bins)

File: ../testcase/count_down_fake_condition_pclk4.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        49         3      94.2

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_fake_condition_pclk4.v --

    1                                                module count_down_fake_condition_pclk4();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("===================COUNT DOWN AND RESET PCLK 8_test_begin=====================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");
    18                                               
    19                                               
    20              1                          1     		$display("=============================LOAD 8'H00 AND TO TDR============================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = 8'h00; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((random_val + 1) * 4 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_01;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               
    36              1                          1     		#5; // DEPEND ON USER CLOCKS FREQUENCE
    37                                               
    38              1                          1     		$display("=============================LOAD 8'HFF AND TO TDR============================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    42              1                          1     		wdata = 8'hff; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    43              1                          1     		random_val = wdata;
    44              1                          1     		$display("random is %0d", random_val);
    45              1                          1     		wait_time =((random_val + 1) * 4 * 10);
    46                                               		// write to TDR registor 
    47              1                          1     		top.cpu.write_CPU(address, wdata);
    48                                               
    49              1                          1     		address = 8'h01;
    50              1                          1     		wdata = 8'b10_00_00_01;
    51              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    52              1                          1     		top.cpu.write_CPU(address, wdata);
    53                                               
    54              1                          1     		address = 8'h01;
    55              1                          1     		wdata = 8'b00_11_00_01;
    56              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    57              1                          1     		top.cpu.write_CPU(address, wdata);
    58                                               
    59              1                          1     		$display("=============================check TSR============================");
    60              1                          1     		$display("\n");
    61                                               
    62              1                          1     		address = 8'h02;
    63              1                          1     		top.cpu.read_CPU(address, rdata);
    64                                               		if (rdata[1] == 1'b0) begin
    65              1                          1     			flag = 1'b0;
    66              1                          1     			$display("PASS");
    67              1                          1     			$display("\n");
    68                                               		end
    69                                               		else begin
    70              1                    ***0***     			flag = 1'b1;
    71              1                    ***0***     			$display("FAIL");
    72              1                    ***0***     			$display("\n");
    73                                               		end
    74                                               
    75                                               
    76              1                          1     		#100;
    77              1                          1     		top.get_results(flag);
    78              1                          1     		#100;
    79              1                          1     		$finish();
    80                                               	end
    81                                               
    82                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_fake_condition_pclk4.v --

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1     		if (rdata[1] == 1'b0) begin
    69              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1078        30      1048       2.7

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_fake_condition_pclk4.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           0           1           0           0           0           0           3       16.67 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           1           0           0           0           0           0           3       16.67 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           1           0           0           0           0           3       16.67 
          4                          random_val[5]           0           1           0           0           0           0           3       16.67 
          4                          random_val[4]           0           1           0           0           0           0           3       16.67 
          4                          random_val[3]           0           1           0           0           0           0           3       16.67 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           1           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           1           0           0           0           0           3       16.67 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          8 
Untoggled Node Count =        177 

Toggle Coverage      =        2.7% (30 of 1078 bins)

File: ../testcase/count_down_fake_condition_pclk8.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        49         3      94.2

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_fake_condition_pclk8.v --

    1                                                module count_down_fake_condition_pclk8();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("===================COUNT DOWN AND RESET PCLK 8_test_begin=====================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");
    18                                               
    19                                               
    20              1                          1     		$display("=============================LOAD 8'H00 AND TO TDR============================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = 8'h00; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((random_val + 1) * 8 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_00;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               
    36              1                          1     		#5; // DEPEND ON USER CLOCKS FREQUENCE
    37                                               
    38              1                          1     		$display("=============================LOAD 8'HFF AND TO TDR============================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    42              1                          1     		wdata = 8'hff; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    43              1                          1     		random_val = wdata;
    44              1                          1     		$display("random is %0d", random_val);
    45              1                          1     		wait_time =((random_val + 1) * 8 * 10);
    46                                               		// write to TDR registor 
    47              1                          1     		top.cpu.write_CPU(address, wdata);
    48                                               
    49              1                          1     		address = 8'h01;
    50              1                          1     		wdata = 8'b10_00_00_10;
    51              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    52              1                          1     		top.cpu.write_CPU(address, wdata);
    53                                               
    54              1                          1     		address = 8'h01;
    55              1                          1     		wdata = 8'b00_11_00_10;
    56              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    57              1                          1     		top.cpu.write_CPU(address, wdata);
    58                                               
    59              1                          1     		$display("=============================check TSR============================");
    60              1                          1     		$display("\n");
    61                                               
    62              1                          1     		address = 8'h02;
    63              1                          1     		top.cpu.read_CPU(address, rdata);
    64                                               		if (rdata[1] == 1'b0) begin
    65              1                          1     			flag = 1'b0;
    66              1                          1     			$display("PASS");
    67              1                          1     			$display("\n");
    68                                               		end
    69                                               		else begin
    70              1                    ***0***     			flag = 1'b1;
    71              1                    ***0***     			$display("FAIL");
    72              1                    ***0***     			$display("\n");
    73                                               		end
    74                                               
    75                                               
    76              1                          1     		#100;
    77              1                          1     		top.get_results(flag);
    78              1                          1     		#100;
    79              1                          1     		$finish();
    80                                               	end
    81                                               
    82                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_fake_condition_pclk8.v --

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1     		if (rdata[1] == 1'b0) begin
    69              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1078        30      1048       2.7

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_fake_condition_pclk8.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[1]           0           1           0           0           0           0           3       16.67 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           1           0           0           0           0           3       16.67 
          4                          random_val[5]           0           1           0           0           0           0           3       16.67 
          4                          random_val[4]           0           1           0           0           0           0           3       16.67 
          4                          random_val[3]           0           1           0           0           0           0           3       16.67 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           1           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           1           0           0           0           0           3       16.67 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          8 
Untoggled Node Count =        177 

Toggle Coverage      =        2.7% (30 of 1078 bins)

File: ../testcase/count_down_reload_pclk16.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                          100        91         9      91.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_reload_pclk16.v --

    1                                                module count_down_reload_pclk16();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system for 1st time
    13              1                          1     		top.system.reset();
    14              1                          1     		#100;
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("===================COUNT DOWN AND RELOAD PCLK 4_test_begin====================");
    17              1                          1     		$display("==============================================================================");
    18              1                          1     		$display("\n");	
    19                                               
    20              1                          1     		$display("=====================load TDR to timer========================================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((random_val + 1) * 16 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_11;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               		
    36              1                          1     		#10;
    37                                               		
    38              1                          1     		$display("\n");
    39              1                          1     		$display("=====================configurate TCR to timer=================================");
    40              1                          1     		$display("\n");
    41                                               
    42              1                          1     		$display("\n");
    43              1                          1     		$display("==========================START timer=========================================");
    44              1                          1     		$display("\n");
    45                                               	
    46              1                          1     		address = 8'h01;
    47              1                          1     		wdata = 8'b00_11_00_11; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    48                                               		// load = TCR[7] = 1 => load to register
    49                                               		// up/dw bit = 1 => count down
    50                                               		// en bit => enable timer
    51                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    52                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    53                                               		// write to Timer
    54              1                          1     		top.cpu.write_CPU(address, wdata);
    55              1                          1     		val1 = wait_time/2;
    56                                               		// count for half wait time and then pause 
    57              1                          1     		#val1;
    58              1                          1     		$display("count for %0d", val1);
    59                                               
    60              1                          1     		$display("\n");
    61              1                          1     		$display("==========================DISABLE timer=====================================");
    62              1                          1     		$display("\n");
    63                                               
    64              1                          1     		address = 8'h01;
    65              1                          1     		wdata = 8'b00_10_00_11; //disable timer
    66              1                          1     		top.cpu.write_CPU(address, wdata);
    67              1                          1     		$display("ad %0t timer is disable for reload", $time);	
    68                                               		
    69              1                          1     		$display("\n");
    70              1                          1     		$display("==========================check flag before reload=========================");
    71              1                          1     		$display("\n");
    72                                               
    73                                               
    74              1                          1     		address = 8'h02;
    75              1                          1     		top.cpu.read_CPU(address, rdata);
    76              1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    77                                               		if (rdata[1] == 1'b0) begin
    78              1                          1     			flag = 1'b0;
    79              1                          1     			$display("PASS");
    80                                               		end
    81                                               		else begin
    82              1                    ***0***     			flag = 1'b1;
    83              1                    ***0***     			wdata = 8'h00;
    84              1                    ***0***     			top.cpu.write_CPU(address, wdata);
    85              1                    ***0***     			$display("FAIL");
    86              1                    ***0***     			$display("=========================== FLAG HAS BEEN CLEAR==================================");
    87                                               		end
    88                                               
    89                                               
    90              1                          1     		$display("=====================Reload TDR to timer======================================");
    91              1                          1     		$display("\n");
    92                                               
    93              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    94              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    95              1                          1     		random_val = wdata;
    96              1                          1     		$display("random is %0d", random_val);
    97              1                          1     		wait_time =((random_val + 1) * 16 * 10);
    98                                               		// write to TDR registor 
    99              1                          1     		top.cpu.write_CPU(address, wdata);
    100                                              
    101             1                          1     		address = 8'h01;
    102             1                          1     		wdata = 8'b10_00_00_11;
    103             1                          1     		$display("reload value TDR at %0t to counter_reg", $time);
    104             1                          1     		top.cpu.write_CPU(address, wdata);
    105                                              
    106             1                          1     		$display("\n");
    107             1                          1     		$display("=====================configurate TCR to timer=================================");
    108             1                          1     		$display("\n");
    109                                              
    110             1                          1     		$display("\n");
    111             1                          1     		$display("==========================START timer=========================================");
    112                                              	
    113             1                          1     		address = 8'h01;
    114             1                          1     		wdata = 8'b00_11_00_11; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    115                                              		// load = TCR[7] = 1 => load to register
    116                                              		// up/dw bit = 1 => count down
    117                                              		// en bit => enable timer
    118                                              		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    119                                              		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    120                                              		// write to Timer
    121             1                          1     		top.cpu.write_CPU(address, wdata);
    122                                              
    123             1                          1     		val2 = wait_time + 1;
    124             1                          1     		#val2;
    125                                              		
    126             1                          1     		$display("\n");
    127             1                          1     		$display("==========================FINAL CHECK timer====================================");
    128             1                          1     		$display("\n");
    129                                              
    130             1                          1     		address = 8'h02;
    131             1                          1     		top.cpu.read_CPU(address, rdata);
    132             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    133                                              		if (rdata[1] == 1'b1) begin
    134             1                          1     			flag = 1'b0;
    135             1                          1     			$display("PASS");
    136                                              		end
    137                                              		else begin
    138             1                    ***0***     			flag = 1'b1;
    139                                              			//wdata = 8'h00;
    140                                              			//top.cpu.write_CPU(address, wdata);
    141             1                    ***0***     			$display("FAIL");
    142                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    143                                              		end
    144                                              		
    145             1                          1     		$display("\n");
    146             1                          1     		$display("==========================CLEAR FLAG =========================================");
    147             1                          1     		$display("\n");
    148                                              
    149             1                          1     		address = 8'h02;
    150             1                          1     		top.cpu.read_CPU(address, rdata);
    151             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    152                                              		if (rdata[1] == 1'b0) begin
    153             1                          1     			flag = 1'b0;
    154             1                          1     			$display("PASS");
    155                                              		end
    156                                              		else begin
    157             1                    ***0***     			flag = 1'b1;
    158                                              			//wdata = 8'h00;
    159                                              			//top.cpu.write_CPU(address, wdata);
    160             1                    ***0***     			$display("FAIL");
    161                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    162                                              		end
    163             1                          1     		#100;
    164             1                          1     		top.get_results(flag);
    165             1                          1     		#100;
    166             1                          1     		$finish();
    167                                              
    168                                              	end
    169                                              
    170                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_reload_pclk16.v --

------------------------------------IF Branch------------------------------------
    77                                         1     Count coming in to IF
    77              1                          1     		if (rdata[1] == 1'b0) begin
    81              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    133                                        1     Count coming in to IF
    133             1                          1     		if (rdata[1] == 1'b1) begin
    137             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    152                                        1     Count coming in to IF
    152             1                          1     		if (rdata[1] == 1'b0) begin
    156             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1082        25      1057       2.3

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_reload_pclk16.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           0           1           0           0           0           0           3       16.67 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[5]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           1           0           0           0           0           0           3       16.67 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           1           0           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          7 
Untoggled Node Count =        178 

Toggle Coverage      =        2.3% (25 of 1082 bins)

File: ../testcase/count_down_reload_pclk2.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                          101        92         9      91.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_reload_pclk2.v --

    1                                                module count_down_reload_pclk2();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system for 1st time
    13              1                          1     		top.system.reset();
    14              1                          1     		#100;
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("===================COUNT DOWN AND RELOAD PCLK 2_test_begin====================");
    17              1                          1     		$display("==============================================================================");
    18              1                          1     		$display("\n");	
    19                                               
    20              1                          1     		$display("=====================load TDR to timer========================================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((random_val + 1) * 2 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_00;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               		
    36              1                          1     		#10;
    37                                               		
    38              1                          1     		$display("\n");
    39              1                          1     		$display("=====================configurate TCR to timer=================================");
    40              1                          1     		$display("\n");
    41                                               
    42              1                          1     		$display("\n");
    43              1                          1     		$display("==========================START timer=========================================");
    44              1                          1     		$display("\n");
    45                                               	
    46              1                          1     		address = 8'h01;
    47              1                          1     		wdata = 8'b00_11_00_00; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    48                                               		// load = TCR[7] = 1 => load to register
    49                                               		// up/dw bit = 1 => count down
    50                                               		// en bit => enable timer
    51                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    52                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    53                                               		// write to Timer
    54              1                          1     		top.cpu.write_CPU(address, wdata);
    55              1                          1     		val1 = wait_time/2;
    56                                               		// count for half wait time and then pause 
    57              1                          1     		#val1;
    58              1                          1     		$display("count for %0d", val1);
    59                                               
    60              1                          1     		$display("\n");
    61              1                          1     		$display("==========================DISABLE timer=====================================");
    62              1                          1     		$display("\n");
    63                                               
    64              1                          1     		address = 8'h01;
    65              1                          1     		wdata = 8'b00_10_00_00; //disable timer
    66              1                          1     		top.cpu.write_CPU(address, wdata);
    67              1                          1     		$display("ad %0t timer is disable for reload", $time);	
    68                                               		
    69              1                          1     		$display("\n");
    70              1                          1     		$display("==========================check flag before reload=========================");
    71              1                          1     		$display("\n");
    72                                               
    73                                               
    74              1                          1     		address = 8'h02;
    75              1                          1     		top.cpu.read_CPU(address, rdata);
    76              1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    77                                               		if (rdata[1] == 1'b0) begin
    78              1                          1     			flag = 1'b0;
    79              1                          1     			$display("PASS");
    80                                               		end
    81                                               		else begin
    82              1                    ***0***     			flag = 1'b1;
    83              1                    ***0***     			wdata = 8'h00;
    84              1                    ***0***     			top.cpu.write_CPU(address, wdata);
    85              1                    ***0***     			$display("FAIL");
    86              1                    ***0***     			$display("=========================== FLAG HAS BEEN CLEAR==================================");
    87                                               		end
    88                                               
    89                                               
    90              1                          1     		$display("=====================Reload TDR to timer======================================");
    91              1                          1     		$display("\n");
    92                                               
    93              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    94              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    95              1                          1     		random_val = wdata;
    96              1                          1     		$display("random is %0d", random_val);
    97              1                          1     		wait_time =((random_val + 1) * 2 * 10);
    98                                               		// write to TDR registor 
    99              1                          1     		top.cpu.write_CPU(address, wdata);
    100                                              
    101             1                          1     		address = 8'h01;
    102             1                          1     		wdata = 8'b10_00_00_00;
    103             1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    104             1                          1     		top.cpu.write_CPU(address, wdata);
    105                                              
    106             1                          1     		$display("\n");
    107             1                          1     		$display("=====================configurate TCR to timer=================================");
    108             1                          1     		$display("\n");
    109                                              
    110             1                          1     		$display("\n");
    111             1                          1     		$display("==========================START timer=========================================");
    112             1                          1     		$display("\n");
    113                                              	
    114             1                          1     		address = 8'h01;
    115             1                          1     		wdata = 8'b00_11_00_00; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    116                                              		// load = TCR[7] = 1 => load to register
    117                                              		// up/dw bit = 1 => count down
    118                                              		// en bit => enable timer
    119                                              		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    120                                              		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    121                                              		// write to Timer
    122             1                          1     		top.cpu.write_CPU(address, wdata);
    123                                              
    124             1                          1     		val2 = wait_time + 1;
    125             1                          1     		#val2;
    126                                              		
    127             1                          1     		$display("\n");
    128             1                          1     		$display("==========================FINAL CHECK timer====================================");
    129             1                          1     		$display("\n");
    130                                              
    131             1                          1     		address = 8'h02;
    132             1                          1     		top.cpu.read_CPU(address, rdata);
    133             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    134                                              		if (rdata[1] == 1'b1) begin
    135             1                          1     			flag = 1'b0;
    136             1                          1     			$display("PASS");
    137                                              		end
    138                                              		else begin
    139             1                    ***0***     			flag = 1'b1;
    140                                              			//wdata = 8'h00;
    141                                              			//top.cpu.write_CPU(address, wdata);
    142             1                    ***0***     			$display("FAIL");
    143                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    144                                              		end
    145                                              		
    146             1                          1     		$display("\n");
    147             1                          1     		$display("==========================CLEAR FLAG =========================================");
    148             1                          1     		$display("\n");
    149                                              
    150             1                          1     		address = 8'h02;
    151             1                          1     		top.cpu.read_CPU(address, rdata);
    152             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    153                                              		if (rdata[1] == 1'b0) begin
    154             1                          1     			flag = 1'b0;
    155             1                          1     			$display("PASS");
    156                                              		end
    157                                              		else begin
    158             1                    ***0***     			flag = 1'b1;
    159                                              			//wdata = 8'h00;
    160                                              			//top.cpu.write_CPU(address, wdata);
    161             1                    ***0***     			$display("FAIL");
    162                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    163                                              		end
    164             1                          1     		#100;
    165             1                          1     		top.get_results(flag);
    166             1                          1     		#100;
    167             1                          1     		$finish();
    168                                              
    169                                              	end
    170                                              
    171                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_reload_pclk2.v --

------------------------------------IF Branch------------------------------------
    77                                         1     Count coming in to IF
    77              1                          1     		if (rdata[1] == 1'b0) begin
    81              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    134                                        1     Count coming in to IF
    134             1                          1     		if (rdata[1] == 1'b1) begin
    138             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    153                                        1     Count coming in to IF
    153             1                          1     		if (rdata[1] == 1'b0) begin
    157             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1082        24      1058       2.2

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_reload_pclk2.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           0           0           0           0           0           3        0.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[6]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           1           0           0           0           0           0           3       16.67 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           1           0           0           0           0           0           3       16.67 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           1           0           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          7 
Untoggled Node Count =        178 

Toggle Coverage      =        2.2% (24 of 1082 bins)

File: ../testcase/count_down_reload_pclk4.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                          100        91         9      91.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_reload_pclk4.v --

    1                                                module count_down_reload_pclk4();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system for 1st time
    13              1                          1     		top.system.reset();
    14              1                          1     		#100;
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("===================COUNT DOWN AND RELOAD PCLK 4_test_begin====================");
    17              1                          1     		$display("==============================================================================");
    18              1                          1     		$display("\n");	
    19                                               
    20              1                          1     		$display("=====================load TDR to timer========================================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((random_val + 1) * 4 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_01;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               		
    36              1                          1     		#10;
    37                                               		
    38              1                          1     		$display("\n");
    39              1                          1     		$display("=====================configurate TCR to timer=================================");
    40              1                          1     		$display("\n");
    41                                               
    42              1                          1     		$display("\n");
    43              1                          1     		$display("==========================START timer=========================================");
    44              1                          1     		$display("\n");
    45                                               	
    46              1                          1     		address = 8'h01;
    47              1                          1     		wdata = 8'b00_11_00_01; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    48                                               		// load = TCR[7] = 1 => load to register
    49                                               		// up/dw bit = 1 => count down
    50                                               		// en bit => enable timer
    51                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    52                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    53                                               		// write to Timer
    54              1                          1     		top.cpu.write_CPU(address, wdata);
    55              1                          1     		val1 = wait_time/2;
    56                                               		// count for half wait time and then pause 
    57              1                          1     		#val1;
    58              1                          1     		$display("count for %0d", val1);
    59                                               
    60              1                          1     		$display("\n");
    61              1                          1     		$display("==========================DISABLE timer=====================================");
    62              1                          1     		$display("\n");
    63                                               
    64              1                          1     		address = 8'h01;
    65              1                          1     		wdata = 8'b00_10_00_01; //disable timer
    66              1                          1     		top.cpu.write_CPU(address, wdata);
    67              1                          1     		$display("ad %0t timer is disable for reload", $time);	
    68                                               		
    69              1                          1     		$display("\n");
    70              1                          1     		$display("==========================check flag before reload=========================");
    71              1                          1     		$display("\n");
    72                                               
    73                                               
    74              1                          1     		address = 8'h02;
    75              1                          1     		top.cpu.read_CPU(address, rdata);
    76              1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    77                                               		if (rdata[1] == 1'b0) begin
    78              1                          1     			flag = 1'b0;
    79              1                          1     			$display("PASS");
    80                                               		end
    81                                               		else begin
    82              1                    ***0***     			flag = 1'b1;
    83              1                    ***0***     			wdata = 8'h00;
    84              1                    ***0***     			top.cpu.write_CPU(address, wdata);
    85              1                    ***0***     			$display("FAIL");
    86              1                    ***0***     			$display("=========================== FLAG HAS BEEN CLEAR==================================");
    87                                               		end
    88                                               
    89                                               
    90              1                          1     		$display("=====================Reload TDR to timer======================================");
    91              1                          1     		$display("\n");
    92                                               
    93              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    94              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    95              1                          1     		random_val = wdata;
    96              1                          1     		$display("random is %0d", random_val);
    97              1                          1     		wait_time =((random_val + 1) * 4 * 10);
    98                                               		// write to TDR registor 
    99              1                          1     		top.cpu.write_CPU(address, wdata);
    100                                              
    101             1                          1     		address = 8'h01;
    102             1                          1     		wdata = 8'b10_00_00_01;
    103             1                          1     		$display("reload value TDR at %0t to counter_reg", $time);
    104             1                          1     		top.cpu.write_CPU(address, wdata);
    105                                              
    106             1                          1     		$display("\n");
    107             1                          1     		$display("=====================configurate TCR to timer=================================");
    108             1                          1     		$display("\n");
    109                                              
    110             1                          1     		$display("\n");
    111             1                          1     		$display("==========================START timer=========================================");
    112                                              	
    113             1                          1     		address = 8'h01;
    114             1                          1     		wdata = 8'b00_11_00_01; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    115                                              		// load = TCR[7] = 1 => load to register
    116                                              		// up/dw bit = 1 => count down
    117                                              		// en bit => enable timer
    118                                              		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    119                                              		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    120                                              		// write to Timer
    121             1                          1     		top.cpu.write_CPU(address, wdata);
    122                                              
    123             1                          1     		val2 = wait_time + 1;
    124             1                          1     		#val2;
    125                                              		
    126             1                          1     		$display("\n");
    127             1                          1     		$display("==========================FINAL CHECK timer====================================");
    128             1                          1     		$display("\n");
    129                                              
    130             1                          1     		address = 8'h02;
    131             1                          1     		top.cpu.read_CPU(address, rdata);
    132             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    133                                              		if (rdata[1] == 1'b1) begin
    134             1                          1     			flag = 1'b0;
    135             1                          1     			$display("PASS");
    136                                              		end
    137                                              		else begin
    138             1                    ***0***     			flag = 1'b1;
    139                                              			//wdata = 8'h00;
    140                                              			//top.cpu.write_CPU(address, wdata);
    141             1                    ***0***     			$display("FAIL");
    142                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    143                                              		end
    144                                              		
    145             1                          1     		$display("\n");
    146             1                          1     		$display("==========================CLEAR FLAG =========================================");
    147             1                          1     		$display("\n");
    148                                              
    149             1                          1     		address = 8'h02;
    150             1                          1     		top.cpu.read_CPU(address, rdata);
    151             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    152                                              		if (rdata[1] == 1'b0) begin
    153             1                          1     			flag = 1'b0;
    154             1                          1     			$display("PASS");
    155                                              		end
    156                                              		else begin
    157             1                    ***0***     			flag = 1'b1;
    158                                              			//wdata = 8'h00;
    159                                              			//top.cpu.write_CPU(address, wdata);
    160             1                    ***0***     			$display("FAIL");
    161                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    162                                              		end
    163             1                          1     		#100;
    164             1                          1     		top.get_results(flag);
    165             1                          1     		#100;
    166             1                          1     		$finish();
    167                                              
    168                                              	end
    169                                              
    170                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_reload_pclk4.v --

------------------------------------IF Branch------------------------------------
    77                                         1     Count coming in to IF
    77              1                          1     		if (rdata[1] == 1'b0) begin
    81              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    133                                        1     Count coming in to IF
    133             1                          1     		if (rdata[1] == 1'b1) begin
    137             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    152                                        1     Count coming in to IF
    152             1                          1     		if (rdata[1] == 1'b0) begin
    156             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1086        23      1063       2.1

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_reload_pclk4.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           0           0           0           0           0           3        0.00 
          2                               wdata[0]           0           1           0           0           0           0           3       16.67 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[7]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[3]           1           0           0           0           0           0           3       16.67 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           1           0           0           0           0           0           3       16.67 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           1           0           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          6 
Untoggled Node Count =        179 

Toggle Coverage      =        2.1% (23 of 1086 bins)

File: ../testcase/count_down_reload_pclk8.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                          100        91         9      91.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_reload_pclk8.v --

    1                                                module count_down_reload_pclk8();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system for 1st time
    13              1                          1     		top.system.reset();
    14              1                          1     		#100;
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("===================COUNT DOWN AND RELOAD PCLK 4_test_begin====================");
    17              1                          1     		$display("==============================================================================");
    18              1                          1     		$display("\n");	
    19                                               
    20              1                          1     		$display("=====================load TDR to timer========================================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((random_val + 1) * 8 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_10;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               		
    36              1                          1     		#10;
    37                                               		
    38              1                          1     		$display("\n");
    39              1                          1     		$display("=====================configurate TCR to timer=================================");
    40              1                          1     		$display("\n");
    41                                               
    42              1                          1     		$display("\n");
    43              1                          1     		$display("==========================START timer=========================================");
    44              1                          1     		$display("\n");
    45                                               	
    46              1                          1     		address = 8'h01;
    47              1                          1     		wdata = 8'b00_11_00_10; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    48                                               		// load = TCR[7] = 1 => load to register
    49                                               		// up/dw bit = 1 => count down
    50                                               		// en bit => enable timer
    51                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    52                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    53                                               		// write to Timer
    54              1                          1     		top.cpu.write_CPU(address, wdata);
    55              1                          1     		val1 = wait_time/2;
    56                                               		// count for half wait time and then pause 
    57              1                          1     		#val1;
    58              1                          1     		$display("count for %0d", val1);
    59                                               
    60              1                          1     		$display("\n");
    61              1                          1     		$display("==========================DISABLE timer=====================================");
    62              1                          1     		$display("\n");
    63                                               
    64              1                          1     		address = 8'h01;
    65              1                          1     		wdata = 8'b00_10_00_10; //disable timer
    66              1                          1     		top.cpu.write_CPU(address, wdata);
    67              1                          1     		$display("ad %0t timer is disable for reload", $time);	
    68                                               		
    69              1                          1     		$display("\n");
    70              1                          1     		$display("==========================check flag before reload=========================");
    71              1                          1     		$display("\n");
    72                                               
    73                                               
    74              1                          1     		address = 8'h02;
    75              1                          1     		top.cpu.read_CPU(address, rdata);
    76              1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    77                                               		if (rdata[1] == 1'b0) begin
    78              1                          1     			flag = 1'b0;
    79              1                          1     			$display("PASS");
    80                                               		end
    81                                               		else begin
    82              1                    ***0***     			flag = 1'b1;
    83              1                    ***0***     			wdata = 8'h00;
    84              1                    ***0***     			top.cpu.write_CPU(address, wdata);
    85              1                    ***0***     			$display("FAIL");
    86              1                    ***0***     			$display("=========================== FLAG HAS BEEN CLEAR==================================");
    87                                               		end
    88                                               
    89                                               
    90              1                          1     		$display("=====================Reload TDR to timer======================================");
    91              1                          1     		$display("\n");
    92                                               
    93              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    94              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    95              1                          1     		random_val = wdata;
    96              1                          1     		$display("random is %0d", random_val);
    97              1                          1     		wait_time =((random_val + 1) * 8 * 10);
    98                                               		// write to TDR registor 
    99              1                          1     		top.cpu.write_CPU(address, wdata);
    100                                              
    101             1                          1     		address = 8'h01;
    102             1                          1     		wdata = 8'b10_00_00_10;
    103             1                          1     		$display("reload value TDR at %0t to counter_reg", $time);
    104             1                          1     		top.cpu.write_CPU(address, wdata);
    105                                              
    106             1                          1     		$display("\n");
    107             1                          1     		$display("=====================configurate TCR to timer=================================");
    108             1                          1     		$display("\n");
    109                                              
    110             1                          1     		$display("\n");
    111             1                          1     		$display("==========================START timer=========================================");
    112                                              	
    113             1                          1     		address = 8'h01;
    114             1                          1     		wdata = 8'b00_11_00_10; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    115                                              		// load = TCR[7] = 1 => load to register
    116                                              		// up/dw bit = 1 => count down
    117                                              		// en bit => enable timer
    118                                              		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    119                                              		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    120                                              		// write to Timer
    121             1                          1     		top.cpu.write_CPU(address, wdata);
    122                                              
    123             1                          1     		val2 = wait_time + 1;
    124             1                          1     		#val2;
    125                                              		
    126             1                          1     		$display("\n");
    127             1                          1     		$display("==========================FINAL CHECK timer====================================");
    128             1                          1     		$display("\n");
    129                                              
    130             1                          1     		address = 8'h02;
    131             1                          1     		top.cpu.read_CPU(address, rdata);
    132             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    133                                              		if (rdata[1] == 1'b1) begin
    134             1                          1     			flag = 1'b0;
    135             1                          1     			$display("PASS");
    136                                              		end
    137                                              		else begin
    138             1                    ***0***     			flag = 1'b1;
    139                                              			//wdata = 8'h00;
    140                                              			//top.cpu.write_CPU(address, wdata);
    141             1                    ***0***     			$display("FAIL");
    142                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    143                                              		end
    144                                              		
    145             1                          1     		$display("\n");
    146             1                          1     		$display("==========================CLEAR FLAG =========================================");
    147             1                          1     		$display("\n");
    148                                              
    149             1                          1     		address = 8'h02;
    150             1                          1     		top.cpu.read_CPU(address, rdata);
    151             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    152                                              		if (rdata[1] == 1'b0) begin
    153             1                          1     			flag = 1'b0;
    154             1                          1     			$display("PASS");
    155                                              		end
    156                                              		else begin
    157             1                    ***0***     			flag = 1'b1;
    158                                              			//wdata = 8'h00;
    159                                              			//top.cpu.write_CPU(address, wdata);
    160             1                    ***0***     			$display("FAIL");
    161                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    162                                              		end
    163             1                          1     		#100;
    164             1                          1     		top.get_results(flag);
    165             1                          1     		#100;
    166             1                          1     		$finish();
    167                                              
    168                                              	end
    169                                              
    170                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_reload_pclk8.v --

------------------------------------IF Branch------------------------------------
    77                                         1     Count coming in to IF
    77              1                          1     		if (rdata[1] == 1'b0) begin
    81              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    133                                        1     Count coming in to IF
    133             1                          1     		if (rdata[1] == 1'b1) begin
    137             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    152                                        1     Count coming in to IF
    152             1                          1     		if (rdata[1] == 1'b0) begin
    156             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1078        26      1052       2.4

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_reload_pclk8.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[8]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[4]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           1           0           0           0           0           0           3       16.67 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           1           0           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          8 
Untoggled Node Count =        177 

Toggle Coverage      =        2.4% (26 of 1078 bins)

File: ../testcase/count_down_reset_pclk16.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           51        49         2      96.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_reset_pclk16.v --

    1                                                module count_down_reset_pclk16();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("==================COUNT DOWN AND RESET PCLK 16_test_begin=====================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");	
    18                                               
    19              1                          1     		$display("=====================load TDR to timer========================================");
    20              1                          1     		$display("\n");
    21                                               
    22              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    23              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    24              1                          1     		random_val = wdata;
    25              1                          1     		$display("random is %0d", random_val);
    26              1                          1     		wait_time =((random_val + 1) * 16 * 10);
    27                                               		// write to TDR registor 
    28              1                          1     		top.cpu.write_CPU(address, wdata);
    29                                               
    30              1                          1     		address = 8'h01;
    31              1                          1     		wdata = 8'b10_00_00_11;
    32              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    33              1                          1     		top.cpu.write_CPU(address, wdata);
    34                                               		
    35              1                          1     		#10;
    36                                               
    37              1                          1     		$display("\n");
    38              1                          1     		$display("=====================configurate TCR to timer=================================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		$display("\n");
    42              1                          1     		$display("==========================START timer=========================================");
    43              1                          1     		$display("\n");
    44                                               	
    45              1                          1     		address = 8'h01;
    46              1                          1     		wdata = 8'b00_11_00_11; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    47                                               		// load = TCR[7] = 1 => load to register
    48                                               		// up/dw bit = 1 => count down
    49                                               		// en bit => enable timer
    50                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    51                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    52                                               		// write to Timer
    53              1                          1     		top.cpu.write_CPU(address, wdata);
    54              1                          1     		val1 = wait_time / 2;
    55                                               		// count for half wait time and then pause 
    56              1                          1     		#val1;
    57              1                          1     		$display("count for %0d", val1);
    58                                               
    59              1                          1     		$display("\n");
    60              1                          1     		$display("==========================reset timer=========================================");
    61              1                          1     		$display("\n");
    62                                               
    63              1                          1     		top.system.reset();
    64              1                          1     		$display("at %0t timer was reset", $time);
    65                                               
    66              1                          1     		for (i = 0; i < 3; i = i + 1) begin
    66              2                          3     
    67              1                          3     			address = i;
    68              1                          3     			top.cpu.read_CPU(address, rdata);
    69                                               			if (rdata === 8'h00) begin
    70              1                          3     				flag = 0;
    71              1                          3     				$display("PASS");
    72                                               			end
    73                                               			else begin
    74              1                    ***0***     				flag = 1;
    75              1                    ***0***     				$display("FAIL");
    76                                               			end
    77                                               		end
    78                                               
    79              1                          1     		#100;
    80              1                          1     		top.get_results(flag);
    81              1                          1     		#100;
    82              1                          1     		$finish();
    83                                               	end
    84                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_reset_pclk16.v --

------------------------------------IF Branch------------------------------------
    69                                         3     Count coming in to IF
    69              1                          3     			if (rdata === 8'h00) begin
    73              1                    ***0***     			else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1094        14      1080       1.2

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_reset_pclk16.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           0           1           0           0           0           0           3       16.67 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           1           0           0           0           0           3       16.67 
          2                               wdata[0]           0           1           0           0           0           0           3       16.67 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           1           0           0           0           0           3       16.67 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          4 
Untoggled Node Count =        181 

Toggle Coverage      =        1.2% (14 of 1094 bins)

File: ../testcase/count_down_reset_pclk2.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           51        49         2      96.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_reset_pclk2.v --

    1                                                module count_down_reset_pclk2();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("===================COUNT DOWN AND RESET PCLK 2_test_begin=====================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");	
    18                                               
    19              1                          1     		$display("=====================load TDR to timer========================================");
    20              1                          1     		$display("\n");
    21                                               
    22              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    23              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    24              1                          1     		random_val = wdata;
    25              1                          1     		$display("random is %0d", random_val);
    26              1                          1     		wait_time =((random_val + 1) * 2 * 10);
    27                                               		// write to TDR registor 
    28              1                          1     		top.cpu.write_CPU(address, wdata);
    29                                               
    30              1                          1     		address = 8'h01;
    31              1                          1     		wdata = 8'b10_00_00_00;
    32              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    33              1                          1     		top.cpu.write_CPU(address, wdata);
    34                                               		
    35              1                          1     		#10;
    36                                               
    37              1                          1     		$display("\n");
    38              1                          1     		$display("=====================configurate TCR to timer=================================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		$display("\n");
    42              1                          1     		$display("==========================START timer=========================================");
    43              1                          1     		$display("\n");
    44                                               	
    45              1                          1     		address = 8'h01;
    46              1                          1     		wdata = 8'b00_11_00_00; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    47                                               		// load = TCR[7] = 1 => load to register
    48                                               		// up/dw bit = 1 => count down
    49                                               		// en bit => enable timer
    50                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    51                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    52                                               		// write to Timer
    53              1                          1     		top.cpu.write_CPU(address, wdata);
    54              1                          1     		val1 = wait_time / 2;
    55                                               		// count for half wait time and then pause 
    56              1                          1     		#val1;
    57              1                          1     		$display("count for %0d", val1);
    58                                               
    59              1                          1     		$display("\n");
    60              1                          1     		$display("==========================reset timer=========================================");
    61              1                          1     		$display("\n");
    62                                               
    63              1                          1     		top.system.reset();
    64              1                          1     		$display("at %0t timer was reset", $time);
    65                                               
    66              1                          1     		for (i = 0; i < 3; i = i + 1) begin
    66              2                          3     
    67              1                          3     			address = i;
    68              1                          3     			top.cpu.read_CPU(address, rdata);
    69                                               			if (rdata === 8'h00) begin
    70              1                          3     				flag = 0;
    71              1                          3     				$display("PASS");
    72                                               			end
    73                                               			else begin
    74              1                    ***0***     				flag = 1;
    75              1                    ***0***     				$display("FAIL");
    76                                               			end
    77                                               		end
    78                                               
    79              1                          1     		#100;
    80              1                          1     		top.get_results(flag);
    81              1                          1     		#100;
    82              1                          1     		$finish();
    83                                               	end
    84                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_reset_pclk2.v --

------------------------------------IF Branch------------------------------------
    69                                         3     Count coming in to IF
    69              1                          3     			if (rdata === 8'h00) begin
    73              1                    ***0***     			else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1094        12      1082       1.0

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_reset_pclk2.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           0           1           0           0           0           0           3       16.67 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           0           0           0           0           0           3        0.00 
          2                               wdata[0]           0           0           0           0           0           0           3        0.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           1           0           0           0           0           3       16.67 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          4 
Untoggled Node Count =        181 

Toggle Coverage      =        1.0% (12 of 1094 bins)

File: ../testcase/count_down_reset_pclk4.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           51        49         2      96.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_reset_pclk4.v --

    1                                                module count_down_reset_pclk4();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("===================COUNT DOWN AND RESET PCLK 4_test_begin=====================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");	
    18                                               
    19              1                          1     		$display("=====================load TDR to timer========================================");
    20              1                          1     		$display("\n");
    21                                               
    22              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    23              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    24              1                          1     		random_val = wdata;
    25              1                          1     		$display("random is %0d", random_val);
    26              1                          1     		wait_time =((random_val + 1) * 4 * 10);
    27                                               		// write to TDR registor 
    28              1                          1     		top.cpu.write_CPU(address, wdata);
    29                                               
    30              1                          1     		address = 8'h01;
    31              1                          1     		wdata = 8'b10_00_00_01;
    32              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    33              1                          1     		top.cpu.write_CPU(address, wdata);
    34                                               		
    35              1                          1     		#10;
    36                                               
    37              1                          1     		$display("\n");
    38              1                          1     		$display("=====================configurate TCR to timer=================================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		$display("\n");
    42              1                          1     		$display("==========================START timer=========================================");
    43              1                          1     		$display("\n");
    44                                               	
    45              1                          1     		address = 8'h01;
    46              1                          1     		wdata = 8'b00_11_00_01; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    47                                               		// load = TCR[7] = 1 => load to register
    48                                               		// up/dw bit = 1 => count down
    49                                               		// en bit => enable timer
    50                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    51                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    52                                               		// write to Timer
    53              1                          1     		top.cpu.write_CPU(address, wdata);
    54              1                          1     		val1 = wait_time / 2;
    55                                               		// count for half wait time and then pause 
    56              1                          1     		#val1;
    57              1                          1     		$display("count for %0d", val1);
    58                                               
    59              1                          1     		$display("\n");
    60              1                          1     		$display("==========================reset timer=========================================");
    61              1                          1     		$display("\n");
    62                                               
    63              1                          1     		top.system.reset();
    64              1                          1     		$display("at %0t timer was reset", $time);
    65                                               
    66              1                          1     		for (i = 0; i < 3; i = i + 1) begin
    66              2                          3     
    67              1                          3     			address = i;
    68              1                          3     			top.cpu.read_CPU(address, rdata);
    69                                               			if (rdata === 8'h00) begin
    70              1                          3     				flag = 0;
    71              1                          3     				$display("PASS");
    72                                               			end
    73                                               			else begin
    74              1                    ***0***     				flag = 1;
    75              1                    ***0***     				$display("FAIL");
    76                                               			end
    77                                               		end
    78                                               
    79              1                          1     		#100;
    80              1                          1     		top.get_results(flag);
    81              1                          1     		#100;
    82              1                          1     		$finish();
    83                                               	end
    84                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_reset_pclk4.v --

------------------------------------IF Branch------------------------------------
    69                                         3     Count coming in to IF
    69              1                          3     			if (rdata === 8'h00) begin
    73              1                    ***0***     			else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1094        13      1081       1.1

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_reset_pclk4.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           0           1           0           0           0           0           3       16.67 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           0           0           0           0           0           3        0.00 
          2                               wdata[0]           0           1           0           0           0           0           3       16.67 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           1           0           0           0           0           3       16.67 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          4 
Untoggled Node Count =        181 

Toggle Coverage      =        1.1% (13 of 1094 bins)

File: ../testcase/count_down_reset_pclk8.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           51        49         2      96.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_reset_pclk8.v --

    1                                                module count_down_reset_pclk8();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("===================COUNT DOWN AND RESET PCLK 8_test_begin=====================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");	
    18                                               
    19              1                          1     		$display("=====================load TDR to timer========================================");
    20              1                          1     		$display("\n");
    21                                               
    22              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    23              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    24              1                          1     		random_val = wdata;
    25              1                          1     		$display("random is %0d", random_val);
    26              1                          1     		wait_time =((random_val + 1) * 8 * 10);
    27                                               		// write to TDR registor 
    28              1                          1     		top.cpu.write_CPU(address, wdata);
    29                                               
    30              1                          1     		address = 8'h01;
    31              1                          1     		wdata = 8'b10_00_00_10;
    32              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    33              1                          1     		top.cpu.write_CPU(address, wdata);
    34                                               		
    35              1                          1     		#10;
    36                                               
    37              1                          1     		$display("\n");
    38              1                          1     		$display("=====================configurate TCR to timer=================================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		$display("\n");
    42              1                          1     		$display("==========================START timer=========================================");
    43              1                          1     		$display("\n");
    44                                               	
    45              1                          1     		address = 8'h01;
    46              1                          1     		wdata = 8'b00_11_00_10; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    47                                               		// load = TCR[7] = 1 => load to register
    48                                               		// up/dw bit = 1 => count down
    49                                               		// en bit => enable timer
    50                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    51                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    52                                               		// write to Timer
    53              1                          1     		top.cpu.write_CPU(address, wdata);
    54              1                          1     		val1 = wait_time / 2;
    55                                               		// count for half wait time and then pause 
    56              1                          1     		#val1;
    57              1                          1     		$display("count for %0d", val1);
    58                                               
    59              1                          1     		$display("\n");
    60              1                          1     		$display("==========================reset timer=========================================");
    61              1                          1     		$display("\n");
    62                                               
    63              1                          1     		top.system.reset();
    64              1                          1     		$display("at %0t timer was reset", $time);
    65                                               
    66              1                          1     		for (i = 0; i < 3; i = i + 1) begin
    66              2                          3     
    67              1                          3     			address = i;
    68              1                          3     			top.cpu.read_CPU(address, rdata);
    69                                               			if (rdata === 8'h00) begin
    70              1                          3     				flag = 0;
    71              1                          3     				$display("PASS");
    72                                               			end
    73                                               			else begin
    74              1                    ***0***     				flag = 1;
    75              1                    ***0***     				$display("FAIL");
    76                                               			end
    77                                               		end
    78                                               
    79              1                          1     		#100;
    80              1                          1     		top.get_results(flag);
    81              1                          1     		#100;
    82              1                          1     		$finish();
    83                                               	end
    84                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_reset_pclk8.v --

------------------------------------IF Branch------------------------------------
    69                                         3     Count coming in to IF
    69              1                          3     			if (rdata === 8'h00) begin
    73              1                    ***0***     			else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1094        13      1081       1.1

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_reset_pclk8.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           0           1           0           0           0           0           3       16.67 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           1           0           0           0           0           3       16.67 
          2                               wdata[0]           0           0           0           0           0           0           3        0.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           1           0           0           0           0           3       16.67 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          4 
Untoggled Node Count =        181 

Toggle Coverage      =        1.1% (13 of 1094 bins)

File: ../testcase/count_down_underflow_pclk16.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        48         4      92.3

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_underflow_pclk16.v --

    1                                                module count_down_underflow_pclk16();
    2                                                	
    3                                                	reg [7:0] address, wdata, rdata;
    4                                                	reg flag;
    5                                                	integer i;
    6               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    7               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    8               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    9                                                
    10                                               	timer_tb top();
    11                                               
    12                                               	initial begin
    13                                               		// reset system for 1st time
    14              1                          1     		top.system.reset();
    15              1                          1     		#100;
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("============Read_write_3Read_write_3_register_register_test_begin=============");
    18              1                          1     		$display("==============================================================================");
    19              1                          1     		$display("\n");
    20                                               		
    21              1                          1     		for(i = 0; i<10; i = i+1) begin
    21              2                         10     
    22                                               		
    23              1                         10     		$display("=====================load TDR to timer========================================");
    24              1                         10     		$display("\n");
    25                                               		
    26              1                         10     		top.system.reset();
    27              1                         10     		#100;
    28                                               
    29              1                         10     		address = 8'h00; // TDR addess using APB protocol to write
    30              1                         10     		wdata = 8'hff; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    31                                               		// write to TDR registor 
    32              1                         10     		top.cpu.write_CPU(address, wdata);
    33                                               
    34              1                         10     		address = 8'h01;
    35              1                         10     		wdata = 8'b10_00_00_00;
    36              1                         10     		$display("load value TDR at %0t to counter_reg", $time);
    37              1                         10     		top.cpu.write_CPU(address, wdata);
    38                                               
    39              1                         10     		#10;
    40                                               		
    41              1                         10     		$display("\n");
    42              1                         10     		$display("=====================configurate TCR to timer=================================");
    43              1                         10     		$display("\n");
    44                                               
    45                                               		
    46              1                         10     		address = 8'h01; // TCR addess using APB protocol to write
    47              1                         10     		wdata = 8'b00_11_00_11; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    48                                               
    49                                               		// load = TCR[7] = 1 => load to register
    50                                               		// up/dw bit = 1 => count down
    51                                               		// en bit => enable timer
    52                                               		// cks [1:0] = 11 => internal clock = 16T Pclk external 
    53                                               		// ====> timer need more than (255 * 16) *10 + 1 signal clock to send out underflow flag;
    54                                               		
    55                                               		// write to Timer
    56              1                         10     		top.cpu.write_CPU(address, wdata);
    57              1                         10     		$display("write configuration %0d to TCR at %0t", wdata, $time);
    58                                               
    59                                               		// T pclk = 10 DVTG => ((255*16) * 10) + 1 = 40801 DVTG ==> depend on check flow code  
    60                                               		// timer need at least 40801 DVTG to send out underflag
    61              1                         10     		#40950; // make sure to capture underflow flag
    62                                               
    63              1                         10     		address = 8'h02;
    64              1                         10     		top.cpu.read_CPU(address, rdata);
    65              1                         10     		$display("read TSR=%0d register at %0t", rdata, $time);
    66                                               		if (rdata[1] == 1'b1) begin
    67              1                         10     			flag = 0;
    68              1                         10     			$display("=======================================PASS==================================\n");
    69                                               		end
    70                                               		else begin
    71              1                    ***0***     			flag = 1;
    72              1                    ***0***     			$display("======================================FAIL===================================\n");
    73                                               		end
    74                                               		
    75              1                         10     		address = 8'h02;
    76              1                         10     		wdata = 8'b0000_0001;
    77              1                         10     		top.cpu.write_CPU(address, wdata);
    78              1                         10     		$display("===========================CLEAR TSR================================\n");
    79              1                         10     		#100;
    80              1                         10     		top.cpu.read_CPU(address, rdata);
    81                                               		if (rdata[1] == 1'b0) begin
    82              1                         10     			flag = 0;
    83              1                         10     			$display("=======================================PASS==================================\n");
    84                                               		end
    85                                               		else begin
    86              1                    ***0***     			flag = 1;
    87              1                    ***0***     			$display("======================================FAIL===================================\n");
    88                                               		end
    89                                               		end
    90                                               
    91                                               
    92              1                          1     		#100;
    93              1                          1     		top.get_results(flag);
    94              1                          1     		#100;
    95              1                          1     		$finish();
    96                                               	end
    97                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         4         2         2      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_underflow_pclk16.v --

------------------------------------IF Branch------------------------------------
    66                                        10     Count coming in to IF
    66              1                         10     		if (rdata[1] == 1'b1) begin
    70              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    81                                        10     Count coming in to IF
    81              1                         10     		if (rdata[1] == 1'b0) begin
    85              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    286        29       257      10.1

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_underflow_pclk16.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          3                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               rdata[7]           0           0           0           0           0           0           3        0.00 
          3                               rdata[6]           0           0           0           0           0           0           3        0.00 
          3                               rdata[5]           0           0           0           0           0           0           3        0.00 
          3                               rdata[4]           0           0           0           0           0           0           3        0.00 
          3                               rdata[3]           0           0           0           0           0           0           3        0.00 
          3                               rdata[2]           0           0           0           0           0           0           3        0.00 
          3                               rdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               rdata[0]           0           0           0           0           0           0           3        0.00 
          3                             address[7]           0           0           0           0           0           0           3        0.00 
          3                             address[6]           0           0           0           0           0           0           3        0.00 
          3                             address[5]           0           0           0           0           0           0           3        0.00 
          3                             address[4]           0           0           0           0           0           0           3        0.00 
          3                             address[3]           0           0           0           0           0           0           3        0.00 
          3                             address[2]           0           0           0           0           0           0           3        0.00 
          3                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                   flag           0           0           0           0           0           0           3        0.00 
          5                                   i[9]           0           0           0           0           0           0           3        0.00 
          5                                   i[8]           0           0           0           0           0           0           3        0.00 
          5                                   i[7]           0           0           0           0           0           0           3        0.00 
          5                                   i[6]           0           0           0           0           0           0           3        0.00 
          5                                   i[5]           0           0           0           0           0           0           3        0.00 
          5                                   i[4]           0           0           0           0           0           0           3        0.00 
          5                                   i[3]           0           1           0           0           0           0           3       16.67 
          5                                  i[31]           0           0           0           0           0           0           3        0.00 
          5                                  i[30]           0           0           0           0           0           0           3        0.00 
          5                                   i[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          5                                  i[29]           0           0           0           0           0           0           3        0.00 
          5                                  i[28]           0           0           0           0           0           0           3        0.00 
          5                                  i[27]           0           0           0           0           0           0           3        0.00 
          5                                  i[26]           0           0           0           0           0           0           3        0.00 
          5                                  i[25]           0           0           0           0           0           0           3        0.00 
          5                                  i[24]           0           0           0           0           0           0           3        0.00 
          5                                  i[23]           0           0           0           0           0           0           3        0.00 
          5                                  i[22]           0           0           0           0           0           0           3        0.00 
          5                                  i[21]           0           0           0           0           0           0           3        0.00 
          5                                  i[20]           0           0           0           0           0           0           3        0.00 
          5                                   i[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          5                                  i[19]           0           0           0           0           0           0           3        0.00 
          5                                  i[18]           0           0           0           0           0           0           3        0.00 
          5                                  i[17]           0           0           0           0           0           0           3        0.00 
          5                                  i[16]           0           0           0           0           0           0           3        0.00 
          5                                  i[15]           0           0           0           0           0           0           3        0.00 
          5                                  i[14]           0           0           0           0           0           0           3        0.00 
          5                                  i[13]           0           0           0           0           0           0           3        0.00 
          5                                  i[12]           0           0           0           0           0           0           3        0.00 
          5                                  i[11]           0           0           0           0           0           0           3        0.00 
          5                                  i[10]           0           0           0           0           0           0           3        0.00 
          5                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         57 
Toggled Node Count   =         14 
Untoggled Node Count =         43 

Toggle Coverage      =       10.1% (29 of 286 bins)

File: ../testcase/count_down_underflow_pclk16_pause.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           83        77         6      92.7

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_underflow_pclk16_pause.v --

    1                                                module count_down_underflow_pclk16_pause();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               
    13                                               	// reset system for 1st time
    14              1                          1     	top.system.reset();
    15              1                          1     	#100;
    16              1                          1     	$display("==============================================================================");
    17              1                          1     	$display("===================COUNT DOWN WITH PAUSE PCLK 16_test_begin====================");
    18              1                          1     	$display("==============================================================================");
    19              1                          1     	$display("\n");
    20                                               
    21                                               	
    22              1                          1     	$display("=====================load TDR to timer========================================");
    23              1                          1     	$display("\n");
    24                                               	
    25              1                          1     	address = 8'h00; // TDR addess using APB protocol to write
    26              1                          1     	wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    27              1                          1     	random_val = wdata;
    28              1                          1     	$display("random is %0d", random_val);
    29              1                          1     	wait_time =((random_val + 1) * 160);
    30                                               	// write to TDR registor 
    31              1                          1     	top.cpu.write_CPU(address, wdata);
    32                                               
    33              1                          1     	address = 8'h01;
    34              1                          1     	wdata = 8'b10_00_00_11;
    35              1                          1     	$display("load value TDR at %0t to counter_reg", $time);
    36              1                          1     	top.cpu.write_CPU(address, wdata);
    37                                               
    38              1                          1     	#10;
    39                                               		
    40              1                          1     	$display("\n");
    41              1                          1     	$display("=====================configurate TCR to timer=================================");
    42              1                          1     	$display("\n");
    43                                               
    44                                               
    45              1                          1     	$display("\n");
    46              1                          1     	$display("==========================START timer=========================================");
    47              1                          1     	$display("\n");
    48                                               
    49                                               
    50              1                          1     	address = 8'h01;
    51              1                          1     	wdata = 8'b00_11_00_11; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    52                                               	// load = TCR[7] = 1 => load to register
    53                                               	// up/dw bit = 1 => count down
    54                                               	// en bit => enable timer
    55                                               	// cks [1:0] = 00 => internal clock = 2T Pclk external 
    56                                               	// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    57                                               	// write to Timer
    58              1                          1     	top.cpu.write_CPU(address, wdata);
    59              1                          1     	val1 = wait_time/2;
    60                                               	// count for half wait time and then pause 
    61              1                          1     	#val1;
    62                                               
    63              1                          1     	$display("count for %0d", val1);
    64                                               
    65              1                          1     	$display("\n");
    66              1                          1     	$display("=============================wait for random time=================================");
    67              1                          1     	$display("\n");
    68                                               
    69                                               	
    70                                               	// pause timer for 12345 
    71              1                          1     	address = 8'h01;
    72              1                          1     	wdata = 8'b00_10_00_11;
    73              1                          1     	top.cpu.write_CPU(address, wdata);
    74              1                          1     	#val1;
    75              1                          1     	$display("random value for wait time is %0d", val1);
    76                                               
    77                                               
    78              1                          1     	$display("\n");
    79              1                          1     	$display("=====================check flag before continue=============================");
    80              1                          1     	$display("\n");
    81                                               
    82                                               
    83                                               	// check flag before continue
    84              1                          1     	address = 8'h02;
    85              1                          1     	top.cpu.read_CPU(address, rdata);
    86                                               	if (rdata[1] == 1'b0) begin
    87              1                          1     		flag = 1'b0;
    88              1                          1     		$display("PASS");
    89                                               	end
    90                                               	else begin
    91              1                    ***0***     		flag = 1'b1;
    92              1                    ***0***     		$display("FAIL");
    93                                               	end
    94                                               
    95              1                          1     	$display("\n");
    96              1                          1     	$display("======================== continue to count=================================");
    97              1                          1     	$display("\n");
    98                                               
    99                                               
    100                                              	// enable timer again
    101             1                          1     	address = 8'h01;
    102             1                          1     	wdata = 8'b00_11_00_11;
    103             1                          1     	top.cpu.write_CPU(address, wdata);
    104                                              
    105             1                          1     	$display("\n");
    106             1                          1     	$display("===================check flag after pause time=============================");
    107             1                          1     	$display("\n");
    108                                              
    109                                              	
    110             1                          1     	val2 = (wait_time / 2) + 1;
    111             1                          1     	#val2; // make sure for capture the flag
    112                                              
    113                                              	// check flag before continue
    114             1                          1     	address = 8'h02;
    115             1                          1     	top.cpu.read_CPU(address, rdata);
    116             1                          1     	$display("val2 is %0t", $time);
    117                                              	if (rdata[1] == 1'b1) begin
    118             1                          1     		flag = 1'b0;
    119             1                          1     		$display("PASS");
    120                                              	end
    121                                              	else begin
    122             1                    ***0***     		flag = 1'b1;
    123             1                    ***0***     		$display("FAIL");
    124                                              	end
    125                                              
    126                                              
    127             1                          1     	address = 8'h02;
    128             1                          1     	wdata = 8'b0000_0001;
    129             1                          1     	top.cpu.write_CPU(address, wdata);
    130             1                          1     	$display("=================================CLEAR TSR================================\n");
    131             1                          1     	#100;
    132             1                          1     	top.cpu.read_CPU(address, rdata);
    133                                              	if (rdata[1] == 1'b0) begin
    134             1                          1     		flag = 0;
    135             1                          1     		$display("=======================================PASS==================================\n");
    136                                              	end
    137                                              	else begin
    138             1                    ***0***     		flag = 1;
    139             1                    ***0***     		$display("======================================FAIL===================================\n");
    140                                              	end
    141                                              
    142                                              	
    143                                              
    144                                              
    145             1                          1     	#100;
    146             1                          1     	top.get_results(flag);
    147             1                          1     	#100;
    148             1                          1     	$finish();
    149                                              
    150                                              
    151                                              	end
    152                                              
    153                                              
    154                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_underflow_pclk16_pause.v --

------------------------------------IF Branch------------------------------------
    86                                         1     Count coming in to IF
    86              1                          1     	if (rdata[1] == 1'b0) begin
    90              1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    117                                        1     Count coming in to IF
    117             1                          1     	if (rdata[1] == 1'b1) begin
    121             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    133                                        1     Count coming in to IF
    133             1                          1     	if (rdata[1] == 1'b0) begin
    137             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1082        16      1066       1.4

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_underflow_pclk16_pause.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           0           1           0           0           0           0           3       16.67 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          7 
Untoggled Node Count =        178 

Toggle Coverage      =        1.4% (16 of 1082 bins)

File: ../testcase/count_down_underflow_pclk2.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        48         4      92.3

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_underflow_pclk2.v --

    1                                                module count_down_underflow_pclk2();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system for 1st time
    13              1                          1     		top.system.reset();
    14              1                          1     		#100;
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("============COUNT DOWN PCLK 2__test_begin=============");
    17              1                          1     		$display("==============================================================================");
    18              1                          1     		$display("\n");
    19                                               		
    20              1                          1     		for(i = 0; i<10; i = i+1) begin
    20              2                         10     
    21                                               		
    22              1                         10     		$display("=====================load TDR to timer========================================");
    23              1                         10     		$display("\n");
    24                                               		
    25              1                         10     		top.system.reset();
    26              1                         10     		#100;
    27                                               
    28              1                         10     		address = 8'h00; // TDR addess using APB protocol to write
    29              1                         10     		wdata = 8'hff; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    30                                               		// write to TDR registor 
    31              1                         10     		top.cpu.write_CPU(address, wdata);
    32                                               
    33              1                         10     		address = 8'h01;
    34              1                         10     		wdata = 8'b10_00_00_00;
    35              1                         10     		$display("load value TDR at %0t to counter_reg", $time);
    36              1                         10     		top.cpu.write_CPU(address, wdata);
    37                                               
    38              1                         10     		#10;
    39                                               		
    40              1                         10     		$display("\n");
    41              1                         10     		$display("=====================configurate TCR to timer=================================");
    42              1                         10     		$display("\n");
    43                                               
    44                                               		
    45              1                         10     		address = 8'h01; // TCR addess using APB protocol to write
    46              1                         10     		wdata = 8'b00_11_00_00; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    47                                               
    48                                               		// load = TCR[7] = 1 => load to register
    49                                               		// up/dw bit = 1 => count down
    50                                               		// en bit => enable timer
    51                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    52                                               		// ====> timer need more than (255 * 2) + 1 signal clock to send out underflow flag;
    53                                               		
    54                                               		// write to Timer
    55              1                         10     		top.cpu.write_CPU(address, wdata);
    56              1                         10     		$display("write configuration %0d to TCR at %0t", wdata, $time);
    57                                               
    58                                               		// T pclk = 10 DVTG => ((255*2) * 10) + 1 = 5111 DVTG ==> depend on check flow code  
    59                                               		// timer need at least 2010 DVTG to send out underflag
    60              1                         10     		#5500; // make sure to capture underflow flag
    61                                               
    62              1                         10     		address = 8'h02;
    63              1                         10     		top.cpu.read_CPU(address, rdata);
    64              1                         10     		$display("read TSR=%0d register at %0t", rdata, $time);
    65                                               		if (rdata[1] == 1'b1) begin
    66              1                         10     			flag = 0;
    67              1                         10     			$display("=======================================PASS==================================\n");
    68                                               		end
    69                                               		else begin
    70              1                    ***0***     			flag = 1;
    71              1                    ***0***     			$display("======================================FAIL===================================\n");
    72                                               		end
    73                                               		
    74              1                         10     		address = 8'h02;
    75              1                         10     		wdata = 8'b0000_0001;
    76              1                         10     		top.cpu.write_CPU(address, wdata);
    77              1                         10     		$display("===========================CLEAR TSR================================\n");
    78              1                         10     		#100;
    79              1                         10     		top.cpu.read_CPU(address, rdata);
    80                                               		if (rdata[1] == 1'b0) begin
    81              1                         10     			flag = 0;
    82              1                         10     			$display("=======================================PASS==================================\n");
    83                                               		end
    84                                               		else begin
    85              1                    ***0***     			flag = 1;
    86              1                    ***0***     			$display("======================================FAIL===================================\n");
    87                                               		end
    88                                               		end
    89                                               
    90                                               
    91              1                          1     		#100;
    92              1                          1     		top.get_results(flag);
    93              1                          1     		#100;
    94              1                          1     		$finish();
    95                                               	end
    96                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         4         2         2      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_underflow_pclk2.v --

------------------------------------IF Branch------------------------------------
    65                                        10     Count coming in to IF
    65              1                         10     		if (rdata[1] == 1'b1) begin
    69              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    80                                        10     Count coming in to IF
    80              1                         10     		if (rdata[1] == 1'b0) begin
    84              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    286        29       257      10.1

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_underflow_pclk2.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           1           0           0           0           0           3       16.67 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         57 
Toggled Node Count   =         14 
Untoggled Node Count =         43 

Toggle Coverage      =       10.1% (29 of 286 bins)

File: ../testcase/count_down_underflow_pclk2_pause.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           81        75         6      92.5

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_underflow_pclk2_pause.v --

    1                                                module count_down_underflow_pclk2_pause();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               
    13                                               	// reset system for 1st time
    14              1                          1     	top.system.reset();
    15              1                          1     	#100;
    16              1                          1     	$display("==============================================================================");
    17              1                          1     	$display("===================COUNT DOWN WITH PAUSE PCLK 2_test_begin====================");
    18              1                          1     	$display("==============================================================================");
    19              1                          1     	$display("\n");
    20                                               
    21                                               	
    22              1                          1     	$display("=====================load TDR to timer========================================");
    23              1                          1     	$display("\n");
    24                                               	
    25              1                          1     	address = 8'h00; // TDR addess using APB protocol to write
    26              1                          1     	wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    27              1                          1     	random_val = wdata;
    28              1                          1     	wait_time =((random_val) * 20) + 1;
    29                                               	// write to TDR registor 
    30              1                          1     	top.cpu.write_CPU(address, wdata);
    31                                               
    32              1                          1     	address = 8'h01;
    33              1                          1     	wdata = 8'b10_00_00_00;
    34              1                          1     	$display("load value TDR at %0t to counter_reg", $time);
    35              1                          1     	top.cpu.write_CPU(address, wdata);
    36                                               
    37              1                          1     	#10;
    38                                               		
    39              1                          1     	$display("\n");
    40              1                          1     	$display("=====================configurate TCR to timer=================================");
    41              1                          1     	$display("\n");
    42                                               
    43                                               
    44              1                          1     	$display("\n");
    45              1                          1     	$display("==========================START timer=========================================");
    46              1                          1     	$display("\n");
    47                                               
    48                                               
    49              1                          1     	address = 8'h01;
    50              1                          1     	wdata = 8'b00_11_00_00; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    51                                               	// load = TCR[7] = 1 => load to register
    52                                               	// up/dw bit = 1 => count down
    53                                               	// en bit => enable timer
    54                                               	// cks [1:0] = 00 => internal clock = 2T Pclk external 
    55                                               	// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    56                                               	// write to Timer
    57              1                          1     	top.cpu.write_CPU(address, wdata);
    58              1                          1     	val1 = wait_time/2;
    59                                               	// count for half wait time and then pause 
    60              1                          1     	#val1;
    61              1                          1     	$display("count for %0d", val1);
    62                                               
    63              1                          1     	$display("\n");
    64              1                          1     	$display("=============================wait for random time=================================");
    65              1                          1     	$display("\n");
    66                                               
    67                                               	
    68                                               	// pause timer for 12345 
    69              1                          1     	address = 8'h01;
    70              1                          1     	wdata = 8'b00_10_00_00;
    71              1                          1     	top.cpu.write_CPU(address, wdata);
    72              1                          1     	#val1;
    73              1                          1     	$display("random value for wait time is %0d", val1);
    74                                               
    75                                               
    76              1                          1     	$display("\n");
    77              1                          1     	$display("=====================check flag before continue=============================");
    78              1                          1     	$display("\n");
    79                                               
    80                                               
    81                                               	// check flag before continue
    82              1                          1     	address = 8'h02;
    83              1                          1     	top.cpu.read_CPU(address, rdata);
    84                                               	if (rdata[1] == 1'b0) begin
    85              1                          1     		flag = 1'b0;
    86              1                          1     		$display("PASS");
    87                                               	end
    88                                               	else begin
    89              1                    ***0***     		flag = 1'b1;
    90              1                    ***0***     		$display("FAIL");
    91                                               	end
    92                                               
    93              1                          1     	$display("\n");
    94              1                          1     	$display("======================== continue to count=================================");
    95              1                          1     	$display("\n");
    96                                               
    97                                               
    98                                               	// enable timer again
    99              1                          1     	address = 8'h01;
    100             1                          1     	wdata = 8'b00_11_00_00;
    101             1                          1     	top.cpu.write_CPU(address, wdata);
    102                                              
    103             1                          1     	$display("\n");
    104             1                          1     	$display("===================check flag after pause time=============================");
    105             1                          1     	$display("\n");
    106                                              
    107                                              	
    108             1                          1     	val2 = (wait_time / 2) + 1;
    109             1                          1     	#val2; // make sure for capture the flag
    110                                              
    111                                              	// check flag before continue
    112             1                          1     	address = 8'h02;
    113             1                          1     	top.cpu.read_CPU(address, rdata);
    114                                              	if (rdata[1] == 1'b1) begin
    115             1                          1     		flag = 1'b0;
    116             1                          1     		$display("PASS");
    117                                              	end
    118                                              	else begin
    119             1                    ***0***     		flag = 1'b1;
    120             1                    ***0***     		$display("FAIL");
    121                                              	end
    122                                              
    123                                              
    124             1                          1     	address = 8'h02;
    125             1                          1     	wdata = 8'b0000_0001;
    126             1                          1     	top.cpu.write_CPU(address, wdata);
    127             1                          1     	$display("=================================CLEAR TSR================================\n");
    128             1                          1     	#100;
    129             1                          1     	top.cpu.read_CPU(address, rdata);
    130                                              	if (rdata[1] == 1'b0) begin
    131             1                          1     		flag = 0;
    132             1                          1     		$display("=======================================PASS==================================\n");
    133                                              	end
    134                                              	else begin
    135             1                    ***0***     		flag = 1;
    136             1                    ***0***     		$display("======================================FAIL===================================\n");
    137                                              	end
    138                                              
    139                                              	
    140                                              
    141                                              
    142             1                          1     	#100;
    143             1                          1     	top.get_results(flag);
    144             1                          1     	#100;
    145             1                          1     	$finish();
    146                                              
    147                                              
    148                                              	end
    149                                              
    150                                              
    151                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_underflow_pclk2_pause.v --

------------------------------------IF Branch------------------------------------
    84                                         1     Count coming in to IF
    84              1                          1     	if (rdata[1] == 1'b0) begin
    88              1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    114                                        1     Count coming in to IF
    114             1                          1     	if (rdata[1] == 1'b1) begin
    118             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    130                                        1     Count coming in to IF
    130             1                          1     	if (rdata[1] == 1'b0) begin
    134             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1086        14      1072       1.2

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_underflow_pclk2_pause.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           0           0           0           0           0           3        0.00 
          2                               wdata[0]           0           1           0           0           0           0           3       16.67 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          6 
Untoggled Node Count =        179 

Toggle Coverage      =        1.2% (14 of 1086 bins)

File: ../testcase/count_down_underflow_pclk2_random.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           57        53         4      92.9

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_underflow_pclk2_random.v --

    1                                                module count_down_underflow_pclk2_random();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	// this testcase is advance ====> modify TCR for for internal clock test
    12                                               
    13                                               	initial begin
    14                                               		// reset system for 1st time
    15              1                          1     		top.system.reset();
    16              1                          1     		#100;
    17              1                          1     		$display("==============================================================================");
    18              1                          1     		$display("============Read_write_3Read_write_3_register_register_test_begin=============");
    19              1                          1     		$display("==============================================================================");
    20              1                          1     		$display("\n");
    21                                               		
    22              1                          1     		for(i = 0; i<10; i = i+1) begin
    22              2                         10     
    23              1                         10     		$display("============================TEST NO.%0D======================================\n=", i);	
    24              1                         10     		$display("=====================load TDR to timer========================================");
    25              1                         10     		$display("\n");
    26                                               		
    27              1                         10     		top.system.reset();
    28              1                         10     		#100;
    29                                               
    30              1                         10     		address = 8'h00; // TDR addess using APB protocol to write
    31              1                         10     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    32              1                         10     		random_val = wdata;
    33                                               		// write to TDR registor 
    34              1                         10     		top.cpu.write_CPU(address, wdata);
    35                                               
    36              1                         10     		address = 8'h01;
    37              1                         10     		wdata = 8'b10_00_00_00;
    38              1                         10     		$display("load value TDR at %0t to counter_reg", $time);
    39              1                         10     		top.cpu.write_CPU(address, wdata);
    40                                               
    41              1                         10     		#10;
    42                                               		
    43              1                         10     		$display("\n");
    44              1                         10     		$display("=====================configurate TCR to timer=================================");
    45              1                         10     		$display("\n");
    46                                               
    47                                               		
    48              1                         10     		address = 8'h01; // TCR addess using APB protocol to write
    49              1                         10     		wdata = 8'b00_11_00_00; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    50                                               
    51                                               		// load = TCR[7] = 1 => load to register
    52                                               		// up/dw bit = 1 => count down
    53                                               		// en bit => enable timer
    54                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    55                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    56                                               		
    57                                               		// write to Timer
    58              1                         10     		top.cpu.write_CPU(address, wdata);
    59              1                         10     		$display("write configuration %0d to TCR at %0t", wdata, $time);
    60                                               
    61                                               		// T pclk = 10 DVTG => ((255*2) * 10) + 1 = 5111 DVTG ==> depend on check flow code  
    62                                               		// timer need at least 2010 DVTG to send out underflag
    63              1                         10     		wait_time =((random_val) * 20) + 1 + 50; // need check 
    64              1                         10     		$display("%0d\n", random_val);
    65              1                         10     		$display("%0d\n", wait_time);
    66              1                         10     		#wait_time; // make sure to capture underflow flag
    67                                               
    68              1                         10     		address = 8'h02;
    69              1                         10     		top.cpu.read_CPU(address, rdata);
    70              1                         10     		$display("read TSR=%0d register at %0t", rdata, $time);
    71                                               		if (rdata[1] == 1'b1) begin
    72              1                         10     			flag = 0;
    73              1                         10     			$display("=======================================PASS==================================\n");
    74                                               		end
    75                                               		else begin
    76              1                    ***0***     			flag = 1;
    77              1                    ***0***     			$display("======================================FAIL===================================\n");
    78                                               		end
    79                                               		
    80              1                         10     		address = 8'h02;
    81              1                         10     		wdata = 8'b0000_0001;
    82              1                         10     		top.cpu.write_CPU(address, wdata);
    83              1                         10     		$display("===========================CLEAR TSR================================\n");
    84              1                         10     		#100;
    85              1                         10     		top.cpu.read_CPU(address, rdata);
    86                                               		if (rdata[1] == 1'b0) begin
    87              1                         10     			flag = 0;
    88              1                         10     			$display("=======================================PASS==================================\n");
    89                                               		end
    90                                               		else begin
    91              1                    ***0***     			flag = 1;
    92              1                    ***0***     			$display("======================================FAIL===================================\n");
    93                                               		end
    94                                               		end
    95                                               
    96                                               
    97              1                          1     		#100;
    98              1                          1     		top.get_results(flag);
    99              1                          1     		#100;
    100             1                          1     		$finish();
    101                                              	end
    102                                              	
    103                                              
    104                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         4         2         2      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_underflow_pclk2_random.v --

------------------------------------IF Branch------------------------------------
    71                                        10     Count coming in to IF
    71              1                         10     		if (rdata[1] == 1'b1) begin
    75              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    86                                        10     Count coming in to IF
    86              1                         10     		if (rdata[1] == 1'b0) begin
    90              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    598        65       533      10.8

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_underflow_pclk2_random.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                           wait_time[8]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                           wait_time[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                           wait_time[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                           wait_time[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                           wait_time[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                           wait_time[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                          wait_time[10]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                          random_val[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                          random_val[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                          random_val[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                          random_val[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           1           0           0           0           0           3       16.67 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        121 
Toggled Node Count   =         32 
Untoggled Node Count =         89 

Toggle Coverage      =       10.8% (65 of 598 bins)

File: ../testcase/count_down_underflow_pclk4.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        48         4      92.3

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_underflow_pclk4.v --

    1                                                module count_down_underflow_pclk4();
    2                                                		
    3                                                	reg [7:0] address, wdata, rdata;
    4                                                	reg flag;
    5                                                	integer i;
    6               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    7               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    8               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    9                                                
    10                                               	timer_tb top();
    11                                               
    12                                               	initial begin
    13                                               		// reset system for 1st time
    14              1                          1     		top.system.reset();
    15              1                          1     		#100;
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("============Read_write_3Read_write_3_register_register_test_begin=============");
    18              1                          1     		$display("==============================================================================");
    19              1                          1     		$display("\n");
    20                                               		
    21              1                          1     		for(i = 0; i<10; i = i+1) begin
    21              2                         10     
    22                                               		
    23              1                         10     		$display("=====================load TDR to timer========================================");
    24              1                         10     		$display("\n");
    25                                               		
    26              1                         10     		top.system.reset();
    27              1                         10     		#100;
    28                                               
    29              1                         10     		address = 8'h00; // TDR addess using APB protocol to write
    30              1                         10     		wdata = 8'hff; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    31                                               		// write to TDR registor 
    32              1                         10     		top.cpu.write_CPU(address, wdata);
    33                                               
    34              1                         10     		address = 8'h01;
    35              1                         10     		wdata = 8'b10_00_00_00;
    36              1                         10     		$display("load value TDR at %0t to counter_reg", $time);
    37              1                         10     		top.cpu.write_CPU(address, wdata);
    38                                               
    39              1                         10     		#10;
    40                                               		
    41              1                         10     		$display("\n");
    42              1                         10     		$display("=====================configurate TCR to timer=================================");
    43              1                         10     		$display("\n");
    44                                               
    45                                               		
    46              1                         10     		address = 8'h01; // TCR addess using APB protocol to write
    47              1                         10     		wdata = 8'b00_11_00_01; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    48                                               
    49                                               		// load = TCR[7] = 1 => load to register
    50                                               		// up/dw bit = 1 => count down
    51                                               		// en bit => enable timer
    52                                               		// cks [1:0] = 01 => internal clock = 4T Pclk external 
    53                                               		// ====> timer need more than (255 * 4) *10 + 1 signal clock to send out underflow flag;
    54                                               		
    55                                               		// write to Timer
    56              1                         10     		top.cpu.write_CPU(address, wdata);
    57              1                         10     		$display("write configuration %0d to TCR at %0t", wdata, $time);
    58                                               
    59                                               		// T pclk = 10 DVTG => ((255*4) * 10) + 1 = 10201 DVTG ==> depend on check flow code  
    60                                               		// timer need at least 10201 DVTG to send out underflag
    61              1                         10     		#10250; // make sure to capture underflow flag
    62                                               
    63              1                         10     		address = 8'h02;
    64              1                         10     		top.cpu.read_CPU(address, rdata);
    65              1                         10     		$display("read TSR=%0d register at %0t", rdata, $time);
    66                                               		if (rdata[1] == 1'b1) begin
    67              1                         10     			flag = 0;
    68              1                         10     			$display("=======================================PASS==================================\n");
    69                                               		end
    70                                               		else begin
    71              1                    ***0***     			flag = 1;
    72              1                    ***0***     			$display("======================================FAIL===================================\n");
    73                                               		end
    74                                               		
    75              1                         10     		address = 8'h02;
    76              1                         10     		wdata = 8'b0000_0001;
    77              1                         10     		top.cpu.write_CPU(address, wdata);
    78              1                         10     		$display("===========================CLEAR TSR================================\n");
    79              1                         10     		#100;
    80              1                         10     		top.cpu.read_CPU(address, rdata);
    81                                               		if (rdata[1] == 1'b0) begin
    82              1                         10     			flag = 0;
    83              1                         10     			$display("=======================================PASS==================================\n");
    84                                               		end
    85                                               		else begin
    86              1                    ***0***     			flag = 1;
    87              1                    ***0***     			$display("======================================FAIL===================================\n");
    88                                               		end
    89                                               		end
    90                                               
    91                                               
    92              1                          1     		#100;
    93              1                          1     		top.get_results(flag);
    94              1                          1     		#100;
    95              1                          1     		$finish();
    96                                               	end
    97                                               endmodule 

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         4         2         2      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_underflow_pclk4.v --

------------------------------------IF Branch------------------------------------
    66                                        10     Count coming in to IF
    66              1                         10     		if (rdata[1] == 1'b1) begin
    70              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    81                                        10     Count coming in to IF
    81              1                         10     		if (rdata[1] == 1'b0) begin
    85              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    286        29       257      10.1

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_underflow_pclk4.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          3                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               rdata[7]           0           0           0           0           0           0           3        0.00 
          3                               rdata[6]           0           0           0           0           0           0           3        0.00 
          3                               rdata[5]           0           0           0           0           0           0           3        0.00 
          3                               rdata[4]           0           0           0           0           0           0           3        0.00 
          3                               rdata[3]           0           0           0           0           0           0           3        0.00 
          3                               rdata[2]           0           0           0           0           0           0           3        0.00 
          3                               rdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               rdata[0]           0           0           0           0           0           0           3        0.00 
          3                             address[7]           0           0           0           0           0           0           3        0.00 
          3                             address[6]           0           0           0           0           0           0           3        0.00 
          3                             address[5]           0           0           0           0           0           0           3        0.00 
          3                             address[4]           0           0           0           0           0           0           3        0.00 
          3                             address[3]           0           0           0           0           0           0           3        0.00 
          3                             address[2]           0           0           0           0           0           0           3        0.00 
          3                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                   flag           0           0           0           0           0           0           3        0.00 
          5                                   i[9]           0           0           0           0           0           0           3        0.00 
          5                                   i[8]           0           0           0           0           0           0           3        0.00 
          5                                   i[7]           0           0           0           0           0           0           3        0.00 
          5                                   i[6]           0           0           0           0           0           0           3        0.00 
          5                                   i[5]           0           0           0           0           0           0           3        0.00 
          5                                   i[4]           0           0           0           0           0           0           3        0.00 
          5                                   i[3]           0           1           0           0           0           0           3       16.67 
          5                                  i[31]           0           0           0           0           0           0           3        0.00 
          5                                  i[30]           0           0           0           0           0           0           3        0.00 
          5                                   i[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          5                                  i[29]           0           0           0           0           0           0           3        0.00 
          5                                  i[28]           0           0           0           0           0           0           3        0.00 
          5                                  i[27]           0           0           0           0           0           0           3        0.00 
          5                                  i[26]           0           0           0           0           0           0           3        0.00 
          5                                  i[25]           0           0           0           0           0           0           3        0.00 
          5                                  i[24]           0           0           0           0           0           0           3        0.00 
          5                                  i[23]           0           0           0           0           0           0           3        0.00 
          5                                  i[22]           0           0           0           0           0           0           3        0.00 
          5                                  i[21]           0           0           0           0           0           0           3        0.00 
          5                                  i[20]           0           0           0           0           0           0           3        0.00 
          5                                   i[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          5                                  i[19]           0           0           0           0           0           0           3        0.00 
          5                                  i[18]           0           0           0           0           0           0           3        0.00 
          5                                  i[17]           0           0           0           0           0           0           3        0.00 
          5                                  i[16]           0           0           0           0           0           0           3        0.00 
          5                                  i[15]           0           0           0           0           0           0           3        0.00 
          5                                  i[14]           0           0           0           0           0           0           3        0.00 
          5                                  i[13]           0           0           0           0           0           0           3        0.00 
          5                                  i[12]           0           0           0           0           0           0           3        0.00 
          5                                  i[11]           0           0           0           0           0           0           3        0.00 
          5                                  i[10]           0           0           0           0           0           0           3        0.00 
          5                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         57 
Toggled Node Count   =         14 
Untoggled Node Count =         43 

Toggle Coverage      =       10.1% (29 of 286 bins)

File: ../testcase/count_down_underflow_pclk4_pause.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           81        75         6      92.5

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_underflow_pclk4_pause.v --

    1                                                module count_down_underflow_pclk4_pause();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               
    13                                               	// reset system for 1st time
    14              1                          1     	top.system.reset();
    15              1                          1     	#100;
    16              1                          1     	$display("==============================================================================");
    17              1                          1     	$display("===================COUNT DOWN WITH PAUSE PCLK 2_test_begin====================");
    18              1                          1     	$display("==============================================================================");
    19              1                          1     	$display("\n");
    20                                               
    21                                               	
    22              1                          1     	$display("=====================load TDR to timer========================================");
    23              1                          1     	$display("\n");
    24                                               	
    25              1                          1     	address = 8'h00; // TDR addess using APB protocol to write
    26              1                          1     	wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    27              1                          1     	random_val = wdata;
    28              1                          1     	wait_time =((random_val) * 40) + 1;
    29                                               	// write to TDR registor 
    30              1                          1     	top.cpu.write_CPU(address, wdata);
    31                                               
    32              1                          1     	address = 8'h01;
    33              1                          1     	wdata = 8'b10_00_00_00;
    34              1                          1     	$display("load value TDR at %0t to counter_reg", $time);
    35              1                          1     	top.cpu.write_CPU(address, wdata);
    36                                               
    37              1                          1     	#10;
    38                                               		
    39              1                          1     	$display("\n");
    40              1                          1     	$display("=====================configurate TCR to timer=================================");
    41              1                          1     	$display("\n");
    42                                               
    43                                               
    44              1                          1     	$display("\n");
    45              1                          1     	$display("==========================START timer=========================================");
    46              1                          1     	$display("\n");
    47                                               
    48                                               
    49              1                          1     	address = 8'h01;
    50              1                          1     	wdata = 8'b00_11_00_01; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    51                                               	// load = TCR[7] = 1 => load to register
    52                                               	// up/dw bit = 1 => count down
    53                                               	// en bit => enable timer
    54                                               	// cks [1:0] = 00 => internal clock = 2T Pclk external 
    55                                               	// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    56                                               	// write to Timer
    57              1                          1     	top.cpu.write_CPU(address, wdata);
    58              1                          1     	val1 = wait_time/2;
    59                                               	// count for half wait time and then pause 
    60              1                          1     	#val1;
    61              1                          1     	$display("count for %0d", val1);
    62                                               
    63              1                          1     	$display("\n");
    64              1                          1     	$display("=============================wait for random time=================================");
    65              1                          1     	$display("\n");
    66                                               
    67                                               	
    68                                               	// pause timer for 12345 
    69              1                          1     	address = 8'h01;
    70              1                          1     	wdata = 8'b00_10_00_01;
    71              1                          1     	top.cpu.write_CPU(address, wdata);
    72              1                          1     	#val1;
    73              1                          1     	$display("random value for wait time is %0d", val1);
    74                                               
    75                                               
    76              1                          1     	$display("\n");
    77              1                          1     	$display("=====================check flag before continue=============================");
    78              1                          1     	$display("\n");
    79                                               
    80                                               
    81                                               	// check flag before continue
    82              1                          1     	address = 8'h02;
    83              1                          1     	top.cpu.read_CPU(address, rdata);
    84                                               	if (rdata[1] == 1'b0) begin
    85              1                          1     		flag = 1'b0;
    86              1                          1     		$display("PASS");
    87                                               	end
    88                                               	else begin
    89              1                    ***0***     		flag = 1'b1;
    90              1                    ***0***     		$display("FAIL");
    91                                               	end
    92                                               
    93              1                          1     	$display("\n");
    94              1                          1     	$display("======================== continue to count=================================");
    95              1                          1     	$display("\n");
    96                                               
    97                                               
    98                                               	// enable timer again
    99              1                          1     	address = 8'h01;
    100             1                          1     	wdata = 8'b00_11_00_01;
    101             1                          1     	top.cpu.write_CPU(address, wdata);
    102                                              
    103             1                          1     	$display("\n");
    104             1                          1     	$display("===================check flag after pause time=============================");
    105             1                          1     	$display("\n");
    106                                              
    107                                              	
    108             1                          1     	val2 = (wait_time / 2) + 1;
    109             1                          1     	#val2; // make sure for capture the flag
    110                                              
    111                                              	// check flag before continue
    112             1                          1     	address = 8'h02;
    113             1                          1     	top.cpu.read_CPU(address, rdata);
    114                                              	if (rdata[1] == 1'b1) begin
    115             1                          1     		flag = 1'b0;
    116             1                          1     		$display("PASS");
    117                                              	end
    118                                              	else begin
    119             1                    ***0***     		flag = 1'b1;
    120             1                    ***0***     		$display("FAIL");
    121                                              	end
    122                                              
    123                                              
    124             1                          1     	address = 8'h02;
    125             1                          1     	wdata = 8'b0000_0001;
    126             1                          1     	top.cpu.write_CPU(address, wdata);
    127             1                          1     	$display("=================================CLEAR TSR================================\n");
    128             1                          1     	#100;
    129             1                          1     	top.cpu.read_CPU(address, rdata);
    130                                              	if (rdata[1] == 1'b0) begin
    131             1                          1     		flag = 0;
    132             1                          1     		$display("=======================================PASS==================================\n");
    133                                              	end
    134                                              	else begin
    135             1                    ***0***     		flag = 1;
    136             1                    ***0***     		$display("======================================FAIL===================================\n");
    137                                              	end
    138                                              
    139                                              	
    140                                              
    141                                              
    142             1                          1     	#100;
    143             1                          1     	top.get_results(flag);
    144             1                          1     	#100;
    145             1                          1     	$finish();
    146                                              
    147                                              
    148                                              	end
    149                                              
    150                                              
    151                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_underflow_pclk4_pause.v --

------------------------------------IF Branch------------------------------------
    84                                         1     Count coming in to IF
    84              1                          1     	if (rdata[1] == 1'b0) begin
    88              1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    114                                        1     Count coming in to IF
    114             1                          1     	if (rdata[1] == 1'b1) begin
    118             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    130                                        1     Count coming in to IF
    130             1                          1     	if (rdata[1] == 1'b0) begin
    134             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1086        14      1072       1.2

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_underflow_pclk4_pause.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           0           0           0           0           0           3        0.00 
          2                               wdata[0]           0           1           0           0           0           0           3       16.67 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          6 
Untoggled Node Count =        179 

Toggle Coverage      =        1.2% (14 of 1086 bins)

File: ../testcase/count_down_underflow_pclk8.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        48         4      92.3

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_underflow_pclk8.v --

    1                                                module count_down_underflow_pclk8();
    2                                                			
    3                                                	reg [7:0] address, wdata, rdata;
    4                                                	reg flag;
    5                                                	integer i;
    6               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    7               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    8               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    9                                                
    10                                               	timer_tb top();
    11                                               
    12                                               	initial begin
    13                                               		// reset system for 1st time
    14              1                          1     		top.system.reset();
    15              1                          1     		#100;
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("============Read_write_3Read_write_3_register_register_test_begin=============");
    18              1                          1     		$display("==============================================================================");
    19              1                          1     		$display("\n");
    20                                               		
    21              1                          1     		for(i = 0; i<10; i = i+1) begin
    21              2                         10     
    22                                               		
    23              1                         10     		$display("=====================load TDR to timer========================================");
    24              1                         10     		$display("\n");
    25                                               		
    26              1                         10     		top.system.reset();
    27              1                         10     		#100;
    28                                               
    29              1                         10     		address = 8'h00; // TDR addess using APB protocol to write
    30              1                         10     		wdata = 8'hff; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    31                                               		// write to TDR registor 
    32              1                         10     		top.cpu.write_CPU(address, wdata);
    33                                               
    34              1                         10     		address = 8'h01;
    35              1                         10     		wdata = 8'b10_00_00_00;
    36              1                         10     		$display("load value TDR at %0t to counter_reg", $time);
    37              1                         10     		top.cpu.write_CPU(address, wdata);
    38                                               
    39              1                         10     		#10;
    40                                               		
    41              1                         10     		$display("\n");
    42              1                         10     		$display("=====================configurate TCR to timer=================================");
    43              1                         10     		$display("\n");
    44                                               
    45                                               		
    46              1                         10     		address = 8'h01; // TCR addess using APB protocol to write
    47              1                         10     		wdata = 8'b00_11_00_10; // Load 8'b00_11_00_10 to TCR => set timer to count down with internal clock = 2T pclk 
    48                                               
    49                                               		// load = TCR[7] = 1 => load to register
    50                                               		// up/dw bit = 1 => count down
    51                                               		// en bit => enable timer
    52                                               		// cks [1:0] = 10 => internal clock = 8T Pclk external 
    53                                               		// ====> timer need more than (255 * 8) * 10 + 1 signal clock to send out underflow flag;
    54                                               		
    55                                               		// write to Timer
    56              1                         10     		top.cpu.write_CPU(address, wdata);
    57              1                         10     		$display("write configuration %0d to TCR at %0t", wdata, $time);
    58                                               
    59                                               		// T pclk = 10 DVTG => ((255*8) * 10) + 1 = 20401 DVTG ==> depend on check flow code  
    60                                               		// timer need at least 10201 DVTG to send out underflag
    61              1                         10     		#20450; // make sure to capture underflow flag
    62                                               
    63              1                         10     		address = 8'h02;
    64              1                         10     		top.cpu.read_CPU(address, rdata);
    65              1                         10     		$display("read TSR=%0d register at %0t", rdata, $time);
    66                                               		if (rdata[1] == 1'b1) begin
    67              1                         10     			flag = 0;
    68              1                         10     			$display("=======================================PASS==================================\n");
    69                                               		end
    70                                               		else begin
    71              1                    ***0***     			flag = 1;
    72              1                    ***0***     			$display("======================================FAIL===================================\n");
    73                                               		end
    74                                               		
    75              1                         10     		address = 8'h02;
    76              1                         10     		wdata = 8'b0000_0001;
    77              1                         10     		top.cpu.write_CPU(address, wdata);
    78              1                         10     		$display("===========================CLEAR TSR================================\n");
    79              1                         10     		#100;
    80              1                         10     		top.cpu.read_CPU(address, rdata);
    81                                               		if (rdata[1] == 1'b0) begin
    82              1                         10     			flag = 0;
    83              1                         10     			$display("=======================================PASS==================================\n");
    84                                               		end
    85                                               		else begin
    86              1                    ***0***     			flag = 1;
    87              1                    ***0***     			$display("======================================FAIL===================================\n");
    88                                               		end
    89                                               		end
    90                                               
    91                                               
    92              1                          1     		#100;
    93              1                          1     		top.get_results(flag);
    94              1                          1     		#100;
    95              1                          1     		$finish();
    96                                               	end
    97                                               		
    98                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         4         2         2      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_underflow_pclk8.v --

------------------------------------IF Branch------------------------------------
    66                                        10     Count coming in to IF
    66              1                         10     		if (rdata[1] == 1'b1) begin
    70              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    81                                        10     Count coming in to IF
    81              1                         10     		if (rdata[1] == 1'b0) begin
    85              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    286        29       257      10.1

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_underflow_pclk8.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          3                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               rdata[7]           0           0           0           0           0           0           3        0.00 
          3                               rdata[6]           0           0           0           0           0           0           3        0.00 
          3                               rdata[5]           0           0           0           0           0           0           3        0.00 
          3                               rdata[4]           0           0           0           0           0           0           3        0.00 
          3                               rdata[3]           0           0           0           0           0           0           3        0.00 
          3                               rdata[2]           0           0           0           0           0           0           3        0.00 
          3                               rdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                               rdata[0]           0           0           0           0           0           0           3        0.00 
          3                             address[7]           0           0           0           0           0           0           3        0.00 
          3                             address[6]           0           0           0           0           0           0           3        0.00 
          3                             address[5]           0           0           0           0           0           0           3        0.00 
          3                             address[4]           0           0           0           0           0           0           3        0.00 
          3                             address[3]           0           0           0           0           0           0           3        0.00 
          3                             address[2]           0           0           0           0           0           0           3        0.00 
          3                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                   flag           0           0           0           0           0           0           3        0.00 
          5                                   i[9]           0           0           0           0           0           0           3        0.00 
          5                                   i[8]           0           0           0           0           0           0           3        0.00 
          5                                   i[7]           0           0           0           0           0           0           3        0.00 
          5                                   i[6]           0           0           0           0           0           0           3        0.00 
          5                                   i[5]           0           0           0           0           0           0           3        0.00 
          5                                   i[4]           0           0           0           0           0           0           3        0.00 
          5                                   i[3]           0           1           0           0           0           0           3       16.67 
          5                                  i[31]           0           0           0           0           0           0           3        0.00 
          5                                  i[30]           0           0           0           0           0           0           3        0.00 
          5                                   i[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          5                                  i[29]           0           0           0           0           0           0           3        0.00 
          5                                  i[28]           0           0           0           0           0           0           3        0.00 
          5                                  i[27]           0           0           0           0           0           0           3        0.00 
          5                                  i[26]           0           0           0           0           0           0           3        0.00 
          5                                  i[25]           0           0           0           0           0           0           3        0.00 
          5                                  i[24]           0           0           0           0           0           0           3        0.00 
          5                                  i[23]           0           0           0           0           0           0           3        0.00 
          5                                  i[22]           0           0           0           0           0           0           3        0.00 
          5                                  i[21]           0           0           0           0           0           0           3        0.00 
          5                                  i[20]           0           0           0           0           0           0           3        0.00 
          5                                   i[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          5                                  i[19]           0           0           0           0           0           0           3        0.00 
          5                                  i[18]           0           0           0           0           0           0           3        0.00 
          5                                  i[17]           0           0           0           0           0           0           3        0.00 
          5                                  i[16]           0           0           0           0           0           0           3        0.00 
          5                                  i[15]           0           0           0           0           0           0           3        0.00 
          5                                  i[14]           0           0           0           0           0           0           3        0.00 
          5                                  i[13]           0           0           0           0           0           0           3        0.00 
          5                                  i[12]           0           0           0           0           0           0           3        0.00 
          5                                  i[11]           0           0           0           0           0           0           3        0.00 
          5                                  i[10]           0           0           0           0           0           0           3        0.00 
          5                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         57 
Toggled Node Count   =         14 
Untoggled Node Count =         43 

Toggle Coverage      =       10.1% (29 of 286 bins)

File: ../testcase/count_down_underflow_pclk8_pause.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           81        75         6      92.5

================================Statement Details================================

Statement Coverage for file ../testcase/count_down_underflow_pclk8_pause.v --

    1                                                module count_down_underflow_pclk8_pause();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               
    13                                               	// reset system for 1st time
    14              1                          1     	top.system.reset();
    15              1                          1     	#100;
    16              1                          1     	$display("==============================================================================");
    17              1                          1     	$display("===================COUNT DOWN WITH PAUSE PCLK 2_test_begin====================");
    18              1                          1     	$display("==============================================================================");
    19              1                          1     	$display("\n");
    20                                               
    21                                               	
    22              1                          1     	$display("=====================load TDR to timer========================================");
    23              1                          1     	$display("\n");
    24                                               	
    25              1                          1     	address = 8'h00; // TDR addess using APB protocol to write
    26              1                          1     	wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    27              1                          1     	random_val = wdata;
    28              1                          1     	wait_time =((random_val) * 80) + 1;
    29                                               	// write to TDR registor 
    30              1                          1     	top.cpu.write_CPU(address, wdata);
    31                                               
    32              1                          1     	address = 8'h01;
    33              1                          1     	wdata = 8'b10_00_00_00;
    34              1                          1     	$display("load value TDR at %0t to counter_reg", $time);
    35              1                          1     	top.cpu.write_CPU(address, wdata);
    36                                               
    37              1                          1     	#10;
    38                                               		
    39              1                          1     	$display("\n");
    40              1                          1     	$display("=====================configurate TCR to timer=================================");
    41              1                          1     	$display("\n");
    42                                               
    43                                               
    44              1                          1     	$display("\n");
    45              1                          1     	$display("==========================START timer=========================================");
    46              1                          1     	$display("\n");
    47                                               
    48                                               
    49              1                          1     	address = 8'h01;
    50              1                          1     	wdata = 8'b00_11_00_10; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    51                                               	// load = TCR[7] = 1 => load to register
    52                                               	// up/dw bit = 1 => count down
    53                                               	// en bit => enable timer
    54                                               	// cks [1:0] = 00 => internal clock = 2T Pclk external 
    55                                               	// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    56                                               	// write to Timer
    57              1                          1     	top.cpu.write_CPU(address, wdata);
    58              1                          1     	val1 = wait_time/2;
    59                                               	// count for half wait time and then pause 
    60              1                          1     	#val1;
    61              1                          1     	$display("count for %0d", val1);
    62                                               
    63              1                          1     	$display("\n");
    64              1                          1     	$display("=============================wait for random time=================================");
    65              1                          1     	$display("\n");
    66                                               
    67                                               	
    68                                               	// pause timer for 12345 
    69              1                          1     	address = 8'h01;
    70              1                          1     	wdata = 8'b00_10_00_10;
    71              1                          1     	top.cpu.write_CPU(address, wdata);
    72              1                          1     	#val1;
    73              1                          1     	$display("random value for wait time is %0d", val1);
    74                                               
    75                                               
    76              1                          1     	$display("\n");
    77              1                          1     	$display("=====================check flag before continue=============================");
    78              1                          1     	$display("\n");
    79                                               
    80                                               
    81                                               	// check flag before continue
    82              1                          1     	address = 8'h02;
    83              1                          1     	top.cpu.read_CPU(address, rdata);
    84                                               	if (rdata[1] == 1'b0) begin
    85              1                          1     		flag = 1'b0;
    86              1                          1     		$display("PASS");
    87                                               	end
    88                                               	else begin
    89              1                    ***0***     		flag = 1'b1;
    90              1                    ***0***     		$display("FAIL");
    91                                               	end
    92                                               
    93              1                          1     	$display("\n");
    94              1                          1     	$display("======================== continue to count=================================");
    95              1                          1     	$display("\n");
    96                                               
    97                                               
    98                                               	// enable timer again
    99              1                          1     	address = 8'h01;
    100             1                          1     	wdata = 8'b00_11_00_10;
    101             1                          1     	top.cpu.write_CPU(address, wdata);
    102                                              
    103             1                          1     	$display("\n");
    104             1                          1     	$display("===================check flag after pause time=============================");
    105             1                          1     	$display("\n");
    106                                              
    107                                              	
    108             1                          1     	val2 = (wait_time / 2) + 1;
    109             1                          1     	#val2; // make sure for capture the flag
    110                                              
    111                                              	// check flag before continue
    112             1                          1     	address = 8'h02;
    113             1                          1     	top.cpu.read_CPU(address, rdata);
    114                                              	if (rdata[1] == 1'b1) begin
    115             1                          1     		flag = 1'b0;
    116             1                          1     		$display("PASS");
    117                                              	end
    118                                              	else begin
    119             1                    ***0***     		flag = 1'b1;
    120             1                    ***0***     		$display("FAIL");
    121                                              	end
    122                                              
    123                                              
    124             1                          1     	address = 8'h02;
    125             1                          1     	wdata = 8'b0000_0001;
    126             1                          1     	top.cpu.write_CPU(address, wdata);
    127             1                          1     	$display("=================================CLEAR TSR================================\n");
    128             1                          1     	#100;
    129             1                          1     	top.cpu.read_CPU(address, rdata);
    130                                              	if (rdata[1] == 1'b0) begin
    131             1                          1     		flag = 0;
    132             1                          1     		$display("=======================================PASS==================================\n");
    133                                              	end
    134                                              	else begin
    135             1                    ***0***     		flag = 1;
    136             1                    ***0***     		$display("======================================FAIL===================================\n");
    137                                              	end
    138                                              
    139                                              	
    140                                              
    141                                              
    142             1                          1     	#100;
    143             1                          1     	top.get_results(flag);
    144             1                          1     	#100;
    145             1                          1     	$finish();
    146                                              
    147                                              
    148                                              	end
    149                                              
    150                                              
    151                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_down_underflow_pclk8_pause.v --

------------------------------------IF Branch------------------------------------
    84                                         1     Count coming in to IF
    84              1                          1     	if (rdata[1] == 1'b0) begin
    88              1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    114                                        1     Count coming in to IF
    114             1                          1     	if (rdata[1] == 1'b1) begin
    118             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    130                                        1     Count coming in to IF
    130             1                          1     	if (rdata[1] == 1'b0) begin
    134             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1082        16      1066       1.4

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_down_underflow_pclk8_pause.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           0           1           0           0           0           0           3       16.67 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          7 
Untoggled Node Count =        178 

Toggle Coverage      =        1.4% (16 of 1082 bins)

File: ../testcase/count_up_fake_condition_pclk16.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        49         3      94.2

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_fake_condition_pclk16.v --

    1                                                module count_up_fake_condition_pclk16();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("===================COUNT UP AND RESET PCLK 16_test_begin=======================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");
    18                                               
    19                                               
    20              1                          1     		$display("=============================LOAD 8'H00 AND TO TDR============================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = 8'h00; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((255-(random_val) + 1) * 16 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_00;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               
    36              1                          1     		#5; // DEPEND ON USER CLOCKS FREQUENCE
    37                                               
    38              1                          1     		$display("=============================LOAD 8'HFF AND TO TDR============================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    42              1                          1     		wdata = 8'hff; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    43              1                          1     		random_val = wdata;
    44              1                          1     		$display("random is %0d", random_val);
    45              1                          1     		wait_time =((255-(random_val) + 1) * 16 * 10);
    46                                               		// write to TDR registor 
    47              1                          1     		top.cpu.write_CPU(address, wdata);
    48                                               
    49              1                          1     		address = 8'h01;
    50              1                          1     		wdata = 8'b10_00_00_00;
    51              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    52              1                          1     		top.cpu.write_CPU(address, wdata);
    53                                               
    54              1                          1     		address = 8'h01;
    55              1                          1     		wdata = 8'b00_11_00_11;
    56              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    57              1                          1     		top.cpu.write_CPU(address, wdata);
    58                                               
    59              1                          1     		$display("=============================check TSR============================");
    60              1                          1     		$display("\n");
    61                                               
    62              1                          1     		address = 8'h02;
    63              1                          1     		top.cpu.read_CPU(address, rdata);
    64                                               		if (rdata[0] == 1'b0) begin
    65              1                          1     			flag = 1'b0;
    66              1                          1     			$display("PASS");
    67              1                          1     			$display("\n");
    68                                               		end
    69                                               		else begin
    70              1                    ***0***     			flag = 1'b1;
    71              1                    ***0***     			$display("FAIL");
    72              1                    ***0***     			$display("\n");
    73                                               		end
    74                                               
    75                                               
    76              1                          1     		#100;
    77              1                          1     		top.get_results(flag);
    78              1                          1     		#100;
    79              1                          1     		$finish();
    80                                               	end
    81                                               
    82                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_fake_condition_pclk16.v --

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1     		if (rdata[0] == 1'b0) begin
    69              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1074        31      1043       2.8

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_fake_condition_pclk16.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           1           0           0           0           0           0           3       16.67 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           1           0           0           0           0           0           3       16.67 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           1           0           0           0           0           3       16.67 
          4                          random_val[5]           0           1           0           0           0           0           3       16.67 
          4                          random_val[4]           0           1           0           0           0           0           3       16.67 
          4                          random_val[3]           0           1           0           0           0           0           3       16.67 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           1           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           1           0           0           0           0           3       16.67 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          9 
Untoggled Node Count =        176 

Toggle Coverage      =        2.8% (31 of 1074 bins)

File: ../testcase/count_up_fake_condition_pclk2.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        49         3      94.2

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_fake_condition_pclk2.v --

    1                                                module count_up_fake_condition_pclk2();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("===================COUNT UP AND RESET PCLK 8_test_begin=======================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");
    18                                               
    19                                               
    20              1                          1     		$display("=============================LOAD 8'H00 AND TO TDR============================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = 8'h00; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((255-(random_val) + 1) * 2 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_00;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               
    36              1                          1     		#5; // DEPEND ON USER CLOCKS FREQUENCE
    37                                               
    38              1                          1     		$display("=============================LOAD 8'HFF AND TO TDR============================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    42              1                          1     		wdata = 8'hff; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    43              1                          1     		random_val = wdata;
    44              1                          1     		$display("random is %0d", random_val);
    45              1                          1     		wait_time =((255-(random_val) + 1) * 2 * 10);
    46                                               		// write to TDR registor 
    47              1                          1     		top.cpu.write_CPU(address, wdata);
    48                                               
    49              1                          1     		address = 8'h01;
    50              1                          1     		wdata = 8'b10_00_00_00;
    51              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    52              1                          1     		top.cpu.write_CPU(address, wdata);
    53                                               
    54              1                          1     		address = 8'h01;
    55              1                          1     		wdata = 8'b00_11_00_00;
    56              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    57              1                          1     		top.cpu.write_CPU(address, wdata);
    58                                               
    59              1                          1     		$display("=============================check TSR============================");
    60              1                          1     		$display("\n");
    61                                               
    62              1                          1     		address = 8'h02;
    63              1                          1     		top.cpu.read_CPU(address, rdata);
    64                                               		if (rdata[0] == 1'b0) begin
    65              1                          1     			flag = 1'b0;
    66              1                          1     			$display("PASS");
    67              1                          1     			$display("\n");
    68                                               		end
    69                                               		else begin
    70              1                    ***0***     			flag = 1'b1;
    71              1                    ***0***     			$display("FAIL");
    72              1                    ***0***     			$display("\n");
    73                                               		end
    74                                               
    75                                               
    76              1                          1     		#100;
    77              1                          1     		top.get_results(flag);
    78              1                          1     		#100;
    79              1                          1     		$finish();
    80                                               	end
    81                                               
    82                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_fake_condition_pclk2.v --

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1     		if (rdata[0] == 1'b0) begin
    69              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1074        31      1043       2.8

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_fake_condition_pclk2.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           1           0           0           0           0           0           3       16.67 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           1           0           0           0           0           3       16.67 
          4                          random_val[5]           0           1           0           0           0           0           3       16.67 
          4                          random_val[4]           0           1           0           0           0           0           3       16.67 
          4                          random_val[3]           0           1           0           0           0           0           3       16.67 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           1           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           1           0           0           0           0           3       16.67 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          9 
Untoggled Node Count =        176 

Toggle Coverage      =        2.8% (31 of 1074 bins)

File: ../testcase/count_up_fake_condition_pclk4.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        49         3      94.2

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_fake_condition_pclk4.v --

    1                                                module count_up_fake_condition_pclk4();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("===================COUNT UP AND RESET PCLK 8_test_begin=======================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");
    18                                               
    19                                               
    20              1                          1     		$display("=============================LOAD 8'H00 AND TO TDR============================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = 8'h00; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((255-(random_val) + 1) * 4 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_00;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               
    36              1                          1     		#5; // DEPEND ON USER CLOCKS FREQUENCE
    37                                               
    38              1                          1     		$display("=============================LOAD 8'HFF AND TO TDR============================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    42              1                          1     		wdata = 8'hff; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    43              1                          1     		random_val = wdata;
    44              1                          1     		$display("random is %0d", random_val);
    45              1                          1     		wait_time =((255-(random_val) + 1) * 4 * 10);
    46                                               		// write to TDR registor 
    47              1                          1     		top.cpu.write_CPU(address, wdata);
    48                                               
    49              1                          1     		address = 8'h01;
    50              1                          1     		wdata = 8'b10_00_00_00;
    51              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    52              1                          1     		top.cpu.write_CPU(address, wdata);
    53                                               
    54              1                          1     		address = 8'h01;
    55              1                          1     		wdata = 8'b00_11_00_00;
    56              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    57              1                          1     		top.cpu.write_CPU(address, wdata);
    58                                               
    59              1                          1     		$display("=============================check TSR============================");
    60              1                          1     		$display("\n");
    61                                               
    62              1                          1     		address = 8'h02;
    63              1                          1     		top.cpu.read_CPU(address, rdata);
    64                                               		if (rdata[0] == 1'b0) begin
    65              1                          1     			flag = 1'b0;
    66              1                          1     			$display("PASS");
    67              1                          1     			$display("\n");
    68                                               		end
    69                                               		else begin
    70              1                    ***0***     			flag = 1'b1;
    71              1                    ***0***     			$display("FAIL");
    72              1                    ***0***     			$display("\n");
    73                                               		end
    74                                               
    75                                               
    76              1                          1     		#100;
    77              1                          1     		top.get_results(flag);
    78              1                          1     		#100;
    79              1                          1     		$finish();
    80                                               	end
    81                                               
    82                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_fake_condition_pclk4.v --

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1     		if (rdata[0] == 1'b0) begin
    69              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1074        31      1043       2.8

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_fake_condition_pclk4.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           1           0           0           0           0           0           3       16.67 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           1           0           0           0           0           0           3       16.67 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           1           0           0           0           0           3       16.67 
          4                          random_val[5]           0           1           0           0           0           0           3       16.67 
          4                          random_val[4]           0           1           0           0           0           0           3       16.67 
          4                          random_val[3]           0           1           0           0           0           0           3       16.67 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           1           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           1           0           0           0           0           3       16.67 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          9 
Untoggled Node Count =        176 

Toggle Coverage      =        2.8% (31 of 1074 bins)

File: ../testcase/count_up_fake_condition_pclk8.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        49         3      94.2

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_fake_condition_pclk8.v --

    1                                                module count_up_fake_condition_pclk8();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("===================COUNT UP AND RESET PCLK 8_test_begin=======================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");
    18                                               
    19                                               
    20              1                          1     		$display("=============================LOAD 8'H00 AND TO TDR============================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = 8'h00; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((255-(random_val) + 1) * 8 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_00;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               
    36              1                          1     		#5; // DEPEND ON USER CLOCKS FREQUENCE
    37                                               
    38              1                          1     		$display("=============================LOAD 8'HFF AND TO TDR============================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    42              1                          1     		wdata = 8'hff; // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    43              1                          1     		random_val = wdata;
    44              1                          1     		$display("random is %0d", random_val);
    45              1                          1     		wait_time =((255-(random_val) + 1) * 4 * 10);
    46                                               		// write to TDR registor 
    47              1                          1     		top.cpu.write_CPU(address, wdata);
    48                                               
    49              1                          1     		address = 8'h01;
    50              1                          1     		wdata = 8'b10_00_00_00;
    51              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    52              1                          1     		top.cpu.write_CPU(address, wdata);
    53                                               
    54              1                          1     		address = 8'h01;
    55              1                          1     		wdata = 8'b00_11_00_00;
    56              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    57              1                          1     		top.cpu.write_CPU(address, wdata);
    58                                               
    59              1                          1     		$display("=============================check TSR============================");
    60              1                          1     		$display("\n");
    61                                               
    62              1                          1     		address = 8'h02;
    63              1                          1     		top.cpu.read_CPU(address, rdata);
    64                                               		if (rdata[0] == 1'b0) begin
    65              1                          1     			flag = 1'b0;
    66              1                          1     			$display("PASS");
    67              1                          1     			$display("\n");
    68                                               		end
    69                                               		else begin
    70              1                    ***0***     			flag = 1'b1;
    71              1                    ***0***     			$display("FAIL");
    72              1                    ***0***     			$display("\n");
    73                                               		end
    74                                               
    75                                               
    76              1                          1     		#100;
    77              1                          1     		top.get_results(flag);
    78              1                          1     		#100;
    79              1                          1     		$finish();
    80                                               	end
    81                                               
    82                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_fake_condition_pclk8.v --

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1     		if (rdata[0] == 1'b0) begin
    69              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1074        31      1043       2.8

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_fake_condition_pclk8.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           1           0           0           0           0           0           3       16.67 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           1           0           0           0           0           0           3       16.67 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           1           0           0           0           0           3       16.67 
          4                          random_val[5]           0           1           0           0           0           0           3       16.67 
          4                          random_val[4]           0           1           0           0           0           0           3       16.67 
          4                          random_val[3]           0           1           0           0           0           0           3       16.67 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           1           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           1           0           0           0           0           3       16.67 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          9 
Untoggled Node Count =        176 

Toggle Coverage      =        2.8% (31 of 1074 bins)

File: ../testcase/count_up_overflow_pclk16.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        48         4      92.3

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_overflow_pclk16.v --

    1                                                module count_up_overflow_pclk16();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system for 1st time
    13              1                          1     		top.system.reset();
    14              1                          1     		#100;
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("=======================COUNT UP PCLK 2__test_begin============================");
    17              1                          1     		$display("==============================================================================");
    18              1                          1     		$display("\n");
    19                                               		
    20              1                          1     		for(i = 0; i<10; i = i+1) begin
    20              2                         10     
    21                                               		
    22              1                         10     		$display("=====================load TDR to timer========================================");
    23              1                         10     		$display("\n");
    24                                               		
    25              1                         10     		top.system.reset();
    26              1                         10     		#100;
    27                                               
    28              1                         10     		address = 8'h00; // TDR addess using APB protocol to write
    29              1                         10     		wdata = 8'h00; // Load 'd00 to TDR => Timer need to count down 255 internal clock to send out overflowflag
    30                                               		// write to TDR registor 
    31              1                         10     		top.cpu.write_CPU(address, wdata);
    32                                               
    33              1                         10     		address = 8'h01;
    34              1                         10     		wdata = 8'b10_00_00_00;
    35              1                         10     		$display("load value TDR at %0t to counter_reg", $time);
    36              1                         10     		top.cpu.write_CPU(address, wdata);
    37                                               
    38              1                         10     		#10;
    39                                               		
    40              1                         10     		$display("\n");
    41              1                         10     		$display("=====================configurate TCR to timer=================================");
    42              1                         10     		$display("\n");
    43                                               
    44                                               		
    45              1                         10     		address = 8'h01; // TCR addess using APB protocol to write
    46              1                         10     		wdata = 8'b00_01_00_11; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    47                                               
    48                                               		// load = TCR[7] = 1 => load to register
    49                                               		// up/dw bit = 0 => count up
    50                                               		// en bit => enable timer
    51                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    52                                               		// ====> timer need more than (255 * 2) + 1 signal clock to send out underflow flag;
    53                                               		
    54                                               		// write to Timer
    55              1                         10     		top.cpu.write_CPU(address, wdata);
    56              1                         10     		$display("write configuration %0d to TCR at %0t", wdata, $time);
    57                                               
    58                                               		// T pclk = 10 DVTG => ((255*2) * 10) + 1 = 5111 DVTG ==> depend on check flow code  
    59                                               		// timer need at least 2010 DVTG to send out underflag
    60              1                         10     		#40961; // make sure to capture underflow flag
    61                                               
    62              1                         10     		address = 8'h02;
    63              1                         10     		top.cpu.read_CPU(address, rdata);
    64              1                         10     		$display("read TSR=%0d register at %0t", rdata, $time);
    65                                               		if (rdata[0] == 1'b1) begin
    66              1                         10     			flag = 0;
    67              1                         10     			$display("=======================================PASS==================================\n");
    68                                               		end
    69                                               		else begin
    70              1                    ***0***     			flag = 1;
    71              1                    ***0***     			$display("======================================FAIL===================================\n");
    72                                               		end
    73                                               		
    74              1                         10     		address = 8'h02;
    75              1                         10     		wdata = 8'b0000_0010;
    76              1                         10     		top.cpu.write_CPU(address, wdata);
    77              1                         10     		$display("===========================CLEAR TSR================================\n");
    78              1                         10     		#100;
    79              1                         10     		top.cpu.read_CPU(address, rdata);
    80                                               		if (rdata[1] == 1'b0) begin
    81              1                         10     			flag = 0;
    82              1                         10     			$display("=======================================PASS==================================\n");
    83                                               		end
    84                                               		else begin
    85              1                    ***0***     			flag = 1;
    86              1                    ***0***     			$display("======================================FAIL===================================\n");
    87                                               		end
    88                                               		end
    89                                               
    90                                               
    91              1                          1     		#100;
    92              1                          1     		top.get_results(flag);
    93              1                          1     		#100;
    94              1                          1     		$finish();
    95                                               	end
    96                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         4         2         2      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_overflow_pclk16.v --

------------------------------------IF Branch------------------------------------
    65                                        10     Count coming in to IF
    65              1                         10     		if (rdata[0] == 1'b1) begin
    69              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    80                                        10     Count coming in to IF
    80              1                         10     		if (rdata[1] == 1'b0) begin
    84              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    302        21       281       6.9

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_overflow_pclk16.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           0           0           0           0           0           0           3        0.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           0           0           0           0           0           0           3        0.00 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           1           0           0           0           0           3       16.67 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         57 
Toggled Node Count   =         10 
Untoggled Node Count =         47 

Toggle Coverage      =        6.9% (21 of 302 bins)

File: ../testcase/count_up_overflow_pclk16_pause.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           81        75         6      92.5

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_overflow_pclk16_pause.v --

    1                                                module count_up_overflow_pclk16_pause();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               
    13                                               	// reset system for 1st time
    14              1                          1     	top.system.reset();
    15              1                          1     	#100;
    16              1                          1     	$display("==============================================================================");
    17              1                          1     	$display("===================COUNT UP WITH PAUSE PCLK 8_test_begin======================");
    18              1                          1     	$display("==============================================================================");
    19              1                          1     	$display("\n");
    20                                               
    21                                               	
    22              1                          1     	$display("=====================load TDR to timer========================================");
    23              1                          1     	$display("\n");
    24                                               	
    25              1                          1     	address = 8'h00; // TDR addess using APB protocol to write
    26              1                          1     	wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    27              1                          1     	random_val = wdata;
    28              1                          1     	wait_time =((255 - (random_val) + 1) * 160);
    29                                               	// write to TDR registor 
    30              1                          1     	top.cpu.write_CPU(address, wdata);
    31                                               
    32              1                          1     	address = 8'h01;
    33              1                          1     	wdata = 8'b10_00_00_11;
    34              1                          1     	$display("load value TDR at %0t to counter_reg", $time);
    35              1                          1     	top.cpu.write_CPU(address, wdata);
    36                                               
    37              1                          1     	#10;
    38                                               		
    39              1                          1     	$display("\n");
    40              1                          1     	$display("=====================configurate TCR to timer=================================");
    41              1                          1     	$display("\n");
    42                                               
    43                                               
    44              1                          1     	$display("\n");
    45              1                          1     	$display("==========================START timer=========================================");
    46              1                          1     	$display("\n");
    47                                               
    48                                               
    49              1                          1     	address = 8'h01;
    50              1                          1     	wdata = 8'b00_01_00_11; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    51                                               	// load = TCR[7] = 1 => load to register
    52                                               	// up/dw bit = 1 => count down
    53                                               	// en bit => enable timer
    54                                               	// cks [1:0] = 00 => internal clock = 2T Pclk external 
    55                                               	// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    56                                               	// write to Timer
    57              1                          1     	top.cpu.write_CPU(address, wdata);
    58              1                          1     	val1 = wait_time/2;
    59                                               	// count for half wait time and then pause 
    60              1                          1     	#val1;
    61              1                          1     	$display("count for %0d", val1);
    62                                               
    63              1                          1     	$display("\n");
    64              1                          1     	$display("=============================wait for random time=================================");
    65              1                          1     	$display("\n");
    66                                               
    67                                               	
    68                                               	// pause timer for random 
    69              1                          1     	address = 8'h01;
    70              1                          1     	wdata = 8'b00_00_00_11;
    71              1                          1     	top.cpu.write_CPU(address, wdata);
    72              1                          1     	#val1;
    73              1                          1     	$display("random value for wait time is %0d", val1);
    74                                               
    75                                               
    76              1                          1     	$display("\n");
    77              1                          1     	$display("=====================check flag before continue=============================");
    78              1                          1     	$display("\n");
    79                                               
    80                                               
    81                                               	// check flag before continue
    82              1                          1     	address = 8'h02;
    83              1                          1     	top.cpu.read_CPU(address, rdata);
    84                                               	if (rdata[0] == 1'b0) begin
    85              1                          1     		flag = 1'b0;
    86              1                          1     		$display("PASS");
    87                                               	end
    88                                               	else begin
    89              1                    ***0***     		flag = 1'b1;
    90              1                    ***0***     		$display("FAIL");
    91                                               	end
    92                                               
    93              1                          1     	$display("\n");
    94              1                          1     	$display("======================== continue to count=================================");
    95              1                          1     	$display("\n");
    96                                               
    97                                               
    98                                               	// enable timer again
    99              1                          1     	address = 8'h01;
    100             1                          1     	wdata = 8'b00_01_00_11;
    101             1                          1     	top.cpu.write_CPU(address, wdata);
    102                                              
    103             1                          1     	$display("\n");
    104             1                          1     	$display("===================check flag after pause time=============================");
    105             1                          1     	$display("\n");
    106                                              
    107                                              	
    108             1                          1     	val2 = (wait_time / 2) + 1;
    109             1                          1     	#val2; // make sure for capture the flag
    110                                              
    111                                              	// check flag before continue
    112             1                          1     	address = 8'h02;
    113             1                          1     	top.cpu.read_CPU(address, rdata);
    114                                              	if (rdata[0] == 1'b1) begin
    115             1                          1     		flag = 1'b0;
    116             1                          1     		$display("PASS");
    117                                              	end
    118                                              	else begin
    119             1                    ***0***     		flag = 1'b1;
    120             1                    ***0***     		$display("FAIL");
    121                                              	end
    122                                              
    123                                              
    124             1                          1     	address = 8'h02;
    125             1                          1     	wdata = 8'b0000_0010;
    126             1                          1     	top.cpu.write_CPU(address, wdata);
    127             1                          1     	$display("=================================CLEAR TSR================================\n");
    128             1                          1     	#100;
    129             1                          1     	top.cpu.read_CPU(address, rdata);
    130                                              	if (rdata[0] == 1'b0) begin
    131             1                          1     		flag = 0;
    132             1                          1     		$display("=======================================PASS==================================\n");
    133                                              	end
    134                                              	else begin
    135             1                    ***0***     		flag = 1;
    136             1                    ***0***     		$display("======================================FAIL===================================\n");
    137                                              	end
    138                                              
    139                                              	
    140                                              
    141                                              
    142             1                          1     	#100;
    143             1                          1     	top.get_results(flag);
    144             1                          1     	#100;
    145             1                          1     	$finish();
    146                                              
    147                                              
    148                                              	end
    149                                              
    150                                              
    151                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_overflow_pclk16_pause.v --

------------------------------------IF Branch------------------------------------
    84                                         1     Count coming in to IF
    84              1                          1     	if (rdata[0] == 1'b0) begin
    88              1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    114                                        1     Count coming in to IF
    114             1                          1     	if (rdata[0] == 1'b1) begin
    118             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    130                                        1     Count coming in to IF
    130             1                          1     	if (rdata[0] == 1'b0) begin
    134             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1086        15      1071       1.3

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_overflow_pclk16_pause.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           0           0           0           0           0           3       16.67 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           1           0           0           0           0           3       16.67 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          6 
Untoggled Node Count =        179 

Toggle Coverage      =        1.3% (15 of 1086 bins)

File: ../testcase/count_up_overflow_pclk2.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        48         4      92.3

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_overflow_pclk2.v --

    1                                                module count_up_overflow_pclk2();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system for 1st time
    13              1                          1     		top.system.reset();
    14              1                          1     		#100;
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("=======================COUNT UP PCLK 2__test_begin============================");
    17              1                          1     		$display("==============================================================================");
    18              1                          1     		$display("\n");
    19                                               		
    20              1                          1     		for(i = 0; i<10; i = i+1) begin
    20              2                         10     
    21                                               		
    22              1                         10     		$display("=====================load TDR to timer========================================");
    23              1                         10     		$display("\n");
    24                                               		
    25              1                         10     		top.system.reset();
    26              1                         10     		#100;
    27                                               
    28              1                         10     		address = 8'h00; // TDR addess using APB protocol to write
    29              1                         10     		wdata = 8'h00; // Load 'd00 to TDR => Timer need to count down 255 internal clock to send out overflowflag
    30                                               		// write to TDR registor 
    31              1                         10     		top.cpu.write_CPU(address, wdata);
    32                                               
    33              1                         10     		address = 8'h01;
    34              1                         10     		wdata = 8'b10_00_00_00;
    35              1                         10     		$display("load value TDR at %0t to counter_reg", $time);
    36              1                         10     		top.cpu.write_CPU(address, wdata);
    37                                               
    38              1                         10     		#10;
    39                                               		
    40              1                         10     		$display("\n");
    41              1                         10     		$display("=====================configurate TCR to timer=================================");
    42              1                         10     		$display("\n");
    43                                               
    44                                               		
    45              1                         10     		address = 8'h01; // TCR addess using APB protocol to write
    46              1                         10     		wdata = 8'b00_01_00_00; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    47                                               
    48                                               		// load = TCR[7] = 1 => load to register
    49                                               		// up/dw bit = 0 => count up
    50                                               		// en bit => enable timer
    51                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    52                                               		// ====> timer need more than (255 * 2) + 1 signal clock to send out underflow flag;
    53                                               		
    54                                               		// write to Timer
    55              1                         10     		top.cpu.write_CPU(address, wdata);
    56              1                         10     		$display("write configuration %0d to TCR at %0t", wdata, $time);
    57                                               
    58                                               		// T pclk = 10 DVTG => ((255*2) * 10) + 1 = 5111 DVTG ==> depend on check flow code  
    59                                               		// timer need at least 2010 DVTG to send out underflag
    60              1                         10     		#5121; // make sure to capture underflow flag
    61                                               
    62              1                         10     		address = 8'h02;
    63              1                         10     		top.cpu.read_CPU(address, rdata);
    64              1                         10     		$display("read TSR=%0d register at %0t", rdata, $time);
    65                                               		if (rdata[0] == 1'b1) begin
    66              1                         10     			flag = 0;
    67              1                         10     			$display("=======================================PASS==================================\n");
    68                                               		end
    69                                               		else begin
    70              1                    ***0***     			flag = 1;
    71              1                    ***0***     			$display("======================================FAIL===================================\n");
    72                                               		end
    73                                               		
    74              1                         10     		address = 8'h02;
    75              1                         10     		wdata = 8'b0000_0010;
    76              1                         10     		top.cpu.write_CPU(address, wdata);
    77              1                         10     		$display("===========================CLEAR TSR================================\n");
    78              1                         10     		#100;
    79              1                         10     		top.cpu.read_CPU(address, rdata);
    80                                               		if (rdata[1] == 1'b0) begin
    81              1                         10     			flag = 0;
    82              1                         10     			$display("=======================================PASS==================================\n");
    83                                               		end
    84                                               		else begin
    85              1                    ***0***     			flag = 1;
    86              1                    ***0***     			$display("======================================FAIL===================================\n");
    87                                               		end
    88                                               		end
    89                                               
    90                                               
    91              1                          1     		#100;
    92              1                          1     		top.get_results(flag);
    93              1                          1     		#100;
    94              1                          1     		$finish();
    95                                               	end
    96                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         4         2         2      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_overflow_pclk2.v --

------------------------------------IF Branch------------------------------------
    65                                        10     Count coming in to IF
    65              1                         10     		if (rdata[0] == 1'b1) begin
    69              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    80                                        10     Count coming in to IF
    80              1                         10     		if (rdata[1] == 1'b0) begin
    84              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    306        19       287       6.2

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_overflow_pclk2.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           0           0           0           0           0           0           3        0.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           0           0           0           0           0           0           3        0.00 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           0           0           0           0           0           0           3        0.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           1           0           0           0           0           3       16.67 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         57 
Toggled Node Count   =          9 
Untoggled Node Count =         48 

Toggle Coverage      =        6.2% (19 of 306 bins)

File: ../testcase/count_up_overflow_pclk2_pause.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           81        75         6      92.5

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_overflow_pclk2_pause.v --

    1                                                module count_up_overflow_pclk2_pause();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               
    13                                               	// reset system for 1st time
    14              1                          1     	top.system.reset();
    15              1                          1     	#100;
    16              1                          1     	$display("==============================================================================");
    17              1                          1     	$display("===================COUNT UP WITH PAUSE PCLK 2_test_begin======================");
    18              1                          1     	$display("==============================================================================");
    19              1                          1     	$display("\n");
    20                                               
    21                                               	
    22              1                          1     	$display("=====================load TDR to timer========================================");
    23              1                          1     	$display("\n");
    24                                               	
    25              1                          1     	address = 8'h00; // TDR addess using APB protocol to write
    26              1                          1     	wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    27              1                          1     	random_val = wdata;
    28              1                          1     	wait_time =((255 - (random_val) + 1) * 20) ;
    29                                               	// write to TDR registor 
    30              1                          1     	top.cpu.write_CPU(address, wdata);
    31                                               
    32              1                          1     	address = 8'h01;
    33              1                          1     	wdata = 8'b10_00_00_00;
    34              1                          1     	$display("load value TDR at %0t to counter_reg", $time);
    35              1                          1     	top.cpu.write_CPU(address, wdata);
    36                                               
    37              1                          1     	#10;
    38                                               		
    39              1                          1     	$display("\n");
    40              1                          1     	$display("=====================configurate TCR to timer=================================");
    41              1                          1     	$display("\n");
    42                                               
    43                                               
    44              1                          1     	$display("\n");
    45              1                          1     	$display("==========================START timer=========================================");
    46              1                          1     	$display("\n");
    47                                               
    48                                               
    49              1                          1     	address = 8'h01;
    50              1                          1     	wdata = 8'b00_01_00_00; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    51                                               	// load = TCR[7] = 1 => load to register
    52                                               	// up/dw bit = 1 => count down
    53                                               	// en bit => enable timer
    54                                               	// cks [1:0] = 00 => internal clock = 2T Pclk external 
    55                                               	// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    56                                               	// write to Timer
    57              1                          1     	top.cpu.write_CPU(address, wdata);
    58              1                          1     	val1 = wait_time/2;
    59                                               	// count for half wait time and then pause 
    60              1                          1     	#val1;
    61              1                          1     	$display("count for %0d", val1);
    62                                               
    63              1                          1     	$display("\n");
    64              1                          1     	$display("=============================wait for random time=================================");
    65              1                          1     	$display("\n");
    66                                               
    67                                               	
    68                                               	// pause timer for random 
    69              1                          1     	address = 8'h01;
    70              1                          1     	wdata = 8'b00_00_00_00;
    71              1                          1     	top.cpu.write_CPU(address, wdata);
    72              1                          1     	#val1;
    73              1                          1     	$display("random value for wait time is %0d", val1);
    74                                               
    75                                               
    76              1                          1     	$display("\n");
    77              1                          1     	$display("=====================check flag before continue=============================");
    78              1                          1     	$display("\n");
    79                                               
    80                                               
    81                                               	// check flag before continue
    82              1                          1     	address = 8'h02;
    83              1                          1     	top.cpu.read_CPU(address, rdata);
    84                                               	if (rdata[0] == 1'b0) begin
    85              1                          1     		flag = 1'b0;
    86              1                          1     		$display("PASS");
    87                                               	end
    88                                               	else begin
    89              1                    ***0***     		flag = 1'b1;
    90              1                    ***0***     		$display("FAIL");
    91                                               	end
    92                                               
    93              1                          1     	$display("\n");
    94              1                          1     	$display("======================== continue to count=================================");
    95              1                          1     	$display("\n");
    96                                               
    97                                               
    98                                               	// enable timer again
    99              1                          1     	address = 8'h01;
    100             1                          1     	wdata = 8'b00_01_00_00;
    101             1                          1     	top.cpu.write_CPU(address, wdata);
    102                                              
    103             1                          1     	$display("\n");
    104             1                          1     	$display("===================check flag after pause time=============================");
    105             1                          1     	$display("\n");
    106                                              
    107                                              	
    108             1                          1     	val2 = (wait_time / 2) + 1;
    109             1                          1     	#val2; // make sure for capture the flag
    110                                              
    111                                              	// check flag before continue
    112             1                          1     	address = 8'h02;
    113             1                          1     	top.cpu.read_CPU(address, rdata);
    114                                              	if (rdata[0] == 1'b1) begin
    115             1                          1     		flag = 1'b0;
    116             1                          1     		$display("PASS");
    117                                              	end
    118                                              	else begin
    119             1                    ***0***     		flag = 1'b1;
    120             1                    ***0***     		$display("FAIL");
    121                                              	end
    122                                              
    123                                              
    124             1                          1     	address = 8'h02;
    125             1                          1     	wdata = 8'b0000_0010;
    126             1                          1     	top.cpu.write_CPU(address, wdata);
    127             1                          1     	$display("=================================CLEAR TSR================================\n");
    128             1                          1     	#100;
    129             1                          1     	top.cpu.read_CPU(address, rdata);
    130                                              	if (rdata[0] == 1'b0) begin
    131             1                          1     		flag = 0;
    132             1                          1     		$display("=======================================PASS==================================\n");
    133                                              	end
    134                                              	else begin
    135             1                    ***0***     		flag = 1;
    136             1                    ***0***     		$display("======================================FAIL===================================\n");
    137                                              	end
    138                                              
    139                                              	
    140                                              
    141                                              
    142             1                          1     	#100;
    143             1                          1     	top.get_results(flag);
    144             1                          1     	#100;
    145             1                          1     	$finish();
    146                                              
    147                                              
    148                                              	end
    149                                              
    150                                              
    151                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_overflow_pclk2_pause.v --

------------------------------------IF Branch------------------------------------
    84                                         1     Count coming in to IF
    84              1                          1     	if (rdata[0] == 1'b0) begin
    88              1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    114                                        1     Count coming in to IF
    114             1                          1     	if (rdata[0] == 1'b1) begin
    118             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    130                                        1     Count coming in to IF
    130             1                          1     	if (rdata[0] == 1'b0) begin
    134             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1090        13      1077       1.1

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_overflow_pclk2_pause.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           0           0           0           0           0           3       16.67 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           1           0           0           0           0           3       16.67 
          2                               wdata[0]           0           0           0           0           0           0           3        0.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          5 
Untoggled Node Count =        180 

Toggle Coverage      =        1.1% (13 of 1090 bins)

File: ../testcase/count_up_overflow_pclk4.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        48         4      92.3

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_overflow_pclk4.v --

    1                                                module count_up_overflow_pclk4();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system for 1st time
    13              1                          1     		top.system.reset();
    14              1                          1     		#100;
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("=======================COUNT UP PCLK 2__test_begin============================");
    17              1                          1     		$display("==============================================================================");
    18              1                          1     		$display("\n");
    19                                               		
    20              1                          1     		for(i = 0; i<10; i = i+1) begin
    20              2                         10     
    21                                               		
    22              1                         10     		$display("=====================load TDR to timer========================================");
    23              1                         10     		$display("\n");
    24                                               		
    25              1                         10     		top.system.reset();
    26              1                         10     		#100;
    27                                               
    28              1                         10     		address = 8'h00; // TDR addess using APB protocol to write
    29              1                         10     		wdata = 8'h00; // Load 'd00 to TDR => Timer need to count down 255 internal clock to send out overflowflag
    30                                               		// write to TDR registor 
    31              1                         10     		top.cpu.write_CPU(address, wdata);
    32                                               
    33              1                         10     		address = 8'h01;
    34              1                         10     		wdata = 8'b10_00_00_00;
    35              1                         10     		$display("load value TDR at %0t to counter_reg", $time);
    36              1                         10     		top.cpu.write_CPU(address, wdata);
    37                                               
    38              1                         10     		#10;
    39                                               		
    40              1                         10     		$display("\n");
    41              1                         10     		$display("=====================configurate TCR to timer=================================");
    42              1                         10     		$display("\n");
    43                                               
    44                                               		
    45              1                         10     		address = 8'h01; // TCR addess using APB protocol to write
    46              1                         10     		wdata = 8'b00_01_00_01; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    47                                               
    48                                               		// load = TCR[7] = 1 => load to register
    49                                               		// up/dw bit = 0 => count up
    50                                               		// en bit => enable timer
    51                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    52                                               		// ====> timer need more than (255 * 2) + 1 signal clock to send out underflow flag;
    53                                               		
    54                                               		// write to Timer
    55              1                         10     		top.cpu.write_CPU(address, wdata);
    56              1                         10     		$display("write configuration %0d to TCR at %0t", wdata, $time);
    57                                               
    58                                               		// T pclk = 10 DVTG => ((255*2) * 10) + 1 = 5111 DVTG ==> depend on check flow code  
    59                                               		// timer need at least 2010 DVTG to send out underflag
    60              1                         10     		#10241; // make sure to capture underflow flag
    61                                               
    62              1                         10     		address = 8'h02;
    63              1                         10     		top.cpu.read_CPU(address, rdata);
    64              1                         10     		$display("read TSR=%0d register at %0t", rdata, $time);
    65                                               		if (rdata[0] == 1'b1) begin
    66              1                         10     			flag = 0;
    67              1                         10     			$display("=======================================PASS==================================\n");
    68                                               		end
    69                                               		else begin
    70              1                    ***0***     			flag = 1;
    71              1                    ***0***     			$display("======================================FAIL===================================\n");
    72                                               		end
    73                                               		
    74              1                         10     		address = 8'h02;
    75              1                         10     		wdata = 8'b0000_0010;
    76              1                         10     		top.cpu.write_CPU(address, wdata);
    77              1                         10     		$display("===========================CLEAR TSR================================\n");
    78              1                         10     		#100;
    79              1                         10     		top.cpu.read_CPU(address, rdata);
    80                                               		if (rdata[1] == 1'b0) begin
    81              1                         10     			flag = 0;
    82              1                         10     			$display("=======================================PASS==================================\n");
    83                                               		end
    84                                               		else begin
    85              1                    ***0***     			flag = 1;
    86              1                    ***0***     			$display("======================================FAIL===================================\n");
    87                                               		end
    88                                               		end
    89                                               
    90                                               
    91              1                          1     		#100;
    92              1                          1     		top.get_results(flag);
    93              1                          1     		#100;
    94              1                          1     		$finish();
    95                                               	end
    96                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         4         2         2      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_overflow_pclk4.v --

------------------------------------IF Branch------------------------------------
    65                                        10     Count coming in to IF
    65              1                         10     		if (rdata[0] == 1'b1) begin
    69              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    80                                        10     Count coming in to IF
    80              1                         10     		if (rdata[1] == 1'b0) begin
    84              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    302        21       281       6.9

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_overflow_pclk4.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           0           0           0           0           0           0           3        0.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           0           0           0           0           0           0           3        0.00 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           1           0           0           0           0           3       16.67 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         57 
Toggled Node Count   =         10 
Untoggled Node Count =         47 

Toggle Coverage      =        6.9% (21 of 302 bins)

File: ../testcase/count_up_overflow_pclk4_pause.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           81        75         6      92.5

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_overflow_pclk4_pause.v --

    1                                                module count_up_overflow_pclk4_pause();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               
    13                                               	// reset system for 1st time
    14              1                          1     	top.system.reset();
    15              1                          1     	#100;
    16              1                          1     	$display("==============================================================================");
    17              1                          1     	$display("===================COUNT UP WITH PAUSE PCLK 4_test_begin======================");
    18              1                          1     	$display("==============================================================================");
    19              1                          1     	$display("\n");
    20                                               
    21                                               	
    22              1                          1     	$display("=====================load TDR to timer========================================");
    23              1                          1     	$display("\n");
    24                                               	
    25              1                          1     	address = 8'h00; // TDR addess using APB protocol to write
    26              1                          1     	wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    27              1                          1     	random_val = wdata;
    28              1                          1     	wait_time =((255 - (random_val)  + 1) * 40) ;
    29                                               	// write to TDR registor 
    30              1                          1     	top.cpu.write_CPU(address, wdata);
    31                                               
    32              1                          1     	address = 8'h01;
    33              1                          1     	wdata = 8'b10_00_00_01;
    34              1                          1     	$display("load value TDR at %0t to counter_reg", $time);
    35              1                          1     	top.cpu.write_CPU(address, wdata);
    36                                               
    37              1                          1     	#10;
    38                                               		
    39              1                          1     	$display("\n");
    40              1                          1     	$display("=====================configurate TCR to timer=================================");
    41              1                          1     	$display("\n");
    42                                               
    43                                               
    44              1                          1     	$display("\n");
    45              1                          1     	$display("==========================START timer=========================================");
    46              1                          1     	$display("\n");
    47                                               
    48                                               
    49              1                          1     	address = 8'h01;
    50              1                          1     	wdata = 8'b00_01_00_01; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    51                                               	// load = TCR[7] = 1 => load to register
    52                                               	// up/dw bit = 1 => count down
    53                                               	// en bit => enable timer
    54                                               	// cks [1:0] = 00 => internal clock = 2T Pclk external 
    55                                               	// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    56                                               	// write to Timer
    57              1                          1     	top.cpu.write_CPU(address, wdata);
    58              1                          1     	val1 = wait_time/2;
    59                                               	// count for half wait time and then pause 
    60              1                          1     	#val1;
    61              1                          1     	$display("count for %0d", val1);
    62                                               
    63              1                          1     	$display("\n");
    64              1                          1     	$display("=============================wait for random time=================================");
    65              1                          1     	$display("\n");
    66                                               
    67                                               	
    68                                               	// pause timer for random 
    69              1                          1     	address = 8'h01;
    70              1                          1     	wdata = 8'b00_00_00_01;
    71              1                          1     	top.cpu.write_CPU(address, wdata);
    72              1                          1     	#val1;
    73              1                          1     	$display("random value for wait time is %0d", val1);
    74                                               
    75                                               
    76              1                          1     	$display("\n");
    77              1                          1     	$display("=====================check flag before continue=============================");
    78              1                          1     	$display("\n");
    79                                               
    80                                               
    81                                               	// check flag before continue
    82              1                          1     	address = 8'h02;
    83              1                          1     	top.cpu.read_CPU(address, rdata);
    84                                               	if (rdata[0] == 1'b0) begin
    85              1                          1     		flag = 1'b0;
    86              1                          1     		$display("PASS");
    87                                               	end
    88                                               	else begin
    89              1                    ***0***     		flag = 1'b1;
    90              1                    ***0***     		$display("FAIL");
    91                                               	end
    92                                               
    93              1                          1     	$display("\n");
    94              1                          1     	$display("======================== continue to count=================================");
    95              1                          1     	$display("\n");
    96                                               
    97                                               
    98                                               	// enable timer again
    99              1                          1     	address = 8'h01;
    100             1                          1     	wdata = 8'b00_01_00_01;
    101             1                          1     	top.cpu.write_CPU(address, wdata);
    102                                              
    103             1                          1     	$display("\n");
    104             1                          1     	$display("===================check flag after pause time=============================");
    105             1                          1     	$display("\n");
    106                                              
    107                                              	
    108             1                          1     	val2 = (wait_time / 2) + 1;
    109             1                          1     	#val2; // make sure for capture the flag
    110                                              
    111                                              	// check flag before continue
    112             1                          1     	address = 8'h02;
    113             1                          1     	top.cpu.read_CPU(address, rdata);
    114                                              	if (rdata[0] == 1'b1) begin
    115             1                          1     		flag = 1'b0;
    116             1                          1     		$display("PASS");
    117                                              	end
    118                                              	else begin
    119             1                    ***0***     		flag = 1'b1;
    120             1                    ***0***     		$display("FAIL");
    121                                              	end
    122                                              
    123                                              
    124             1                          1     	address = 8'h02;
    125             1                          1     	wdata = 8'b0000_0010;
    126             1                          1     	top.cpu.write_CPU(address, wdata);
    127             1                          1     	$display("=================================CLEAR TSR================================\n");
    128             1                          1     	#100;
    129             1                          1     	top.cpu.read_CPU(address, rdata);
    130                                              	if (rdata[0] == 1'b0) begin
    131             1                          1     		flag = 0;
    132             1                          1     		$display("=======================================PASS==================================\n");
    133                                              	end
    134                                              	else begin
    135             1                    ***0***     		flag = 1;
    136             1                    ***0***     		$display("======================================FAIL===================================\n");
    137                                              	end
    138                                              
    139                                              	
    140                                              
    141                                              
    142             1                          1     	#100;
    143             1                          1     	top.get_results(flag);
    144             1                          1     	#100;
    145             1                          1     	$finish();
    146                                              
    147                                              
    148                                              	end
    149                                              
    150                                              
    151                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_overflow_pclk4_pause.v --

------------------------------------IF Branch------------------------------------
    84                                         1     Count coming in to IF
    84              1                          1     	if (rdata[0] == 1'b0) begin
    88              1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    114                                        1     Count coming in to IF
    114             1                          1     	if (rdata[0] == 1'b1) begin
    118             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    130                                        1     Count coming in to IF
    130             1                          1     	if (rdata[0] == 1'b0) begin
    134             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1086        15      1071       1.3

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_overflow_pclk4_pause.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           0           0           0           0           0           3       16.67 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           1           0           0           0           0           3       16.67 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          6 
Untoggled Node Count =        179 

Toggle Coverage      =        1.3% (15 of 1086 bins)

File: ../testcase/count_up_overflow_pclk8.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           52        48         4      92.3

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_overflow_pclk8.v --

    1                                                module count_up_overflow_pclk8();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system for 1st time
    13              1                          1     		top.system.reset();
    14              1                          1     		#100;
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("=======================COUNT UP PCLK 2__test_begin============================");
    17              1                          1     		$display("==============================================================================");
    18              1                          1     		$display("\n");
    19                                               		
    20              1                          1     		for(i = 0; i<10; i = i+1) begin
    20              2                         10     
    21                                               		
    22              1                         10     		$display("=====================load TDR to timer========================================");
    23              1                         10     		$display("\n");
    24                                               		
    25              1                         10     		top.system.reset();
    26              1                         10     		#100;
    27                                               
    28              1                         10     		address = 8'h00; // TDR addess using APB protocol to write
    29              1                         10     		wdata = 8'h00; // Load 'd00 to TDR => Timer need to count down 255 internal clock to send out overflowflag
    30                                               		// write to TDR registor 
    31              1                         10     		top.cpu.write_CPU(address, wdata);
    32                                               
    33              1                         10     		address = 8'h01;
    34              1                         10     		wdata = 8'b10_00_00_00;
    35              1                         10     		$display("load value TDR at %0t to counter_reg", $time);
    36              1                         10     		top.cpu.write_CPU(address, wdata);
    37                                               
    38              1                         10     		#10;
    39                                               		
    40              1                         10     		$display("\n");
    41              1                         10     		$display("=====================configurate TCR to timer=================================");
    42              1                         10     		$display("\n");
    43                                               
    44                                               		
    45              1                         10     		address = 8'h01; // TCR addess using APB protocol to write
    46              1                         10     		wdata = 8'b00_01_00_10; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    47                                               
    48                                               		// load = TCR[7] = 1 => load to register
    49                                               		// up/dw bit = 0 => count up
    50                                               		// en bit => enable timer
    51                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    52                                               		// ====> timer need more than (255 * 2) + 1 signal clock to send out underflow flag;
    53                                               		
    54                                               		// write to Timer
    55              1                         10     		top.cpu.write_CPU(address, wdata);
    56              1                         10     		$display("write configuration %0d to TCR at %0t", wdata, $time);
    57                                               
    58                                               		// T pclk = 10 DVTG => ((255*2) * 10) + 1 = 5111 DVTG ==> depend on check flow code  
    59                                               		// timer need at least 2010 DVTG to send out underflag
    60              1                         10     		#20481; // make sure to capture underflow flag
    61                                               
    62              1                         10     		address = 8'h02;
    63              1                         10     		top.cpu.read_CPU(address, rdata);
    64              1                         10     		$display("read TSR=%0d register at %0t", rdata, $time);
    65                                               		if (rdata[0] == 1'b1) begin
    66              1                         10     			flag = 0;
    67              1                         10     			$display("=======================================PASS==================================\n");
    68                                               		end
    69                                               		else begin
    70              1                    ***0***     			flag = 1;
    71              1                    ***0***     			$display("======================================FAIL===================================\n");
    72                                               		end
    73                                               		
    74              1                         10     		address = 8'h02;
    75              1                         10     		wdata = 8'b0000_0010;
    76              1                         10     		top.cpu.write_CPU(address, wdata);
    77              1                         10     		$display("===========================CLEAR TSR================================\n");
    78              1                         10     		#100;
    79              1                         10     		top.cpu.read_CPU(address, rdata);
    80                                               		if (rdata[1] == 1'b0) begin
    81              1                         10     			flag = 0;
    82              1                         10     			$display("=======================================PASS==================================\n");
    83                                               		end
    84                                               		else begin
    85              1                    ***0***     			flag = 1;
    86              1                    ***0***     			$display("======================================FAIL===================================\n");
    87                                               		end
    88                                               		end
    89                                               
    90                                               
    91              1                          1     		#100;
    92              1                          1     		top.get_results(flag);
    93              1                          1     		#100;
    94              1                          1     		$finish();
    95                                               	end
    96                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         4         2         2      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_overflow_pclk8.v --

------------------------------------IF Branch------------------------------------
    65                                        10     Count coming in to IF
    65              1                         10     		if (rdata[0] == 1'b1) begin
    69              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    80                                        10     Count coming in to IF
    80              1                         10     		if (rdata[1] == 1'b0) begin
    84              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    306        19       287       6.2

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_overflow_pclk8.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           0           0           0           0           0           0           3        0.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           0           0           0           0           0           0           3        0.00 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           0           0           0           0           0           0           3        0.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           1           0           0           0           0           3       16.67 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         57 
Toggled Node Count   =          9 
Untoggled Node Count =         48 

Toggle Coverage      =        6.2% (19 of 306 bins)

File: ../testcase/count_up_overflow_pclk8_pause.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           81        75         6      92.5

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_overflow_pclk8_pause.v --

    1                                                module count_up_overflow_pclk8_pause();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               
    13                                               	// reset system for 1st time
    14              1                          1     	top.system.reset();
    15              1                          1     	#100;
    16              1                          1     	$display("==============================================================================");
    17              1                          1     	$display("===================COUNT UP WITH PAUSE PCLK 8_test_begin======================");
    18              1                          1     	$display("==============================================================================");
    19              1                          1     	$display("\n");
    20                                               
    21                                               	
    22              1                          1     	$display("=====================load TDR to timer========================================");
    23              1                          1     	$display("\n");
    24                                               	
    25              1                          1     	address = 8'h00; // TDR addess using APB protocol to write
    26              1                          1     	wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    27              1                          1     	random_val = wdata;
    28              1                          1     	wait_time =((255 - (random_val) + 1) * 80);
    29                                               	// write to TDR registor 
    30              1                          1     	top.cpu.write_CPU(address, wdata);
    31                                               
    32              1                          1     	address = 8'h01;
    33              1                          1     	wdata = 8'b10_00_00_00;
    34              1                          1     	$display("load value TDR at %0t to counter_reg", $time);
    35              1                          1     	top.cpu.write_CPU(address, wdata);
    36                                               
    37              1                          1     	#10;
    38                                               		
    39              1                          1     	$display("\n");
    40              1                          1     	$display("=====================configurate TCR to timer=================================");
    41              1                          1     	$display("\n");
    42                                               
    43                                               
    44              1                          1     	$display("\n");
    45              1                          1     	$display("==========================START timer=========================================");
    46              1                          1     	$display("\n");
    47                                               
    48                                               
    49              1                          1     	address = 8'h01;
    50              1                          1     	wdata = 8'b00_01_00_10; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    51                                               	// load = TCR[7] = 1 => load to register
    52                                               	// up/dw bit = 1 => count down
    53                                               	// en bit => enable timer
    54                                               	// cks [1:0] = 00 => internal clock = 2T Pclk external 
    55                                               	// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    56                                               	// write to Timer
    57              1                          1     	top.cpu.write_CPU(address, wdata);
    58              1                          1     	val1 = wait_time/2;
    59                                               	// count for half wait time and then pause 
    60              1                          1     	#val1;
    61              1                          1     	$display("count for %0d", val1);
    62                                               
    63              1                          1     	$display("\n");
    64              1                          1     	$display("=============================wait for random time=================================");
    65              1                          1     	$display("\n");
    66                                               
    67                                               	
    68                                               	// pause timer for random 
    69              1                          1     	address = 8'h01;
    70              1                          1     	wdata = 8'b00_00_00_10;
    71              1                          1     	top.cpu.write_CPU(address, wdata);
    72              1                          1     	#val1;
    73              1                          1     	$display("random value for wait time is %0d", val1);
    74                                               
    75                                               
    76              1                          1     	$display("\n");
    77              1                          1     	$display("=====================check flag before continue=============================");
    78              1                          1     	$display("\n");
    79                                               
    80                                               
    81                                               	// check flag before continue
    82              1                          1     	address = 8'h02;
    83              1                          1     	top.cpu.read_CPU(address, rdata);
    84                                               	if (rdata[0] == 1'b0) begin
    85              1                          1     		flag = 1'b0;
    86              1                          1     		$display("PASS");
    87                                               	end
    88                                               	else begin
    89              1                    ***0***     		flag = 1'b1;
    90              1                    ***0***     		$display("FAIL");
    91                                               	end
    92                                               
    93              1                          1     	$display("\n");
    94              1                          1     	$display("======================== continue to count=================================");
    95              1                          1     	$display("\n");
    96                                               
    97                                               
    98                                               	// enable timer again
    99              1                          1     	address = 8'h01;
    100             1                          1     	wdata = 8'b00_01_00_10;
    101             1                          1     	top.cpu.write_CPU(address, wdata);
    102                                              
    103             1                          1     	$display("\n");
    104             1                          1     	$display("===================check flag after pause time=============================");
    105             1                          1     	$display("\n");
    106                                              
    107                                              	
    108             1                          1     	val2 = (wait_time / 2) + 1;
    109             1                          1     	#val2; // make sure for capture the flag
    110                                              
    111                                              	// check flag before continue
    112             1                          1     	address = 8'h02;
    113             1                          1     	top.cpu.read_CPU(address, rdata);
    114                                              	if (rdata[0] == 1'b1) begin
    115             1                          1     		flag = 1'b0;
    116             1                          1     		$display("PASS");
    117                                              	end
    118                                              	else begin
    119             1                    ***0***     		flag = 1'b1;
    120             1                    ***0***     		$display("FAIL");
    121                                              	end
    122                                              
    123                                              
    124             1                          1     	address = 8'h02;
    125             1                          1     	wdata = 8'b0000_0010;
    126             1                          1     	top.cpu.write_CPU(address, wdata);
    127             1                          1     	$display("=================================CLEAR TSR================================\n");
    128             1                          1     	#100;
    129             1                          1     	top.cpu.read_CPU(address, rdata);
    130                                              	if (rdata[0] == 1'b0) begin
    131             1                          1     		flag = 0;
    132             1                          1     		$display("=======================================PASS==================================\n");
    133                                              	end
    134                                              	else begin
    135             1                    ***0***     		flag = 1;
    136             1                    ***0***     		$display("======================================FAIL===================================\n");
    137                                              	end
    138                                              
    139                                              	
    140                                              
    141                                              
    142             1                          1     	#100;
    143             1                          1     	top.get_results(flag);
    144             1                          1     	#100;
    145             1                          1     	$finish();
    146                                              
    147                                              
    148                                              	end
    149                                              
    150                                              
    151                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_overflow_pclk8_pause.v --

------------------------------------IF Branch------------------------------------
    84                                         1     Count coming in to IF
    84              1                          1     	if (rdata[0] == 1'b0) begin
    88              1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    114                                        1     Count coming in to IF
    114             1                          1     	if (rdata[0] == 1'b1) begin
    118             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    130                                        1     Count coming in to IF
    130             1                          1     	if (rdata[0] == 1'b0) begin
    134             1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1090        13      1077       1.1

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_overflow_pclk8_pause.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           0           0           0           0           0           3       16.67 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           1           0           0           0           0           3       16.67 
          2                               wdata[0]           0           0           0           0           0           0           3        0.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          5 
Untoggled Node Count =        180 

Toggle Coverage      =        1.1% (13 of 1090 bins)

File: ../testcase/count_up_reload_pclk16.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                          101        92         9      91.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_reload_pclk16.v --

    1                                                module count_up_reload_pclk16();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system for 1st time
    13              1                          1     		top.system.reset();
    14              1                          1     		#100;
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("=====================COUNT UP AND RELOAD PCLK 16_test_begin===================");
    17              1                          1     		$display("==============================================================================");
    18              1                          1     		$display("\n");	
    19                                               
    20              1                          1     		$display("=====================load TDR to timer========================================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((255 - (random_val) + 1) * 16 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_00;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               		
    36              1                          1     		#10;
    37                                               		
    38              1                          1     		$display("\n");
    39              1                          1     		$display("=====================configurate TCR to timer=================================");
    40              1                          1     		$display("\n");
    41                                               
    42              1                          1     		$display("\n");
    43              1                          1     		$display("==========================START timer=========================================");
    44              1                          1     		$display("\n");
    45                                               	
    46              1                          1     		address = 8'h01;
    47              1                          1     		wdata = 8'b00_01_00_11; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    48                                               		// load = TCR[7] = 1 => load to register
    49                                               		// up/dw bit = 1 => count down
    50                                               		// en bit => enable timer
    51                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    52                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    53                                               		// write to Timer
    54              1                          1     		top.cpu.write_CPU(address, wdata);
    55              1                          1     		val1 = wait_time/2;
    56                                               		// count for half wait time and then pause 
    57              1                          1     		#val1;
    58              1                          1     		$display("count for %0d", val1);
    59                                               
    60              1                          1     		$display("\n");
    61              1                          1     		$display("==========================DISABLE timer=====================================");
    62              1                          1     		$display("\n");
    63                                               
    64              1                          1     		address = 8'h01;
    65              1                          1     		wdata = 8'b00_00_00_11; //disable timer
    66              1                          1     		top.cpu.write_CPU(address, wdata);
    67              1                          1     		$display("ad %0t timer is disable for reload", $time);	
    68                                               		
    69              1                          1     		$display("\n");
    70              1                          1     		$display("==========================check flag before reload=========================");
    71              1                          1     		$display("\n");
    72                                               
    73                                               
    74              1                          1     		address = 8'h02;
    75              1                          1     		top.cpu.read_CPU(address, rdata);
    76              1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    77                                               		if (rdata[0] == 1'b0) begin
    78              1                          1     			flag = 1'b0;
    79              1                          1     			$display("PASS");
    80                                               		end
    81                                               		else begin
    82              1                    ***0***     			flag = 1'b1;
    83              1                    ***0***     			wdata = 8'h00;
    84              1                    ***0***     			top.cpu.write_CPU(address, wdata);
    85              1                    ***0***     			$display("FAIL");
    86              1                    ***0***     			$display("=========================== FLAG HAS BEEN CLEAR==================================");
    87                                               		end
    88                                               
    89                                               
    90              1                          1     		$display("=====================Reload TDR to timer======================================");
    91              1                          1     		$display("\n");
    92                                               
    93              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    94              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    95              1                          1     		random_val = wdata;
    96              1                          1     		$display("random is %0d", random_val);
    97              1                          1     		wait_time =((255 - (random_val) + 1) * 16 * 10);
    98                                               		// write to TDR registor 
    99              1                          1     		top.cpu.write_CPU(address, wdata);	
    100                                              
    101             1                          1     		address = 8'h01;
    102             1                          1     		wdata = 8'b10_00_00_11;
    103             1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    104             1                          1     		top.cpu.write_CPU(address, wdata);
    105                                              
    106             1                          1     		$display("\n");
    107             1                          1     		$display("=====================configurate TCR to timer=================================");
    108             1                          1     		$display("\n");
    109                                              
    110             1                          1     		$display("\n");
    111             1                          1     		$display("==========================START timer=========================================");
    112             1                          1     		$display("\n");
    113                                              	
    114             1                          1     		address = 8'h01;
    115             1                          1     		wdata = 8'b00_01_00_11; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    116                                              		// load = TCR[7] = 1 => load to register
    117                                              		// up/dw bit = 1 => count down
    118                                              		// en bit => enable timer
    119                                              		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    120                                              		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    121                                              		// write to Timer
    122             1                          1     		top.cpu.write_CPU(address, wdata);
    123                                              
    124             1                          1     		val2 = wait_time + 1;
    125             1                          1     		#val2;
    126                                              		
    127             1                          1     		$display("\n");
    128             1                          1     		$display("==========================FINAL CHECK timer====================================");
    129             1                          1     		$display("\n");
    130                                              
    131             1                          1     		address = 8'h02;
    132             1                          1     		top.cpu.read_CPU(address, rdata);
    133             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    134                                              		if (rdata[0] == 1'b1) begin
    135             1                          1     			flag = 1'b0;
    136             1                          1     			$display("PASS");
    137                                              		end
    138                                              		else begin
    139             1                    ***0***     			flag = 1'b1;
    140                                              			//wdata = 8'h00;
    141                                              			//top.cpu.write_CPU(address, wdata);
    142             1                    ***0***     			$display("FAIL");
    143                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    144                                              		end
    145                                              		
    146             1                          1     		$display("\n");
    147             1                          1     		$display("==========================CLEAR FLAG =========================================");
    148             1                          1     		$display("\n");
    149                                              
    150             1                          1     		address = 8'h02;
    151             1                          1     		top.cpu.read_CPU(address, rdata);
    152             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    153                                              		if (rdata[0] == 1'b0) begin
    154             1                          1     			flag = 1'b0;
    155             1                          1     			$display("PASS");
    156                                              		end
    157                                              		else begin
    158             1                    ***0***     			flag = 1'b1;
    159                                              			//wdata = 8'h00;
    160                                              			//top.cpu.write_CPU(address, wdata);
    161             1                    ***0***     			$display("FAIL");
    162                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    163                                              		end
    164             1                          1     		#100;
    165             1                          1     		top.get_results(flag);
    166             1                          1     		#100;
    167             1                          1     		$finish();
    168                                              
    169                                              	end
    170                                              
    171                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_reload_pclk16.v --

------------------------------------IF Branch------------------------------------
    77                                         1     Count coming in to IF
    77              1                          1     		if (rdata[0] == 1'b0) begin
    81              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    134                                        1     Count coming in to IF
    134             1                          1     		if (rdata[0] == 1'b1) begin
    138             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    153                                        1     Count coming in to IF
    153             1                          1     		if (rdata[0] == 1'b0) begin
    157             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1086        26      1060       2.3

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_reload_pclk16.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           0           0           0           0           0           3       16.67 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           0           1           0           0           0           0           3       16.67 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[6]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[5]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           1           0           0           0           0           0           3       16.67 
          4                          wait_time[14]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           1           0           0           0           0           0           3       16.67 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           1           0           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          6 
Untoggled Node Count =        179 

Toggle Coverage      =        2.3% (26 of 1086 bins)

File: ../testcase/count_up_reload_pclk2.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                          101        92         9      91.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_reload_pclk2.v --

    1                                                module count_up_reload_pclk2();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system for 1st time
    13              1                          1     		top.system.reset();
    14              1                          1     		#100;
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("===================COUNT UP AND RELOAD PCLK 2_test_begin======================");
    17              1                          1     		$display("==============================================================================");
    18              1                          1     		$display("\n");	
    19                                               
    20              1                          1     		$display("=====================load TDR to timer========================================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((255 - (random_val) + 1) * 2 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_00;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               		
    36              1                          1     		#10;
    37                                               		
    38              1                          1     		$display("\n");
    39              1                          1     		$display("=====================configurate TCR to timer=================================");
    40              1                          1     		$display("\n");
    41                                               
    42              1                          1     		$display("\n");
    43              1                          1     		$display("==========================START timer=========================================");
    44              1                          1     		$display("\n");
    45                                               	
    46              1                          1     		address = 8'h01;
    47              1                          1     		wdata = 8'b00_01_00_00; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    48                                               		// load = TCR[7] = 1 => load to register
    49                                               		// up/dw bit = 1 => count down
    50                                               		// en bit => enable timer
    51                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    52                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    53                                               		// write to Timer
    54              1                          1     		top.cpu.write_CPU(address, wdata);
    55              1                          1     		val1 = wait_time/2;
    56                                               		// count for half wait time and then pause 
    57              1                          1     		#val1;
    58              1                          1     		$display("count for %0d", val1);
    59                                               
    60              1                          1     		$display("\n");
    61              1                          1     		$display("==========================DISABLE timer=====================================");
    62              1                          1     		$display("\n");
    63                                               
    64              1                          1     		address = 8'h01;
    65              1                          1     		wdata = 8'b00_00_00_00; //disable timer
    66              1                          1     		top.cpu.write_CPU(address, wdata);
    67              1                          1     		$display("ad %0t timer is disable for reload", $time);	
    68                                               		
    69              1                          1     		$display("\n");
    70              1                          1     		$display("==========================check flag before reload=========================");
    71              1                          1     		$display("\n");
    72                                               
    73                                               
    74              1                          1     		address = 8'h02;
    75              1                          1     		top.cpu.read_CPU(address, rdata);
    76              1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    77                                               		if (rdata[0] == 1'b0) begin
    78              1                          1     			flag = 1'b0;
    79              1                          1     			$display("PASS");
    80                                               		end
    81                                               		else begin
    82              1                    ***0***     			flag = 1'b1;
    83              1                    ***0***     			wdata = 8'h00;
    84              1                    ***0***     			top.cpu.write_CPU(address, wdata);
    85              1                    ***0***     			$display("FAIL");
    86              1                    ***0***     			$display("=========================== FLAG HAS BEEN CLEAR==================================");
    87                                               		end
    88                                               
    89                                               
    90              1                          1     		$display("=====================Reload TDR to timer======================================");
    91              1                          1     		$display("\n");
    92                                               
    93              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    94              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    95              1                          1     		random_val = wdata;
    96              1                          1     		$display("random is %0d", random_val);
    97              1                          1     		wait_time =((255 - (random_val) + 1) * 2 * 10);
    98                                               		// write to TDR registor 
    99              1                          1     		top.cpu.write_CPU(address, wdata);
    100                                              
    101             1                          1     		address = 8'h01;
    102             1                          1     		wdata = 8'b10_00_00_00;
    103             1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    104             1                          1     		top.cpu.write_CPU(address, wdata);
    105                                              
    106             1                          1     		$display("\n");
    107             1                          1     		$display("=====================configurate TCR to timer=================================");
    108             1                          1     		$display("\n");
    109                                              
    110             1                          1     		$display("\n");
    111             1                          1     		$display("==========================START timer=========================================");
    112             1                          1     		$display("\n");
    113                                              	
    114             1                          1     		address = 8'h01;
    115             1                          1     		wdata = 8'b00_01_00_00; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    116                                              		// load = TCR[7] = 1 => load to register
    117                                              		// up/dw bit = 1 => count down
    118                                              		// en bit => enable timer
    119                                              		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    120                                              		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    121                                              		// write to Timer
    122             1                          1     		top.cpu.write_CPU(address, wdata);
    123                                              
    124             1                          1     		val2 = wait_time + 1;
    125             1                          1     		#val2;
    126                                              		
    127             1                          1     		$display("\n");
    128             1                          1     		$display("==========================FINAL CHECK timer====================================");
    129             1                          1     		$display("\n");
    130                                              
    131             1                          1     		address = 8'h02;
    132             1                          1     		top.cpu.read_CPU(address, rdata);
    133             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    134                                              		if (rdata[0] == 1'b1) begin
    135             1                          1     			flag = 1'b0;
    136             1                          1     			$display("PASS");
    137                                              		end
    138                                              		else begin
    139             1                    ***0***     			flag = 1'b1;
    140                                              			//wdata = 8'h00;
    141                                              			//top.cpu.write_CPU(address, wdata);
    142             1                    ***0***     			$display("FAIL");
    143                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    144                                              		end
    145                                              		
    146             1                          1     		$display("\n");
    147             1                          1     		$display("==========================CLEAR FLAG =========================================");
    148             1                          1     		$display("\n");
    149                                              
    150             1                          1     		address = 8'h02;
    151             1                          1     		top.cpu.read_CPU(address, rdata);
    152             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    153                                              		if (rdata[0] == 1'b0) begin
    154             1                          1     			flag = 1'b0;
    155             1                          1     			$display("PASS");
    156                                              		end
    157                                              		else begin
    158             1                    ***0***     			flag = 1'b1;
    159                                              			//wdata = 8'h00;
    160                                              			//top.cpu.write_CPU(address, wdata);
    161             1                    ***0***     			$display("FAIL");
    162                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    163                                              		end
    164             1                          1     		#100;
    165             1                          1     		top.get_results(flag);
    166             1                          1     		#100;
    167             1                          1     		$finish();
    168                                              
    169                                              	end
    170                                              
    171                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_reload_pclk2.v --

------------------------------------IF Branch------------------------------------
    77                                         1     Count coming in to IF
    77              1                          1     		if (rdata[0] == 1'b0) begin
    81              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    134                                        1     Count coming in to IF
    134             1                          1     		if (rdata[0] == 1'b1) begin
    138             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    153                                        1     Count coming in to IF
    153             1                          1     		if (rdata[0] == 1'b0) begin
    157             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1086        25      1061       2.3

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_reload_pclk2.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           0           0           0           0           0           3       16.67 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           0           0           0           0           0           3        0.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[6]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[3]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           1           0           0           0           0           0           3       16.67 
          4                          wait_time[11]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           1           0           0           0           0           0           3       16.67 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           1           0           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          6 
Untoggled Node Count =        179 

Toggle Coverage      =        2.3% (25 of 1086 bins)

File: ../testcase/count_up_reload_pclk4.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                          101        92         9      91.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_reload_pclk4.v --

    1                                                module count_up_reload_pclk4();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system for 1st time
    13              1                          1     		top.system.reset();
    14              1                          1     		#100;
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("=====================COUNT UP AND RELOAD PCLK 4_test_begin====================");
    17              1                          1     		$display("==============================================================================");
    18              1                          1     		$display("\n");	
    19                                               
    20              1                          1     		$display("=====================load TDR to timer========================================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((255 - (random_val) + 1) * 4 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_00;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               		
    36              1                          1     		#10;
    37                                               		
    38              1                          1     		$display("\n");
    39              1                          1     		$display("=====================configurate TCR to timer=================================");
    40              1                          1     		$display("\n");
    41                                               
    42              1                          1     		$display("\n");
    43              1                          1     		$display("==========================START timer=========================================");
    44              1                          1     		$display("\n");
    45                                               	
    46              1                          1     		address = 8'h01;
    47              1                          1     		wdata = 8'b00_01_00_01; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    48                                               		// load = TCR[7] = 1 => load to register
    49                                               		// up/dw bit = 1 => count down
    50                                               		// en bit => enable timer
    51                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    52                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    53                                               		// write to Timer
    54              1                          1     		top.cpu.write_CPU(address, wdata);
    55              1                          1     		val1 = wait_time/2;
    56                                               		// count for half wait time and then pause 
    57              1                          1     		#val1;
    58              1                          1     		$display("count for %0d", val1);
    59                                               
    60              1                          1     		$display("\n");
    61              1                          1     		$display("==========================DISABLE timer=====================================");
    62              1                          1     		$display("\n");
    63                                               
    64              1                          1     		address = 8'h01;
    65              1                          1     		wdata = 8'b00_00_00_01; //disable timer
    66              1                          1     		top.cpu.write_CPU(address, wdata);
    67              1                          1     		$display("ad %0t timer is disable for reload", $time);	
    68                                               		
    69              1                          1     		$display("\n");
    70              1                          1     		$display("==========================check flag before reload=========================");
    71              1                          1     		$display("\n");
    72                                               
    73                                               
    74              1                          1     		address = 8'h02;
    75              1                          1     		top.cpu.read_CPU(address, rdata);
    76              1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    77                                               		if (rdata[0] == 1'b0) begin
    78              1                          1     			flag = 1'b0;
    79              1                          1     			$display("PASS");
    80                                               		end
    81                                               		else begin
    82              1                    ***0***     			flag = 1'b1;
    83              1                    ***0***     			wdata = 8'h00;
    84              1                    ***0***     			top.cpu.write_CPU(address, wdata);
    85              1                    ***0***     			$display("FAIL");
    86              1                    ***0***     			$display("=========================== FLAG HAS BEEN CLEAR==================================");
    87                                               		end
    88                                               
    89                                               
    90              1                          1     		$display("=====================Reload TDR to timer======================================");
    91              1                          1     		$display("\n");
    92                                               
    93              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    94              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    95              1                          1     		random_val = wdata;
    96              1                          1     		$display("random is %0d", random_val);
    97              1                          1     		wait_time =((255 - (random_val) + 1) * 4 * 10);
    98                                               		// write to TDR registor 
    99              1                          1     		top.cpu.write_CPU(address, wdata);	
    100                                              
    101             1                          1     		address = 8'h01;
    102             1                          1     		wdata = 8'b10_00_00_00;
    103             1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    104             1                          1     		top.cpu.write_CPU(address, wdata);
    105                                              
    106             1                          1     		$display("\n");
    107             1                          1     		$display("=====================configurate TCR to timer=================================");
    108             1                          1     		$display("\n");
    109                                              
    110             1                          1     		$display("\n");
    111             1                          1     		$display("==========================START timer=========================================");
    112             1                          1     		$display("\n");
    113                                              	
    114             1                          1     		address = 8'h01;
    115             1                          1     		wdata = 8'b00_01_00_01; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    116                                              		// load = TCR[7] = 1 => load to register
    117                                              		// up/dw bit = 1 => count down
    118                                              		// en bit => enable timer
    119                                              		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    120                                              		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    121                                              		// write to Timer
    122             1                          1     		top.cpu.write_CPU(address, wdata);
    123                                              
    124             1                          1     		val2 = wait_time + 1;
    125             1                          1     		#val2;
    126                                              		
    127             1                          1     		$display("\n");
    128             1                          1     		$display("==========================FINAL CHECK timer====================================");
    129             1                          1     		$display("\n");
    130                                              
    131             1                          1     		address = 8'h02;
    132             1                          1     		top.cpu.read_CPU(address, rdata);
    133             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    134                                              		if (rdata[0] == 1'b1) begin
    135             1                          1     			flag = 1'b0;
    136             1                          1     			$display("PASS");
    137                                              		end
    138                                              		else begin
    139             1                    ***0***     			flag = 1'b1;
    140                                              			//wdata = 8'h00;
    141                                              			//top.cpu.write_CPU(address, wdata);
    142             1                    ***0***     			$display("FAIL");
    143                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    144                                              		end
    145                                              		
    146             1                          1     		$display("\n");
    147             1                          1     		$display("==========================CLEAR FLAG =========================================");
    148             1                          1     		$display("\n");
    149                                              
    150             1                          1     		address = 8'h02;
    151             1                          1     		top.cpu.read_CPU(address, rdata);
    152             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    153                                              		if (rdata[0] == 1'b0) begin
    154             1                          1     			flag = 1'b0;
    155             1                          1     			$display("PASS");
    156                                              		end
    157                                              		else begin
    158             1                    ***0***     			flag = 1'b1;
    159                                              			//wdata = 8'h00;
    160                                              			//top.cpu.write_CPU(address, wdata);
    161             1                    ***0***     			$display("FAIL");
    162                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    163                                              		end
    164             1                          1     		#100;
    165             1                          1     		top.get_results(flag);
    166             1                          1     		#100;
    167             1                          1     		$finish();
    168                                              
    169                                              	end
    170                                              
    171                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_reload_pclk4.v --

------------------------------------IF Branch------------------------------------
    77                                         1     Count coming in to IF
    77              1                          1     		if (rdata[0] == 1'b0) begin
    81              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    134                                        1     Count coming in to IF
    134             1                          1     		if (rdata[0] == 1'b1) begin
    138             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    153                                        1     Count coming in to IF
    153             1                          1     		if (rdata[0] == 1'b0) begin
    157             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1086        25      1061       2.3

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_reload_pclk4.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           0           0           0           0           0           3       16.67 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           0           0           0           0           0           3        0.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[7]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[4]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[3]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           1           0           0           0           0           0           3       16.67 
          4                          wait_time[12]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           1           0           0           0           0           0           3       16.67 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           1           0           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          6 
Untoggled Node Count =        179 

Toggle Coverage      =        2.3% (25 of 1086 bins)

File: ../testcase/count_up_reload_pclk8.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                          101        92         9      91.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_reload_pclk8.v --

    1                                                module count_up_reload_pclk8();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system for 1st time
    13              1                          1     		top.system.reset();
    14              1                          1     		#100;
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("=====================COUNT UP AND RELOAD PCLK 8_test_begin====================");
    17              1                          1     		$display("==============================================================================");
    18              1                          1     		$display("\n");	
    19                                               
    20              1                          1     		$display("=====================load TDR to timer========================================");
    21              1                          1     		$display("\n");
    22                                               
    23              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    24              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    25              1                          1     		random_val = wdata;
    26              1                          1     		$display("random is %0d", random_val);
    27              1                          1     		wait_time =((255 - (random_val) + 1) * 8 * 10);
    28                                               		// write to TDR registor 
    29              1                          1     		top.cpu.write_CPU(address, wdata);
    30                                               
    31              1                          1     		address = 8'h01;
    32              1                          1     		wdata = 8'b10_00_00_00;
    33              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    34              1                          1     		top.cpu.write_CPU(address, wdata);
    35                                               		
    36              1                          1     		#10;
    37                                               		
    38              1                          1     		$display("\n");
    39              1                          1     		$display("=====================configurate TCR to timer=================================");
    40              1                          1     		$display("\n");
    41                                               
    42              1                          1     		$display("\n");
    43              1                          1     		$display("==========================START timer=========================================");
    44              1                          1     		$display("\n");
    45                                               	
    46              1                          1     		address = 8'h01;
    47              1                          1     		wdata = 8'b00_01_00_10; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    48                                               		// load = TCR[7] = 1 => load to register
    49                                               		// up/dw bit = 1 => count down
    50                                               		// en bit => enable timer
    51                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    52                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    53                                               		// write to Timer
    54              1                          1     		top.cpu.write_CPU(address, wdata);
    55              1                          1     		val1 = wait_time/2;
    56                                               		// count for half wait time and then pause 
    57              1                          1     		#val1;
    58              1                          1     		$display("count for %0d", val1);
    59                                               
    60              1                          1     		$display("\n");
    61              1                          1     		$display("==========================DISABLE timer=====================================");
    62              1                          1     		$display("\n");
    63                                               
    64              1                          1     		address = 8'h01;
    65              1                          1     		wdata = 8'b00_00_00_10; //disable timer
    66              1                          1     		top.cpu.write_CPU(address, wdata);
    67              1                          1     		$display("ad %0t timer is disable for reload", $time);	
    68                                               		
    69              1                          1     		$display("\n");
    70              1                          1     		$display("==========================check flag before reload=========================");
    71              1                          1     		$display("\n");
    72                                               
    73                                               
    74              1                          1     		address = 8'h02;
    75              1                          1     		top.cpu.read_CPU(address, rdata);
    76              1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    77                                               		if (rdata[0] == 1'b0) begin
    78              1                          1     			flag = 1'b0;
    79              1                          1     			$display("PASS");
    80                                               		end
    81                                               		else begin
    82              1                    ***0***     			flag = 1'b1;
    83              1                    ***0***     			wdata = 8'h00;
    84              1                    ***0***     			top.cpu.write_CPU(address, wdata);
    85              1                    ***0***     			$display("FAIL");
    86              1                    ***0***     			$display("=========================== FLAG HAS BEEN CLEAR==================================");
    87                                               		end
    88                                               
    89                                               
    90              1                          1     		$display("=====================Reload TDR to timer======================================");
    91              1                          1     		$display("\n");
    92                                               
    93              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    94              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    95              1                          1     		random_val = wdata;
    96              1                          1     		$display("random is %0d", random_val);
    97              1                          1     		wait_time =((255 - (random_val) + 1) * 8 * 10);
    98                                               		// write to TDR registor 
    99              1                          1     		top.cpu.write_CPU(address, wdata);	
    100                                              
    101             1                          1     		address = 8'h01;
    102             1                          1     		wdata = 8'b10_00_00_00;
    103             1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    104             1                          1     		top.cpu.write_CPU(address, wdata);
    105                                              
    106             1                          1     		$display("\n");
    107             1                          1     		$display("=====================configurate TCR to timer=================================");
    108             1                          1     		$display("\n");
    109                                              
    110             1                          1     		$display("\n");
    111             1                          1     		$display("==========================START timer=========================================");
    112             1                          1     		$display("\n");
    113                                              	
    114             1                          1     		address = 8'h01;
    115             1                          1     		wdata = 8'b00_01_00_10; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    116                                              		// load = TCR[7] = 1 => load to register
    117                                              		// up/dw bit = 1 => count down
    118                                              		// en bit => enable timer
    119                                              		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    120                                              		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    121                                              		// write to Timer
    122             1                          1     		top.cpu.write_CPU(address, wdata);
    123                                              
    124             1                          1     		val2 = wait_time + 1;
    125             1                          1     		#val2;
    126                                              		
    127             1                          1     		$display("\n");
    128             1                          1     		$display("==========================FINAL CHECK timer====================================");
    129             1                          1     		$display("\n");
    130                                              
    131             1                          1     		address = 8'h02;
    132             1                          1     		top.cpu.read_CPU(address, rdata);
    133             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    134                                              		if (rdata[0] == 1'b1) begin
    135             1                          1     			flag = 1'b0;
    136             1                          1     			$display("PASS");
    137                                              		end
    138                                              		else begin
    139             1                    ***0***     			flag = 1'b1;
    140                                              			//wdata = 8'h00;
    141                                              			//top.cpu.write_CPU(address, wdata);
    142             1                    ***0***     			$display("FAIL");
    143                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    144                                              		end
    145                                              		
    146             1                          1     		$display("\n");
    147             1                          1     		$display("==========================CLEAR FLAG =========================================");
    148             1                          1     		$display("\n");
    149                                              
    150             1                          1     		address = 8'h02;
    151             1                          1     		top.cpu.read_CPU(address, rdata);
    152             1                          1     		$display("ad %0t TSR is 'h=%0d", $time, rdata);
    153                                              		if (rdata[0] == 1'b0) begin
    154             1                          1     			flag = 1'b0;
    155             1                          1     			$display("PASS");
    156                                              		end
    157                                              		else begin
    158             1                    ***0***     			flag = 1'b1;
    159                                              			//wdata = 8'h00;
    160                                              			//top.cpu.write_CPU(address, wdata);
    161             1                    ***0***     			$display("FAIL");
    162                                              			//$display("=======================================UNDERFLOW FLAG HAS BEEN CLEAR==================================");
    163                                              		end
    164             1                          1     		#100;
    165             1                          1     		top.get_results(flag);
    166             1                          1     		#100;
    167             1                          1     		$finish();
    168                                              
    169                                              	end
    170                                              
    171                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         6         3         3      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_reload_pclk8.v --

------------------------------------IF Branch------------------------------------
    77                                         1     Count coming in to IF
    77              1                          1     		if (rdata[0] == 1'b0) begin
    81              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    134                                        1     Count coming in to IF
    134             1                          1     		if (rdata[0] == 1'b1) begin
    138             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    153                                        1     Count coming in to IF
    153             1                          1     		if (rdata[0] == 1'b0) begin
    157             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1082        27      1055       2.4

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_reload_pclk8.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           0           0           0           0           0           3       16.67 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[8]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           1           0           0           0           0           0           3       16.67 
          4                           wait_time[5]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[4]           0           1           0           0           0           0           3       16.67 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           1           0           0           0           0           0           3       16.67 
          4                          wait_time[13]           0           1           0           0           0           0           3       16.67 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           1           0           0           0           0           3       16.67 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           1           0           0           0           0           0           3       16.67 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           1           0           0           0           0           0           3       16.67 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           1           0           0           0           0           3       16.67 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          7 
Untoggled Node Count =        178 

Toggle Coverage      =        2.4% (27 of 1082 bins)

File: ../testcase/count_up_reset_pclk16.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           51        49         2      96.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_reset_pclk16.v --

    1                                                module count_up_reset_pclk16();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("===================COUNT UP AND RESET PCLK 2_test_begin=====================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");	
    18                                               
    19              1                          1     		$display("=====================load TDR to timer========================================");
    20              1                          1     		$display("\n");
    21                                               
    22              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    23              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    24              1                          1     		random_val = wdata;
    25              1                          1     		$display("random is %0d", random_val);
    26              1                          1     		wait_time =((255 - (random_val) + 1) * 16 * 10);
    27                                               		// write to TDR registor 
    28              1                          1     		top.cpu.write_CPU(address, wdata);
    29                                               
    30              1                          1     		address = 8'h01;
    31              1                          1     		wdata = 8'b10_00_00_00;
    32              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    33              1                          1     		top.cpu.write_CPU(address, wdata);
    34                                               		
    35              1                          1     		#10;
    36                                               
    37              1                          1     		$display("\n");
    38              1                          1     		$display("=====================configurate TCR to timer=================================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		$display("\n");
    42              1                          1     		$display("==========================START timer=========================================");
    43              1                          1     		$display("\n");
    44                                               	
    45              1                          1     		address = 8'h01;
    46              1                          1     		wdata = 8'b00_01_00_11; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    47                                               		// load = TCR[7] = 1 => load to register
    48                                               		// up/dw bit = 1 => count down
    49                                               		// en bit => enable timer
    50                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    51                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    52                                               		// write to Timer
    53              1                          1     		top.cpu.write_CPU(address, wdata);
    54              1                          1     		val1 = wait_time / 2;
    55                                               		// count for half wait time and then pause 
    56              1                          1     		#val1;
    57              1                          1     		$display("count for %0d", val1);
    58                                               
    59              1                          1     		$display("\n");
    60              1                          1     		$display("==========================reset timer=========================================");
    61              1                          1     		$display("\n");
    62                                               
    63              1                          1     		top.system.reset();
    64              1                          1     		$display("at %0t timer was reset", $time);
    65                                               
    66              1                          1     		for (i = 0; i < 3; i = i + 1) begin
    66              2                          3     
    67              1                          3     			address = i;
    68              1                          3     			top.cpu.read_CPU(address, rdata);
    69                                               			if (rdata === 8'h00) begin
    70              1                          3     				flag = 0;
    71              1                          3     				$display("PASS");
    72                                               			end
    73                                               			else begin
    74              1                    ***0***     				flag = 1;
    75              1                    ***0***     				$display("FAIL");
    76                                               			end
    77                                               		end
    78                                               
    79              1                          1     		#100;
    80              1                          1     		top.get_results(flag);
    81              1                          1     		#100;
    82              1                          1     		$finish();
    83                                               	end
    84                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_reset_pclk16.v --

------------------------------------IF Branch------------------------------------
    69                                         3     Count coming in to IF
    69              1                          3     			if (rdata === 8'h00) begin
    73              1                    ***0***     			else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1098        13      1085       1.1

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_reset_pclk16.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           0           0           0           0           0           3       16.67 
          2                               wdata[4]           0           1           0           0           0           0           3       16.67 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           1           0           0           0           0           3       16.67 
          2                               wdata[0]           0           1           0           0           0           0           3       16.67 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           1           0           0           0           0           3       16.67 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          3 
Untoggled Node Count =        182 

Toggle Coverage      =        1.1% (13 of 1098 bins)

File: ../testcase/count_up_reset_pclk2.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           51        49         2      96.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_reset_pclk2.v --

    1                                                module count_up_reset_pclk2();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("===================COUNT UP AND RESET PCLK 2_test_begin=====================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");	
    18                                               
    19              1                          1     		$display("=====================load TDR to timer========================================");
    20              1                          1     		$display("\n");
    21                                               
    22              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    23              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    24              1                          1     		random_val = wdata;
    25              1                          1     		$display("random is %0d", random_val);
    26              1                          1     		wait_time =((255 - (random_val) + 1) * 2 * 10);
    27                                               		// write to TDR registor 
    28              1                          1     		top.cpu.write_CPU(address, wdata);
    29                                               
    30              1                          1     		address = 8'h01;
    31              1                          1     		wdata = 8'b10_00_00_00;
    32              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    33              1                          1     		top.cpu.write_CPU(address, wdata);
    34                                               		
    35              1                          1     		#10;
    36                                               
    37              1                          1     		$display("\n");
    38              1                          1     		$display("=====================configurate TCR to timer=================================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		$display("\n");
    42              1                          1     		$display("==========================START timer=========================================");
    43              1                          1     		$display("\n");
    44                                               	
    45              1                          1     		address = 8'h01;
    46              1                          1     		wdata = 8'b00_01_00_00; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    47                                               		// load = TCR[7] = 1 => load to register
    48                                               		// up/dw bit = 1 => count down
    49                                               		// en bit => enable timer
    50                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    51                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    52                                               		// write to Timer
    53              1                          1     		top.cpu.write_CPU(address, wdata);
    54              1                          1     		val1 = wait_time / 2;
    55                                               		// count for half wait time and then pause 
    56              1                          1     		#val1;
    57              1                          1     		$display("count for %0d", val1);
    58                                               
    59              1                          1     		$display("\n");
    60              1                          1     		$display("==========================reset timer=========================================");
    61              1                          1     		$display("\n");
    62                                               
    63              1                          1     		top.system.reset();
    64              1                          1     		$display("at %0t timer was reset", $time);
    65                                               
    66              1                          1     		for (i = 0; i < 3; i = i + 1) begin
    66              2                          3     
    67              1                          3     			address = i;
    68              1                          3     			top.cpu.read_CPU(address, rdata);
    69                                               			if (rdata === 8'h00) begin
    70              1                          3     				flag = 0;
    71              1                          3     				$display("PASS");
    72                                               			end
    73                                               			else begin
    74              1                    ***0***     				flag = 1;
    75              1                    ***0***     				$display("FAIL");
    76                                               			end
    77                                               		end
    78                                               
    79              1                          1     		#100;
    80              1                          1     		top.get_results(flag);
    81              1                          1     		#100;
    82              1                          1     		$finish();
    83                                               	end
    84                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_reset_pclk2.v --

------------------------------------IF Branch------------------------------------
    69                                         3     Count coming in to IF
    69              1                          3     			if (rdata === 8'h00) begin
    73              1                    ***0***     			else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1098        11      1087       1.0

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_reset_pclk2.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           0           0           0           0           0           3       16.67 
          2                               wdata[4]           0           1           0           0           0           0           3       16.67 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           0           0           0           0           0           3        0.00 
          2                               wdata[0]           0           0           0           0           0           0           3        0.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           1           0           0           0           0           3       16.67 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          3 
Untoggled Node Count =        182 

Toggle Coverage      =        1.0% (11 of 1098 bins)

File: ../testcase/count_up_reset_pclk4.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           51        49         2      96.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_reset_pclk4.v --

    1                                                module count_up_reset_pclk4();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("===================COUNT UP AND RESET PCLK 4_test_begin=====================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");	
    18                                               
    19              1                          1     		$display("=====================load TDR to timer========================================");
    20              1                          1     		$display("\n");
    21                                               
    22              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    23              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    24              1                          1     		random_val = wdata;
    25              1                          1     		$display("random is %0d", random_val);
    26              1                          1     		wait_time =((255 - (random_val) + 1) * 4 * 10);
    27                                               		// write to TDR registor 
    28              1                          1     		top.cpu.write_CPU(address, wdata);
    29                                               
    30              1                          1     		address = 8'h01;
    31              1                          1     		wdata = 8'b10_00_00_00;
    32              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    33              1                          1     		top.cpu.write_CPU(address, wdata);
    34                                               		
    35              1                          1     		#10;
    36                                               
    37              1                          1     		$display("\n");
    38              1                          1     		$display("=====================configurate TCR to timer=================================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		$display("\n");
    42              1                          1     		$display("==========================START timer=========================================");
    43              1                          1     		$display("\n");
    44                                               	
    45              1                          1     		address = 8'h01;
    46              1                          1     		wdata = 8'b00_01_00_01; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    47                                               		// load = TCR[7] = 1 => load to register
    48                                               		// up/dw bit = 1 => count down
    49                                               		// en bit => enable timer
    50                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    51                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    52                                               		// write to Timer
    53              1                          1     		top.cpu.write_CPU(address, wdata);
    54              1                          1     		val1 = wait_time / 2;
    55                                               		// count for half wait time and then pause 
    56              1                          1     		#val1;
    57              1                          1     		$display("count for %0d", val1);
    58                                               
    59              1                          1     		$display("\n");
    60              1                          1     		$display("==========================reset timer=========================================");
    61              1                          1     		$display("\n");
    62                                               
    63              1                          1     		top.system.reset();
    64              1                          1     		$display("at %0t timer was reset", $time);
    65                                               
    66              1                          1     		for (i = 0; i < 3; i = i + 1) begin
    66              2                          3     
    67              1                          3     			address = i;
    68              1                          3     			top.cpu.read_CPU(address, rdata);
    69                                               			if (rdata === 8'h00) begin
    70              1                          3     				flag = 0;
    71              1                          3     				$display("PASS");
    72                                               			end
    73                                               			else begin
    74              1                    ***0***     				flag = 1;
    75              1                    ***0***     				$display("FAIL");
    76                                               			end
    77                                               		end
    78                                               
    79              1                          1     		#100;
    80              1                          1     		top.get_results(flag);
    81              1                          1     		#100;
    82              1                          1     		$finish();
    83                                               	end
    84                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_reset_pclk4.v --

------------------------------------IF Branch------------------------------------
    69                                         3     Count coming in to IF
    69              1                          3     			if (rdata === 8'h00) begin
    73              1                    ***0***     			else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1098        12      1086       1.0

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_reset_pclk4.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           0           0           0           0           0           3       16.67 
          2                               wdata[4]           0           1           0           0           0           0           3       16.67 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           0           0           0           0           0           3        0.00 
          2                               wdata[0]           0           1           0           0           0           0           3       16.67 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           1           0           0           0           0           3       16.67 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          3 
Untoggled Node Count =        182 

Toggle Coverage      =        1.0% (12 of 1098 bins)

File: ../testcase/count_up_reset_pclk8.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           51        49         2      96.0

================================Statement Details================================

Statement Coverage for file ../testcase/count_up_reset_pclk8.v --

    1                                                module count_up_reset_pclk8();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i, random_val, wait_time, val1, val2;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12              1                          1     		top.system.reset();
    13              1                          1     		#100;
    14              1                          1     		$display("==============================================================================");
    15              1                          1     		$display("===================COUNT UP AND RESET PCLK 8_test_begin=====================");
    16              1                          1     		$display("==============================================================================");
    17              1                          1     		$display("\n");	
    18                                               
    19              1                          1     		$display("=====================load TDR to timer========================================");
    20              1                          1     		$display("\n");
    21                                               
    22              1                          1     		address = 8'h00; // TDR addess using APB protocol to write
    23              1                          1     		wdata = $random(); // Load 'd255 to TDR => Timer need to count down 255 internal clock to send out underflag
    24              1                          1     		random_val = wdata;
    25              1                          1     		$display("random is %0d", random_val);
    26              1                          1     		wait_time =((255 - (random_val) + 1) * 8 * 10);
    27                                               		// write to TDR registor 
    28              1                          1     		top.cpu.write_CPU(address, wdata);
    29                                               
    30              1                          1     		address = 8'h01;
    31              1                          1     		wdata = 8'b10_00_00_10;
    32              1                          1     		$display("load value TDR at %0t to counter_reg", $time);
    33              1                          1     		top.cpu.write_CPU(address, wdata);
    34                                               		
    35              1                          1     		#10;
    36                                               
    37              1                          1     		$display("\n");
    38              1                          1     		$display("=====================configurate TCR to timer=================================");
    39              1                          1     		$display("\n");
    40                                               
    41              1                          1     		$display("\n");
    42              1                          1     		$display("==========================START timer=========================================");
    43              1                          1     		$display("\n");
    44                                               	
    45              1                          1     		address = 8'h01;
    46              1                          1     		wdata = 8'b00_01_00_10; // Load 8'b00_11_00_00 to TCR => set timer to count down with internal clock = 2T pclk 
    47                                               		// load = TCR[7] = 1 => load to register
    48                                               		// up/dw bit = 1 => count down
    49                                               		// en bit => enable timer
    50                                               		// cks [1:0] = 00 => internal clock = 2T Pclk external 
    51                                               		// ====> timer need more than ((255-random_val) * 2) + 1 signal clock to send out underflow flag;
    52                                               		// write to Timer
    53              1                          1     		top.cpu.write_CPU(address, wdata);
    54              1                          1     		val1 = wait_time / 2;
    55                                               		// count for half wait time and then pause 
    56              1                          1     		#val1;
    57              1                          1     		$display("count for %0d", val1);
    58                                               
    59              1                          1     		$display("\n");
    60              1                          1     		$display("==========================reset timer=========================================");
    61              1                          1     		$display("\n");
    62                                               
    63              1                          1     		top.system.reset();
    64              1                          1     		$display("at %0t timer was reset", $time);
    65                                               
    66              1                          1     		for (i = 0; i < 3; i = i + 1) begin
    66              2                          3     
    67              1                          3     			address = i;
    68              1                          3     			top.cpu.read_CPU(address, rdata);
    69                                               			if (rdata === 8'h00) begin
    70              1                          3     				flag = 0;
    71              1                          3     				$display("PASS");
    72                                               			end
    73                                               			else begin
    74              1                    ***0***     				flag = 1;
    75              1                    ***0***     				$display("FAIL");
    76                                               			end
    77                                               		end
    78                                               
    79              1                          1     		#100;
    80              1                          1     		top.get_results(flag);
    81              1                          1     		#100;
    82              1                          1     		$finish();
    83                                               	end
    84                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         1         1      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/count_up_reset_pclk8.v --

------------------------------------IF Branch------------------------------------
    69                                         3     Count coming in to IF
    69              1                          3     			if (rdata === 8'h00) begin
    73              1                    ***0***     			else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1098        12      1086       1.0

================================Toggle Details================================

Toggle Coverage for File ../testcase/count_up_reset_pclk8.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           0           0           0           0           0           0           3        0.00 
          2                               wdata[5]           1           0           0           0           0           0           3       16.67 
          2                               wdata[4]           0           1           0           0           0           0           3       16.67 
          2                               wdata[3]           0           0           0           0           0           0           3        0.00 
          2                               wdata[2]           1           0           0           0           0           0           3       16.67 
          2                               wdata[1]           0           1           0           0           0           0           3       16.67 
          2                               wdata[0]           0           0           0           0           0           0           3        0.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                           wait_time[9]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[8]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[7]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[6]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[5]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[4]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[3]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[31]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[30]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[2]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[29]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[28]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[27]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[26]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[25]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[24]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[23]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[22]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[21]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[20]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[1]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[19]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[18]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[17]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[16]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[15]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[14]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[13]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[12]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[11]           0           0           0           0           0           0           3        0.00 
          4                          wait_time[10]           0           0           0           0           0           0           3        0.00 
          4                           wait_time[0]           0           0           0           0           0           0           3        0.00 
          4                                val2[9]           0           0           0           0           0           0           3        0.00 
          4                                val2[8]           0           0           0           0           0           0           3        0.00 
          4                                val2[7]           0           0           0           0           0           0           3        0.00 
          4                                val2[6]           0           0           0           0           0           0           3        0.00 
          4                                val2[5]           0           0           0           0           0           0           3        0.00 
          4                                val2[4]           0           0           0           0           0           0           3        0.00 
          4                                val2[3]           0           0           0           0           0           0           3        0.00 
          4                               val2[31]           0           0           0           0           0           0           3        0.00 
          4                               val2[30]           0           0           0           0           0           0           3        0.00 
          4                                val2[2]           0           0           0           0           0           0           3        0.00 
          4                               val2[29]           0           0           0           0           0           0           3        0.00 
          4                               val2[28]           0           0           0           0           0           0           3        0.00 
          4                               val2[27]           0           0           0           0           0           0           3        0.00 
          4                               val2[26]           0           0           0           0           0           0           3        0.00 
          4                               val2[25]           0           0           0           0           0           0           3        0.00 
          4                               val2[24]           0           0           0           0           0           0           3        0.00 
          4                               val2[23]           0           0           0           0           0           0           3        0.00 
          4                               val2[22]           0           0           0           0           0           0           3        0.00 
          4                               val2[21]           0           0           0           0           0           0           3        0.00 
          4                               val2[20]           0           0           0           0           0           0           3        0.00 
          4                                val2[1]           0           0           0           0           0           0           3        0.00 
          4                               val2[19]           0           0           0           0           0           0           3        0.00 
          4                               val2[18]           0           0           0           0           0           0           3        0.00 
          4                               val2[17]           0           0           0           0           0           0           3        0.00 
          4                               val2[16]           0           0           0           0           0           0           3        0.00 
          4                               val2[15]           0           0           0           0           0           0           3        0.00 
          4                               val2[14]           0           0           0           0           0           0           3        0.00 
          4                               val2[13]           0           0           0           0           0           0           3        0.00 
          4                               val2[12]           0           0           0           0           0           0           3        0.00 
          4                               val2[11]           0           0           0           0           0           0           3        0.00 
          4                               val2[10]           0           0           0           0           0           0           3        0.00 
          4                                val2[0]           0           0           0           0           0           0           3        0.00 
          4                                val1[9]           0           0           0           0           0           0           3        0.00 
          4                                val1[8]           0           0           0           0           0           0           3        0.00 
          4                                val1[7]           0           0           0           0           0           0           3        0.00 
          4                                val1[6]           0           0           0           0           0           0           3        0.00 
          4                                val1[5]           0           0           0           0           0           0           3        0.00 
          4                                val1[4]           0           0           0           0           0           0           3        0.00 
          4                                val1[3]           0           0           0           0           0           0           3        0.00 
          4                               val1[31]           0           0           0           0           0           0           3        0.00 
          4                               val1[30]           0           0           0           0           0           0           3        0.00 
          4                                val1[2]           0           0           0           0           0           0           3        0.00 
          4                               val1[29]           0           0           0           0           0           0           3        0.00 
          4                               val1[28]           0           0           0           0           0           0           3        0.00 
          4                               val1[27]           0           0           0           0           0           0           3        0.00 
          4                               val1[26]           0           0           0           0           0           0           3        0.00 
          4                               val1[25]           0           0           0           0           0           0           3        0.00 
          4                               val1[24]           0           0           0           0           0           0           3        0.00 
          4                               val1[23]           0           0           0           0           0           0           3        0.00 
          4                               val1[22]           0           0           0           0           0           0           3        0.00 
          4                               val1[21]           0           0           0           0           0           0           3        0.00 
          4                               val1[20]           0           0           0           0           0           0           3        0.00 
          4                                val1[1]           0           0           0           0           0           0           3        0.00 
          4                               val1[19]           0           0           0           0           0           0           3        0.00 
          4                               val1[18]           0           0           0           0           0           0           3        0.00 
          4                               val1[17]           0           0           0           0           0           0           3        0.00 
          4                               val1[16]           0           0           0           0           0           0           3        0.00 
          4                               val1[15]           0           0           0           0           0           0           3        0.00 
          4                               val1[14]           0           0           0           0           0           0           3        0.00 
          4                               val1[13]           0           0           0           0           0           0           3        0.00 
          4                               val1[12]           0           0           0           0           0           0           3        0.00 
          4                               val1[11]           0           0           0           0           0           0           3        0.00 
          4                               val1[10]           0           0           0           0           0           0           3        0.00 
          4                                val1[0]           0           0           0           0           0           0           3        0.00 
          4                          random_val[9]           0           0           0           0           0           0           3        0.00 
          4                          random_val[8]           0           0           0           0           0           0           3        0.00 
          4                          random_val[7]           0           0           0           0           0           0           3        0.00 
          4                          random_val[6]           0           0           0           0           0           0           3        0.00 
          4                          random_val[5]           0           0           0           0           0           0           3        0.00 
          4                          random_val[4]           0           0           0           0           0           0           3        0.00 
          4                          random_val[3]           0           0           0           0           0           0           3        0.00 
          4                         random_val[31]           0           0           0           0           0           0           3        0.00 
          4                         random_val[30]           0           0           0           0           0           0           3        0.00 
          4                          random_val[2]           0           0           0           0           0           0           3        0.00 
          4                         random_val[29]           0           0           0           0           0           0           3        0.00 
          4                         random_val[28]           0           0           0           0           0           0           3        0.00 
          4                         random_val[27]           0           0           0           0           0           0           3        0.00 
          4                         random_val[26]           0           0           0           0           0           0           3        0.00 
          4                         random_val[25]           0           0           0           0           0           0           3        0.00 
          4                         random_val[24]           0           0           0           0           0           0           3        0.00 
          4                         random_val[23]           0           0           0           0           0           0           3        0.00 
          4                         random_val[22]           0           0           0           0           0           0           3        0.00 
          4                         random_val[21]           0           0           0           0           0           0           3        0.00 
          4                         random_val[20]           0           0           0           0           0           0           3        0.00 
          4                          random_val[1]           0           0           0           0           0           0           3        0.00 
          4                         random_val[19]           0           0           0           0           0           0           3        0.00 
          4                         random_val[18]           0           0           0           0           0           0           3        0.00 
          4                         random_val[17]           0           0           0           0           0           0           3        0.00 
          4                         random_val[16]           0           0           0           0           0           0           3        0.00 
          4                         random_val[15]           0           0           0           0           0           0           3        0.00 
          4                         random_val[14]           0           0           0           0           0           0           3        0.00 
          4                         random_val[13]           0           0           0           0           0           0           3        0.00 
          4                         random_val[12]           0           0           0           0           0           0           3        0.00 
          4                         random_val[11]           0           0           0           0           0           0           3        0.00 
          4                         random_val[10]           0           0           0           0           0           0           3        0.00 
          4                          random_val[0]           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           1           0           0           0           0           3       16.67 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        185 
Toggled Node Count   =          3 
Untoggled Node Count =        182 

Toggle Coverage      =        1.0% (12 of 1098 bins)

File: ../testcase/read_write_3_register.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                          113        89        24      78.7

================================Statement Details================================

Statement Coverage for file ../testcase/read_write_3_register.v --

    1                                                module read_write_3_register();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                	
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system 1st
    13              1                          1     		top.system.reset();
    14              1                          1     		#100;
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("===========================Read_write_3_register_test_begin===================");
    17              1                          1     		$display("==============================================================================");
    18              1                          1     		$display("\n");
    19                                               		
    20              1                          1     		$display("==============================================================================");
    21              1                          1     		$display("=========================Read_write_TDR_register_test_begin===================");
    22              1                          1     		$display("==============================================================================");
    23              1                          1     		$display("\n");
    24              1                          1     		address = 8'h00; // write to TDR
    25              1                          1     		wdata = $random(); // random value to write
    26              1                          1     		top.cpu.write_CPU(address, wdata); // using APB to write
    27              1                          1     		$display("write random value to TDR at %0t", $time);
    28              1                          1     		top.cpu.read_CPU(address, rdata); // using APB to read
    29                                               		
    30                                               
    31                                               		// compare without mask
    32                                               		if (rdata == wdata) begin
    33              1                          1     				flag = 0;
    34              1                          1     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata,rdata);
    35              1                          1     				$display("====================================PASS=============================");
    36                                               			end
    37                                               		// compare with mask
    38                                               		else if ((wdata & mask_TDR_reg) == rdata) begin
    39              1                    ***0***     				flag = 0;
    40              1                    ***0***     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata,rdata);
    41              1                    ***0***     				$display("====================================PASS=============================");
    42                                               			end
    43                                               		else begin
    44              1                    ***0***     				flag = 1;
    45              1                    ***0***     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata,rdata);
    46              1                    ***0***     				$display("====================================FAIL=============================");
    47                                               			end
    48                                               			
    49              1                          1     		$display("==============================================================================");
    50              1                          1     		$display("=========================Read_write_TCR_register_test_begin===================");
    51              1                          1     		$display("==============================================================================");
    52              1                          1     		$display("\n");
    53              1                          1     		address = 8'h01; // write to TDR
    54              1                          1     		wdata = $random(); // random value to write
    55              1                          1     		top.cpu.write_CPU(address, wdata); // using APB to write
    56              1                          1     		$display("write random value to TCR at %0t", $time);
    57              1                          1     		top.cpu.read_CPU(address, rdata); // using APB to read
    58                                               		
    59                                               
    60                                               		// compare without mask
    61                                               		if (rdata == wdata) begin
    62              1                          1     				flag = 0;
    63              1                          1     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata,rdata);
    64              1                          1     				$display("====================================PASS=============================");
    65                                               			end
    66                                               		// compare with mask
    67                                               		else if ((wdata & mask_TCR_reg) == rdata) begin
    68              1                    ***0***     				flag = 0;
    69              1                    ***0***     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata,rdata);
    70              1                    ***0***     				$display("====================================PASS=============================");
    71                                               			end
    72                                               		else begin
    73              1                    ***0***     				flag = 1;
    74              1                    ***0***     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata,rdata);
    75              1                    ***0***     				$display("====================================FAIL=============================");
    76                                               			end
    77                                               
    78              1                          1     		$display("==============================================================================");
    79              1                          1     		$display("=========================Read_write_TDR_register_test_begin===================");
    80              1                          1     		$display("==============================================================================");
    81              1                          1     		$display("\n");
    82              1                          1     		top.system.reset();
    83              1                          1     		#100; // delay for transient time
    84              1                          1     		$display("==============================================================================");
    85              1                          1     		$display("============================TSR_read_write_test_begin=========================");
    86              1                          1     		$display("==============================================================================");
    87                                               
    88                                               
    89              1                          1     		address = 8'h02;
    90              1                          1     		$display("TEST NO .01\n"); // ghi 0 vào thanh ghi ở vị trí số [0] và [1]
    91              1                          1     		wdata = 8'b1111_1100; // data want to write
    92              1                          1     		top.cpu.write_CPU(address, wdata); // using APB to write
    93                                               
    94              1                          1     		$display("write 8'b1111_1100 to TSR at %0t", $time);
    95              1                          1     		#10;
    96              1                          1     		top.cpu.read_CPU(address, rdata); // using APB to read
    97                                               
    98                                               		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    99              1                          1     				flag = 0;
    100             1                          1     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    101             1                          1     				$display("====================================PASS=============================");
    102                                              			end
    103                                              		// compare with mask
    104                                              		// else if (((wdata & mask_TDR_reg)[0] == 1'b0) && ((wdata & mask_TDR_reg)[1] == 1'b0)) begin
    105                                              		// 		flag = 0;
    106                                              		// 		$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    107                                              		// 		$display("====================================PASS=============================");
    108                                              		// 	end
    109                                              		else begin
    110             1                    ***0***     				flag = 1;
    111             1                    ***0***     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    112             1                    ***0***     				$display("====================================FAIL=============================");
    113                                              			end
    114                                              
    115                                              
    116                                              
    117             1                          1     		top.system.reset();
    118             1                          1     		#100;
    119             1                          1     		$display("TEST NO .02\n"); // ghi 0 vào thanh ghi ở vị trí số [1] 
    120             1                          1     		wdata = 8'b1111_1101; // an  message want to send for verification
    121             1                          1     		top.cpu.write_CPU(address, wdata); // using APB to write
    122             1                          1     		$display("write 8'b1111_1101 to TSR at %0t", $time);
    123             1                          1     		#10;
    124             1                          1     		top.cpu.read_CPU(address, rdata); // using APB to read
    125                                              
    126                                              		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    127             1                          1     				flag = 0;
    128             1                          1     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    129             1                          1     				$display("====================================PASS=============================");
    130                                              			end
    131                                              		// compare with mask
    132                                              		// else if (((wdata & mask_TDR_reg)[0] == 1'b0) && ((wdata & mask_TDR_reg)[1] == 1'b0)) begin
    133                                              		// 		flag = 0;
    134                                              		// 		$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    135                                              		// 		$display("====================================PASS=============================");
    136                                              		// 	end
    137                                              		else begin
    138             1                    ***0***     				flag = 1;
    139             1                    ***0***     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    140             1                    ***0***     				$display("====================================FAIL=============================");
    141                                              			end
    142                                              
    143                                              
    144             1                          1     		top.system.reset();
    145             1                          1     		#100;
    146             1                          1     		$display("TEST NO .03\n"); // ghi 0 vào thanh ghi ở vị trí số [0] 
    147             1                          1     		wdata = 8'b1111_1110; // an message want to send for verification
    148             1                          1     		top.cpu.write_CPU(address, wdata); // using APB to write
    149             1                          1     		$display("write 8'b1111_1110 to TSR at %0t", $time);
    150             1                          1     		#10;
    151             1                          1     		top.cpu.read_CPU(address, rdata); // using APB to read
    152                                              
    153                                              		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    154             1                          1     				flag = 0;
    155             1                          1     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    156             1                          1     				$display("====================================PASS=============================");
    157                                              			end
    158                                              		// compare with mask
    159                                              		// else if (((wdata & mask_TDR_reg)[0] == 1'b0) && ((wdata & mask_TDR_reg)[1] == 1'b0)) begin
    160                                              		// 		flag = 0;
    161                                              		// 		$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    162                                              		// 		$display("====================================PASS=============================");
    163                                              		// 	end
    164                                              		else begin
    165             1                    ***0***     				flag = 1;
    166             1                    ***0***     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    167             1                    ***0***     				$display("====================================FAIL=============================");
    168                                              			end
    169                                              
    170             1                          1     		top.system.reset();
    171             1                          1     		#100;
    172             1                          1     		$display("TEST NO .04\n"); // ghi 1 vào thanh ghi ở vị trí số [0] [1]
    173             1                          1     		wdata = 8'b1111_1111; // an message want to send for verification
    174             1                          1     		top.cpu.write_CPU(address, wdata); // using APB to write
    175             1                          1     		$display("write 8'b1111_1111 to TSR at %0t", $time);
    176             1                          1     		#10;
    177             1                          1     		top.cpu.read_CPU(address, rdata); // using APB to read
    178                                              
    179                                              		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    180             1                          1     				flag = 0;
    181             1                          1     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    182             1                          1     				$display("====================================PASS=============================");
    183                                              			end
    184                                              		// compare with mask
    185                                              		// else if (((wdata & mask_TDR_reg)[0] == 1'b0) && ((wdata & mask_TDR_reg)[1] == 1'b0)) begin
    186                                              		// 		flag = 0;
    187                                              		// 		$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    188                                              		// 		$display("====================================PASS=============================");
    189                                              		// 	end
    190                                              		else begin
    191             1                    ***0***     				flag = 1;
    192             1                    ***0***     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    193             1                    ***0***     				$display("====================================FAIL=============================");
    194                                              			end
    195                                              
    196                                              
    197             1                          1     		#100;
    198             1                          1     		top.get_results(flag);
    199             1                          1     		#1000;
    200             1                          1     		$finish();
    201                                              	end
    202                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        14         6         8      42.8

================================Branch Details================================

Branch Coverage for file ../testcase/read_write_3_register.v --

------------------------------------IF Branch------------------------------------
    32                                         1     Count coming in to IF
    32              1                          1     		if (rdata == wdata) begin
    38              1                    ***0***     		else if ((wdata & mask_TDR_reg) == rdata) begin
    43              1                    ***0***     		else begin
Branch totals: 1 hit of 3 branches = 33.3%

------------------------------------IF Branch------------------------------------
    61                                         1     Count coming in to IF
    61              1                          1     		if (rdata == wdata) begin
    67              1                    ***0***     		else if ((wdata & mask_TCR_reg) == rdata) begin
    72              1                    ***0***     		else begin
Branch totals: 1 hit of 3 branches = 33.3%

------------------------------------IF Branch------------------------------------
    98                                         1     Count coming in to IF
    98              1                          1     		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    109             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    126                                        1     Count coming in to IF
    126             1                          1     		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    137             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    153                                        1     Count coming in to IF
    153             1                          1     		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    164             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    179                                        1     Count coming in to IF
    179             1                          1     		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    190             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              8         0         8       0.0

================================Condition Details================================

Condition Coverage for file ../testcase/read_write_3_register.v --

----------------Focused Condition View-------------------
Line       98 Item    1 		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
Condition totals: 0 of 2 input terms covered = 0.0%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    rdata[1]         N  '_1' not hit             Hit '_1'
    rdata[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rdata[1]_0            { 00 }                        
  Row   2:    ***0***  rdata[1]_1            { 10 }                        
  Row   3:          1  rdata[0]_0            { 00 }                        
  Row   4:    ***0***  rdata[0]_1            { 01 }                        

NOTE:
  * Order of matching input pattern values: {rdata[1],rdata[0]}

----------------Focused Condition View-------------------
Line       126 Item    1 		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
Condition totals: 0 of 2 input terms covered = 0.0%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    rdata[1]         N  '_1' not hit             Hit '_1'
    rdata[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rdata[1]_0            { 00 }                        
  Row   2:    ***0***  rdata[1]_1            { 10 }                        
  Row   3:          1  rdata[0]_0            { 00 }                        
  Row   4:    ***0***  rdata[0]_1            { 01 }                        

NOTE:
  * Order of matching input pattern values: {rdata[1],rdata[0]}

----------------Focused Condition View-------------------
Line       153 Item    1 		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
Condition totals: 0 of 2 input terms covered = 0.0%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    rdata[1]         N  '_1' not hit             Hit '_1'
    rdata[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rdata[1]_0            { 00 }                        
  Row   2:    ***0***  rdata[1]_1            { 10 }                        
  Row   3:          1  rdata[0]_0            { 00 }                        
  Row   4:    ***0***  rdata[0]_1            { 01 }                        

NOTE:
  * Order of matching input pattern values: {rdata[1],rdata[0]}

----------------Focused Condition View-------------------
Line       179 Item    1 		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
Condition totals: 0 of 2 input terms covered = 0.0%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    rdata[1]         N  '_1' not hit             Hit '_1'
    rdata[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rdata[1]_0            { 00 }                        
  Row   2:    ***0***  rdata[1]_1            { 10 }                        
  Row   3:          1  rdata[0]_0            { 00 }                        
  Row   4:    ***0***  rdata[0]_1            { 01 }                        

NOTE:
  * Order of matching input pattern values: {rdata[1],rdata[0]}


Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    318        20       298       6.2

================================Toggle Details================================

Toggle Coverage for File ../testcase/read_write_3_register.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           0           1           0           0           0           0           3       16.67 
          2                               wdata[6]           0           1           0           0           0           0           3       16.67 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           0           1           0           0           0           0           3       16.67 
          2                               wdata[3]           0           1           0           0           0           0           3       16.67 
          2                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[1]           0           1           0           0           0           0           3       16.67 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           1           0           0           0           0           0           3       16.67 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           1           0           0           0           0           0           3       16.67 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           1           0           0           0           0           3       16.67 
          2                             address[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           0           0           0           0           0           3        0.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           0           0           0           0           0           0           3        0.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           0           0           0           0           0           0           3        0.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         57 
Toggled Node Count   =          6 
Untoggled Node Count =         51 

Toggle Coverage      =        6.2% (20 of 318 bins)

File: ../testcase/read_write_TCR.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           35        29         6      82.8

================================Statement Details================================

Statement Coverage for file ../testcase/read_write_TCR.v --

    1                                                module read_write_TCR();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                	
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system 1st
    13              1                          1     		top.system.reset();
    14              1                          1     		#100; // delay for transient time
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("============================TCR_read_write_test_begin=========================");
    17              1                          1     		$display("==============================================================================");
    18                                               		
    19              1                          1     			$display("TEST NO 0\n");
    20              1                          1     			address = 8'h01; // write to TCR
    21              1                          1     			wdata = 8'b1011_0000; // random value to write
    22              1                          1     			top.cpu.write_CPU(address, wdata); // using APB to write
    23              1                          1     			$display("write random value to TCR at %0t", $time);
    24              1                          1     			top.cpu.read_CPU(address, rdata); // using APB to read	OA
    25                                               
    26              1                          1     		for(i = 0; i<50; i = i+1) begin
    26              2                         50     
    27              1                         50     			$display("TEST NO .%3d\n", i);
    28              1                         50     			address = 8'h01; // write to TCR
    29              1                         50     			wdata = $random(); // random value to write
    30              1                         50     			top.cpu.write_CPU(address, wdata); // using APB to write
    31              1                         50     			$display("write random value to TCR at %0t", $time);
    32              1                         50     			top.cpu.read_CPU(address, rdata); // using APB to read
    33                                               			
    34                                               
    35                                               			// compare without mask
    36                                               			if (rdata == wdata) begin
    37              1                         50     					flag = 0;
    38              1                         50     					$display("at %0t wdata=%0d rdata=%0d", $time, wdata,rdata);
    39              1                         50     					$display("====================================PASS=============================");
    40                                               				end
    41                                               			// compare with mask
    42                                               			else if ((wdata & mask_TCR_reg) == rdata) begin
    43              1                    ***0***     					flag = 0;
    44              1                    ***0***     					$display("at %0t wdata=%0d rdata=%0d", $time, wdata,rdata);
    45              1                    ***0***     					$display("====================================PASS=============================");
    46                                               				end
    47                                               			else begin
    48              1                    ***0***     					flag = 1;
    49              1                    ***0***     					$display("at %0t wdata=%0d rdata=%0d", $time, wdata,rdata);
    50              1                    ***0***     					$display("====================================FAIL=============================");
    51                                               				end
    52                                               		end	
    53                                               
    54              1                          1     		#100;
    55              1                          1     			top.get_results(flag);
    56              1                          1     		#1000;
    57              1                          1     	$finish();
    58                                               	end
    59                                               
    60                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         3         1         2      33.3

================================Branch Details================================

Branch Coverage for file ../testcase/read_write_TCR.v --

------------------------------------IF Branch------------------------------------
    36                                        50     Count coming in to IF
    36              1                         50     			if (rdata == wdata) begin
    42              1                    ***0***     			else if ((wdata & mask_TCR_reg) == rdata) begin
    47              1                    ***0***     			else begin
Branch totals: 1 hit of 3 branches = 33.3%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    258        43       215      16.6

================================Toggle Details================================

Toggle Coverage for File ../testcase/read_write_TCR.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           0           0           0           0           0           3        0.00 
          2                             address[0]           0           0           0           0           0           0           3        0.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           1           0           0           0           0           3       16.67 
          4                                   i[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                   i[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         57 
Toggled Node Count   =         21 
Untoggled Node Count =         36 

Toggle Coverage      =       16.6% (43 of 258 bins)

File: ../testcase/read_write_TSR.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           85        70        15      82.3

================================Statement Details================================

Statement Coverage for file ../testcase/read_write_TSR.v --

    1                                                module read_write_TSR();
    2                                                	reg [7:0] address, wdata, rdata;
    3                                                	reg flag;
    4                                                	integer i;
    5               1                          1     	reg [7:0] mask_TCR_reg = 8'b1011_0011;
    6               1                          1     	reg [7:0] mask_TDR_reg = 8'b1111_1111;
    7               1                          1     	reg [7:0] mask_TSR_reg = 8'b0000_0011;
    8                                                
    9                                                	timer_tb top();
    10                                               
    11                                               	initial begin
    12                                               		// reset system 1st
    13              1                          1     		top.system.reset();
    14              1                          1     		#100; // delay for transient time
    15              1                          1     		$display("==============================================================================");
    16              1                          1     		$display("============================TSR_read_write_test_begin=========================");
    17              1                          1     		$display("==============================================================================");
    18                                               
    19              1                          1     		address = 8'h02;
    20              1                          1     		$display("TEST NO .01\n"); // write 0 to TSR at [0] and [1]
    21              1                          1     		wdata = 8'b1111_1100; // data want to write
    22              1                          1     		top.cpu.write_CPU(address, wdata); // using APB to write
    23                                               
    24              1                          1     		$display("write 8'b1111_1100 to TSR at %0t", $time);
    25              1                          1     		#10;
    26              1                          1     		top.cpu.read_CPU(address, rdata); // using APB to read
    27                                               
    28                                               		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    29              1                          1     				flag = 0;
    30              1                          1     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    31              1                          1     				$display("====================================PASS=============================");
    32                                               			end
    33                                               		// compare with mask
    34                                               		// else if (((wdata & mask_TDR_reg)[0] == 1'b0) && ((wdata & mask_TDR_reg)[1] == 1'b0)) begin
    35                                               		// 		flag = 0;
    36                                               		// 		$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    37                                               		// 		$display("====================================PASS=============================");
    38                                               		// 	end
    39                                               		else begin
    40              1                    ***0***     				flag = 1;
    41              1                    ***0***     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    42              1                    ***0***     				$display("====================================FAIL=============================");
    43                                               			end
    44                                               
    45                                               
    46                                               
    47              1                          1     		top.system.reset();
    48              1                          1     		#100;
    49              1                          1     		$display("TEST NO .02\n"); // ghi 0 vào thanh ghi ở vị trí số [1] 
    50              1                          1     		wdata = 8'b1111_1101; // an  message want to send for verification
    51              1                          1     		top.cpu.write_CPU(address, wdata); // using APB to write
    52              1                          1     		$display("write 8'b1111_1101 to TSR at %0t", $time);
    53              1                          1     		#10;
    54              1                          1     		top.cpu.read_CPU(address, rdata); // using APB to read
    55                                               
    56                                               		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    57              1                          1     				flag = 0;
    58              1                          1     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    59              1                          1     				$display("====================================PASS=============================");
    60                                               			end
    61                                               		// compare with mask
    62                                               		// else if (((wdata & mask_TDR_reg)[0] == 1'b0) && ((wdata & mask_TDR_reg)[1] == 1'b0)) begin
    63                                               		// 		flag = 0;
    64                                               		// 		$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    65                                               		// 		$display("====================================PASS=============================");
    66                                               		// 	end
    67                                               		else begin
    68              1                    ***0***     				flag = 1;
    69              1                    ***0***     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    70              1                    ***0***     				$display("====================================FAIL=============================");
    71                                               			end
    72                                               
    73              1                          1     		#100;
    74                                               
    75              1                          1     		top.system.reset();
    76              1                          1     		#100;
    77              1                          1     		$display("TEST NO .03\n"); // ghi 0 vào thanh ghi ở vị trí số [0] 
    78              1                          1     		wdata = 8'b1111_1110; // an message want to send for verification
    79              1                          1     		top.cpu.write_CPU(address, wdata); // using APB to write
    80              1                          1     		$display("write 8'b1111_1110 to TSR at %0t", $time);
    81              1                          1     		#10;
    82              1                          1     		top.cpu.read_CPU(address, rdata); // using APB to read
    83                                               
    84                                               		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    85              1                          1     				flag = 0;
    86              1                          1     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    87              1                          1     				$display("====================================PASS=============================");
    88                                               			end
    89                                               		// compare with mask
    90                                               		// else if (((wdata & mask_TDR_reg)[0] == 1'b0) && ((wdata & mask_TDR_reg)[1] == 1'b0)) begin
    91                                               		// 		flag = 0;
    92                                               		// 		$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    93                                               		// 		$display("====================================PASS=============================");
    94                                               		// 	end
    95                                               		else begin
    96              1                    ***0***     				flag = 1;
    97              1                    ***0***     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    98              1                    ***0***     				$display("====================================FAIL=============================");
    99                                               			end
    100                                              
    101                                              
    102                                              
    103             1                          1     		top.system.reset();
    104             1                          1     		#100;
    105             1                          1     		$display("TEST NO .04\n"); // ghi 1 vào thanh ghi ở vị trí số [0] [1]
    106             1                          1     		wdata = 8'b1111_1111; // an message want to send for verification
    107             1                          1     		top.cpu.write_CPU(address, wdata); // using APB to write
    108             1                          1     		$display("write 8'b1111_1111 to TSR at %0t", $time);
    109             1                          1     		#10;
    110             1                          1     		top.cpu.read_CPU(address, rdata); // using APB to read
    111                                              
    112                                              		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    113             1                          1     				flag = 0;
    114             1                          1     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    115             1                          1     				$display("====================================PASS=============================");
    116                                              			end
    117                                              		// compare with mask
    118                                              		// else if (((wdata & mask_TDR_reg)[0] == 1'b0) && ((wdata & mask_TDR_reg)[1] == 1'b0)) begin
    119                                              		// 		flag = 0;
    120                                              		// 		$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    121                                              		// 		$display("====================================PASS=============================");
    122                                              		// 	end
    123                                              		else begin
    124             1                    ***0***     				flag = 1;
    125             1                    ***0***     				$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    126             1                    ***0***     				$display("====================================FAIL=============================");
    127                                              			end
    128                                              
    129             1                          1     		for(i = 0; i<8; i = i + 1) begin
    129             2                          8     
    130             1                          8     			top.system.reset();
    131             1                          8     			#100;
    132             1                          8     			$display("TEST No %0d\n", i+5);
    133             1                          8     			address = 8'h02;
    134             1                          8     			wdata = $random();
    135             1                          8     			top.cpu.write_CPU(address, wdata); // using APB to write
    136             1                          8     				$display("write wdata='h%0d to TSR at %0t", wdata, $time);
    137             1                          8     				#10;
    138             1                          8     				top.cpu.read_CPU(address, rdata); // using APB to read
    139                                              
    140                                              				if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    141             1                          8     					flag = 0;
    142             1                          8     					$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    143             1                          8     					$display("====================================PASS=============================");
    144                                              				end
    145                                              					// compare with mask
    146                                              					// else if (((wdata & mask_TDR_reg)[0] == 1'b0) && ((wdata & mask_TDR_reg)[1] == 1'b0)) begin
    147                                              					// flag = 0;
    148                                              					// $display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    149                                              					// $display("====================================PASS=============================");
    150                                              					// end
    151                                              				else begin
    152             1                    ***0***     					flag = 1;
    153             1                    ***0***     					$display("at %0t wdata=%0d rdata=%0d", $time, wdata, rdata);
    154             1                    ***0***     					$display("====================================FAIL=============================");
    155                                              				end
    156                                              
    157                                              
    158                                              		end
    159                                              
    160             1                          1     		#100;
    161             1                          1     			top.get_results(flag);
    162             1                          1     		#1000;
    163                                              
    164             1                          1     	$finish();	
    165                                              	end
    166                                              
    167                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10         5         5      50.0

================================Branch Details================================

Branch Coverage for file ../testcase/read_write_TSR.v --

------------------------------------IF Branch------------------------------------
    28                                         1     Count coming in to IF
    28              1                          1     		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    39              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    56                                         1     Count coming in to IF
    56              1                          1     		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    67              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    84                                         1     Count coming in to IF
    84              1                          1     		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    95              1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    112                                        1     Count coming in to IF
    112             1                          1     		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    123             1                    ***0***     		else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    140                                        8     Count coming in to IF
    140             1                          8     				if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
    151             1                    ***0***     				else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms             10         0        10       0.0

================================Condition Details================================

Condition Coverage for file ../testcase/read_write_TSR.v --

----------------Focused Condition View-------------------
Line       28 Item    1 		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
Condition totals: 0 of 2 input terms covered = 0.0%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    rdata[1]         N  '_1' not hit             Hit '_1'
    rdata[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rdata[1]_0            { 00 }                        
  Row   2:    ***0***  rdata[1]_1            { 10 }                        
  Row   3:          1  rdata[0]_0            { 00 }                        
  Row   4:    ***0***  rdata[0]_1            { 01 }                        

NOTE:
  * Order of matching input pattern values: {rdata[1],rdata[0]}

----------------Focused Condition View-------------------
Line       56 Item    1 		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
Condition totals: 0 of 2 input terms covered = 0.0%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    rdata[1]         N  '_1' not hit             Hit '_1'
    rdata[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rdata[1]_0            { 00 }                        
  Row   2:    ***0***  rdata[1]_1            { 10 }                        
  Row   3:          1  rdata[0]_0            { 00 }                        
  Row   4:    ***0***  rdata[0]_1            { 01 }                        

NOTE:
  * Order of matching input pattern values: {rdata[1],rdata[0]}

----------------Focused Condition View-------------------
Line       84 Item    1 		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
Condition totals: 0 of 2 input terms covered = 0.0%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    rdata[1]         N  '_1' not hit             Hit '_1'
    rdata[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rdata[1]_0            { 00 }                        
  Row   2:    ***0***  rdata[1]_1            { 10 }                        
  Row   3:          1  rdata[0]_0            { 00 }                        
  Row   4:    ***0***  rdata[0]_1            { 01 }                        

NOTE:
  * Order of matching input pattern values: {rdata[1],rdata[0]}

----------------Focused Condition View-------------------
Line       112 Item    1 		if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
Condition totals: 0 of 2 input terms covered = 0.0%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    rdata[1]         N  '_1' not hit             Hit '_1'
    rdata[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rdata[1]_0            { 00 }                        
  Row   2:    ***0***  rdata[1]_1            { 10 }                        
  Row   3:          1  rdata[0]_0            { 00 }                        
  Row   4:    ***0***  rdata[0]_1            { 01 }                        

NOTE:
  * Order of matching input pattern values: {rdata[1],rdata[0]}

----------------Focused Condition View-------------------
Line       140 Item    1 				if ((rdata[1] == 1'b0) && (rdata[0] == 1'b0)) begin
Condition totals: 0 of 2 input terms covered = 0.0%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    rdata[1]         N  '_1' not hit             Hit '_1'
    rdata[0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Matching input patterns       
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rdata[1]_0            { 00 }                        
  Row   2:    ***0***  rdata[1]_1            { 10 }                        
  Row   3:          1  rdata[0]_0            { 00 }                        
  Row   4:    ***0***  rdata[0]_1            { 01 }                        

NOTE:
  * Order of matching input pattern values: {rdata[1],rdata[0]}


Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    298        23       275       7.7

================================Toggle Details================================

Toggle Coverage for File ../testcase/read_write_TSR.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          2                               wdata[7]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[6]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[5]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[4]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[3]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               wdata[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          2                               rdata[7]           0           0           0           0           0           0           3        0.00 
          2                               rdata[6]           0           0           0           0           0           0           3        0.00 
          2                               rdata[5]           0           0           0           0           0           0           3        0.00 
          2                               rdata[4]           0           0           0           0           0           0           3        0.00 
          2                               rdata[3]           0           0           0           0           0           0           3        0.00 
          2                               rdata[2]           0           0           0           0           0           0           3        0.00 
          2                               rdata[1]           0           0           0           0           0           0           3        0.00 
          2                               rdata[0]           0           0           0           0           0           0           3        0.00 
          2                             address[7]           0           0           0           0           0           0           3        0.00 
          2                             address[6]           0           0           0           0           0           0           3        0.00 
          2                             address[5]           0           0           0           0           0           0           3        0.00 
          2                             address[4]           0           0           0           0           0           0           3        0.00 
          2                             address[3]           0           0           0           0           0           0           3        0.00 
          2                             address[2]           0           0           0           0           0           0           3        0.00 
          2                             address[1]           0           0           0           0           0           0           3        0.00 
          2                             address[0]           0           0           0           0           0           0           3        0.00 
          3                                   flag           0           0           0           0           0           0           3        0.00 
          4                                   i[9]           0           0           0           0           0           0           3        0.00 
          4                                   i[8]           0           0           0           0           0           0           3        0.00 
          4                                   i[7]           0           0           0           0           0           0           3        0.00 
          4                                   i[6]           0           0           0           0           0           0           3        0.00 
          4                                   i[5]           0           0           0           0           0           0           3        0.00 
          4                                   i[4]           0           0           0           0           0           0           3        0.00 
          4                                   i[3]           0           1           0           0           0           0           3       16.67 
          4                                  i[31]           0           0           0           0           0           0           3        0.00 
          4                                  i[30]           0           0           0           0           0           0           3        0.00 
          4                                   i[2]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[29]           0           0           0           0           0           0           3        0.00 
          4                                  i[28]           0           0           0           0           0           0           3        0.00 
          4                                  i[27]           0           0           0           0           0           0           3        0.00 
          4                                  i[26]           0           0           0           0           0           0           3        0.00 
          4                                  i[25]           0           0           0           0           0           0           3        0.00 
          4                                  i[24]           0           0           0           0           0           0           3        0.00 
          4                                  i[23]           0           0           0           0           0           0           3        0.00 
          4                                  i[22]           0           0           0           0           0           0           3        0.00 
          4                                  i[21]           0           0           0           0           0           0           3        0.00 
          4                                  i[20]           0           0           0           0           0           0           3        0.00 
          4                                   i[1]           1           1           0*          0*          0*          0*    2-STATE      100.00 
          4                                  i[19]           0           0           0           0           0           0           3        0.00 
          4                                  i[18]           0           0           0           0           0           0           3        0.00 
          4                                  i[17]           0           0           0           0           0           0           3        0.00 
          4                                  i[16]           0           0           0           0           0           0           3        0.00 
          4                                  i[15]           0           0           0           0           0           0           3        0.00 
          4                                  i[14]           0           0           0           0           0           0           3        0.00 
          4                                  i[13]           0           0           0           0           0           0           3        0.00 
          4                                  i[12]           0           0           0           0           0           0           3        0.00 
          4                                  i[11]           0           0           0           0           0           0           3        0.00 
          4                                  i[10]           0           0           0           0           0           0           3        0.00 
          4                                   i[0]           1           1           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         57 
Toggled Node Count   =         11 
Untoggled Node Count =         46 

Toggle Coverage      =        7.7% (23 of 298 bins)

File: ../vip/cpu_model.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           43        41         2      95.3

================================Statement Details================================

Statement Coverage for file ../vip/cpu_model.v --

    1                                                module CPU_model(
    2                                                	// I/O ports declare
    3                                                	input cpu_pclk,
    4                                                	input cpu_presetn,
    5                                                	input cpu_pready,
    6                                                	input cpu_pslverr,
    7                                                	input [7:0] cpu_prdata,
    8                                                
    9                                                	output [7:0] cpu_paddr,
    10                                               	output [7:0] cpu_pwdata,
    11                                               	output cpu_psel,
    12                                               	output cpu_penable,
    13                                               	output cpu_pwrite);
    14                                               
    15                                               
    16                                               // write <= address + data
    17                                               // task write: following write tranfer APB protocal
    18                                               
    19                                               // read <= addess
    20                                               // task read: read transfer APB protocol
    21                                               //==================================================================//
    22                                               // declare internal connection //
    23                                               //==================================================================//
    24                                               
    25                                               	reg [7:0] address_reg;
    26                                               	reg [7:0] data_reg;
    27                                               	reg pwrite_reg; 
    28                                               	reg psel_reg; 
    29                                               	reg penable_reg; 
    30                                               
    31                                               //==================================================================//
    32                                               // Task write CPU model //
    33                                               //==================================================================//
    34                                               	task write_CPU(input reg [7:0] address, data);
    35                                               		begin
    36                                               			// setup phase
    37              1                        597     			@(posedge cpu_pclk); // T1 <=> setup phase
    38              1                        597     			#5; // depend on user
    39              1                        597     				address_reg = address;
    40              1                        597     				pwrite_reg = 1'b1;
    41              1                        597     				psel_reg = 1'b1;
    42              1                        597     				data_reg = data;
    43              1                        597     				penable_reg = 1'b0;
    44              1                        597     				$display("at %0t start write data = 'h%0h to address = 'h%0h", $time, data, address);
    45                                                
    46              1                        597     			@(posedge cpu_pclk); //T2 <=> access phase 
    47              1                        597     				#5;
    48              1                        597     				penable_reg = 1'b1;
    49              1                        597     				$display("at %0t acces phase of writing data", $time);
    50                                               
    51              1                        597     			@(posedge cpu_pclk); //T3 <=> end of access phase
    52              1                        597     				#2;
    53              1                       1791     				while(!cpu_pready) begin
    54              1                       1194     					@(posedge cpu_pclk);
    55                                               				end
    56                                               				if (cpu_pslverr) begin
    57              1                    ***0***     					$display("at %0t write transfer has a error", $time);
    58                                               					end
    59                                               				else begin
    60              1                        597     					address_reg = 8'h00;
    61              1                        597     					pwrite_reg = 1'b0;
    62              1                        597     					psel_reg = 1'b0;
    63              1                        597     					data_reg = 8'h00;
    64              1                        597     					penable_reg = 1'b0;
    65              1                        597     					$display("at %0t transfer done", $time);
    66                                               				end		
    67                                               		end		
    68                                               	endtask
    69                                               //==================================================================//
    70                                               // Task read CPU model //
    71                                               //==================================================================//
    72                                               	task read_CPU(input [7:0] address, output reg [7:0] value_of_reg);
    73                                               		begin
    74                                               
    75              1                        329     			@(posedge cpu_pclk); // T1 setup phase
    76              1                        329     				#5;
    77              1                        329     				address_reg = address;
    78              1                        329     				pwrite_reg = 1'b0;
    79              1                        329     				psel_reg = 1'b1;
    80              1                        329     				penable_reg = 1'b0;
    81              1                        329     			$display("at %0t start to read data at address 'h%0h", $time, address);
    82                                               
    83              1                        329     			@(posedge cpu_pclk); // T2 access phase
    84              1                        329     				#5;
    85              1                        329     				penable_reg = 1'b1;
    86                                               				
    87                                               			// $display("at %0t data at address 'h%0h is 'h%0h", $time, address, value_of_reg); => no need
    88                                               
    89              1                        329     			@(posedge cpu_pclk); // T3 end of access phase
    90              1                        987     				while(!cpu_pready) begin
    91              1                        658     					@(posedge cpu_pclk);
    92                                               				end
    93              1                        329     				value_of_reg = cpu_prdata; // new
    94                                               				if(cpu_pslverr) begin
    95              1                    ***0***     					$display("at %0t read transfer has a error", $time);
    96                                               				end
    97                                               				else begin
    98              1                        329     					address_reg = 8'h00;
    99              1                        329     					pwrite_reg = 1'b0;
    100             1                        329     					psel_reg = 1'b0;
    101             1                        329     					penable_reg = 1'b0;
    102             1                        329     					$display("at %0t end of read transfer", $time);
    103                                              				end
    104                                              				end
    105                                              	endtask
    106                                              //=================================================================================================//
    107                                              //=================================RESET TASK======================================================//
    108                                              	assign cpu_paddr 	= address_reg;
    109                                              	assign cpu_pwdata 	= data_reg;
    110                                              	assign cpu_pwrite 	= pwrite_reg;
    111                                              	assign cpu_psel 	= psel_reg;
    112                                              	assign cpu_penable 	= penable_reg;
    113                                              
    114                                              // need to check slave error at T3 both read and write transfers//
    115                                              endmodule	

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         4         2         2      50.0

================================Branch Details================================

Branch Coverage for file ../vip/cpu_model.v --

------------------------------------IF Branch------------------------------------
    56                                       597     Count coming in to IF
    56              1                    ***0***     				if (cpu_pslverr) begin
    59              1                        597     				else begin
Branch totals: 1 hit of 2 branches = 50.0%

------------------------------------IF Branch------------------------------------
    94                                       329     Count coming in to IF
    94              1                    ***0***     				if(cpu_pslverr) begin
    97              1                        329     				else begin
Branch totals: 1 hit of 2 branches = 50.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                     62        26        36      41.9

================================Toggle Details================================

Toggle Coverage for File ../vip/cpu_model.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
         25                         address_reg[7]           0           0           0           0           0           0           3        0.00 
         25                         address_reg[6]           0           0           0           0           0           0           3        0.00 
         25                         address_reg[5]           0           0           0           0           0           0           3        0.00 
         25                         address_reg[4]           0           0           0           0           0           0           3        0.00 
         25                         address_reg[3]           0           0           0           0           0           0           3        0.00 
         25                         address_reg[2]           0           0           0           0           0           0           3        0.00 
         25                         address_reg[1]          43          43           0*          0*          0*          0*    2-STATE      100.00 
         25                         address_reg[0]          43          43           0*          0*          0*          0*    2-STATE      100.00 
         26                            data_reg[7]          44          44           0*          0*          0*          0*    2-STATE      100.00 
         26                            data_reg[6]          16          16           0*          0*          0*          0*    2-STATE      100.00 
         26                            data_reg[5]          40          28           0*          0*          0*          0*    2-STATE      100.00 
         26                            data_reg[4]          44          44           0*          0*          0*          0*    2-STATE      100.00 
         26                            data_reg[3]          16          16           0*          0*          0*          0*    2-STATE      100.00 
         26                            data_reg[2]          40          16           0*          0*          0*          0*    2-STATE      100.00 
         26                            data_reg[1]          34          34           0*          0*          0*          0*    2-STATE      100.00 
         26                            data_reg[0]          36          36           0*          0*          0*          0*    2-STATE      100.00 
         27                             pwrite_reg          44          44           0*          0*          0*          0*    2-STATE      100.00 
         28                               psel_reg          44          44           0*          0*          0*          0*    2-STATE      100.00 
         29                            penable_reg          44          44           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         19 
Toggled Node Count   =         13 
Untoggled Node Count =          6 

Toggle Coverage      =       41.9% (26 of 62 bins)

File: ../vip/system_signals.v
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           14        14         0     100.0

================================Statement Details================================

Statement Coverage for file ../vip/system_signals.v --

    1                                                module system_signal(
    2                                                	// I/O ports declare
    3                                                	output sys_clk,
    4                                                	output sys_resetn);
    5                                                	
    6                                                	reg clk;
    7                                                	reg reset_n;
    8                                                
    9                                                	initial begin
    10              1                         44     		clk = 1'b0;
    11              1                         44     		forever #5 clk = ~clk;
    11              2                     382624     
    11              3                     382580     
    12                                               	end
    13                                               
    14                                               	initial begin
    15              1                         44     		reset_n = 1'b1;
    16              1                         44     		#30;
    17              1                         44     		reset_n = 1'b0;
    18              1                         44     		#50;
    19              1                         44     		reset_n = 1'b1;
    20                                               	end
    21                                               
    22                                               	task reset(); 
    23                                               		begin
    24              1                        157     			reset_n = 1'b1;
    25              1                        157     			#30;
    26              1                        157     			reset_n = 1'b0;
    27              1                        157     			#50;
    28              1                        157     			reset_n = 1'b1;
    29                                               		end	
    30                                               	endtask
    31                                               
    32                                               	assign sys_clk = clk;
    33                                               	assign sys_resetn = reset_n;
    34                                               
    35                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      4         4         0     100.0

================================Toggle Details================================

Toggle Coverage for File ../vip/system_signals.v --

       Line                                   Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
--------------------------------------------------------------------------------------------------------------------------------------------------
          6                                    clk          44          44           0*          0*          0*          0*    2-STATE      100.00 
          7                                reset_n          44          44           0*          0*          0*          0*    2-STATE      100.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          2 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (4 of 4 bins)


Total Coverage By File (code coverage only, filtered view): 63.4%

