`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 03.04.2020 17:51:54
// Design Name: 
// Module Name: logo_blue
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module logo_blue(input clock, input [6:0] currX, currY, output reg pixel);
    parameter STARTX = 0, ENDX = 95, LOGO_HEIGHT = 56, startY = 3;
    reg [6:0] index = 0, row = 0;
    wire [5376:1] logo;
    assign logo = 5376'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003FFFF7FFFE00000FFFF7800E008003FFF7800E0100007FF7150E0200003FF7151E0000000FF7153E08018003F7151E1D78C000F7000E3FFE000077C00E7A07002037400E7001C01037151E3144E00817153E1868F00017151E3144E10007150E7001C20007800E7A07040007800E3FFE080007FFFE1D78080007FFFE0800080007FC1E0000104007F80E0000102007F3E6000028101781E6000044001700E60000C0403670060000402036780E0000001076700600000000F700E600000803F781E640000407F7F3E6E000001FF7F80EE000007FF7FC1E400003FFF7FFFE00000FFFF0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001BFFFFF80000001BFFFFFC7FFFFFFBFFFFFE0FFFFFFBFFFFFF83FFFFFBFFFFFFE0FFFFFBFFFFFFF83FFFFBFFFFFFFE0FFFFBFFFFFFFF03FFFBFFFFFFFFE0FFFBFFFFFFFFF83FFBFFFFFFFFFE0FFBFFFFFFFFFF83FBFFFFFFFFFFE0FB0001FFFFFFFC3B7EFDF80000001B7EFDF80000001B7EFDFFFFFFFFFB7EFDFFFFFFFFFB7EFDF8000003FB7FFDF8000001FB7FFDFFFFFFF87BFFFFFFFFFFFE3BC007FFFFFFFF9BBFFBFFFFFFFF9B7FFDFFFFFFFF9B7FFDFFFFFFFF9B7FFDFFFFFFFF9B7FFDFFFFFFFF9B7FFDFFFFFFFF9BFFFFFFFFFFFF9B0001FFFFFFFE3B7EFDFFFFFFF87B7EFDF8000001FB7EFDF8000003FB7EFDFFFFFFFFFB7EFDFFFFFFFFFB7FFDFFE0FFF3FB7FFDFF807FF1FBFFFFFE1E3FFCFBFFFFFC7F1FFE7BFFFFF9FF8FFF1BFFFFF9FFC7FF9BFFFFF9FFE7FF9BFFFFF9FFF3FF9BFFFFF9FFF1FF9BFFFFF9FFF8FF9BFFFFF8FFFC7F1BFFFFFC7FFE3E7BFFFFFE3FFF1CFBFFFFFF1FFF81FBFFFFFF9FFFC3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
    always @ (posedge clock) begin
        if(currX >= STARTX && currX <= ENDX && currY >= startY && (currY - startY) < LOGO_HEIGHT) begin
            row = currY - startY; index = currX - STARTX;
            pixel = logo[5376 - row - index*LOGO_HEIGHT];
        end
        else begin pixel = 0; row = 0; index = 0; end
    end
endmodule