<doctype html>
<html lang="ja">
<head><title>special_insns.h</title><meta charset="utf-8">
<script src="https://cdn.rawgit.com/google/code-prettify/master/loader/run_prettify.js"></script>
<style>
    code{
        font-family:Monaco, Menlo, Consolas, 'Courier New', Courier, monospace, sans-serif;
        font-size: 14px;
        line-height: 18px;
        overflow: auto;
        resize: horizontal;
    }
    code_line{
        font-family: Monaco, Menlo, Consolas, 'Courier New', Courier, monospace, sans-serif;;
        font-size: 14px;
        line-height: 18px;
        overflow: auto;
        resize: horizontal;
        color:#303134;
    }
    blue{
        background-color:#BEEDE8;
    }
    yellow{
        background-color:#FFFF99;
    }
    red{
        background-color:#FF99AC;
    }
      .split {
         height: 100%;
         position: fixed;
         z-index: 1;
         top: 0;
         overflow-x: hidden;
      }

      .tree {
         left: 0;
         width: 20%;
      }

      .right {
         border-left: 2px solid #444;
         right: 0;
         width: 80%;
         /* font-family: 'Courier New', Courier, monospace;
				color: rgb(80, 80, 80); */
      }
</style>

</head>
<body>
   <div class="split tree">
      <ul id="file_list">
      </ul>
   </div>
   <div class="split right">
<table summary='blob content' class='blob' cellspacing="15">
<tr><td align="right"><pre><code_line><script>for (let i = 1; i <= 310; i++){
         document.write(i+".\n");
   }
         </script></code_line></pre></td>
<td class='lines'><pre><code class="prettyprint">/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_X86_SPECIAL_INSNS_H
#define _ASM_X86_SPECIAL_INSNS_H


#ifdef __KERNEL__

#include &lt;asm/nops.h&gt;
#include &lt;asm/processor-flags.h&gt;
#include &lt;linux/irqflags.h&gt;
#include &lt;linux/jump_label.h&gt;

/*
 * The compiler should not reorder volatile asm statements with respect to each
 * other: they should execute in program order. However GCC 4.9.x and 5.x have
 * a bug (which was fixed in 8.1, 7.3 and 6.5) where they might reorder
 * volatile asm. The write functions are not affected since they have memory
 * clobbers preventing reordering. To prevent reads from being reordered with
 * respect to writes, use a dummy memory operand.
 */

#define __FORCE_ORDER &quot;m&quot;(*(unsigned int *)0x1000UL)

void native_write_cr0(unsigned long val);

static inline unsigned long native_read_cr0(void)
{
	unsigned long val;
	asm volatile(&quot;mov %%cr0,%0\n\t&quot; : &quot;=r&quot; (val) : __FORCE_ORDER);
	return val;
}

static __always_inline unsigned long native_read_cr2(void)
{
	unsigned long val;
	asm volatile(&quot;mov %%cr2,%0\n\t&quot; : &quot;=r&quot; (val) : __FORCE_ORDER);
	return val;
}

static __always_inline void native_write_cr2(unsigned long val)
{
	asm volatile(&quot;mov %0,%%cr2&quot;: : &quot;r&quot; (val) : &quot;memory&quot;);
}

static inline unsigned long __native_read_cr3(void)
{
	unsigned long val;
	asm volatile(&quot;mov %%cr3,%0\n\t&quot; : &quot;=r&quot; (val) : __FORCE_ORDER);
	return val;
}

static inline void native_write_cr3(unsigned long val)
{
	asm volatile(&quot;mov %0,%%cr3&quot;: : &quot;r&quot; (val) : &quot;memory&quot;);
}

static inline unsigned long native_read_cr4(void)
{
	unsigned long val;
#ifdef CONFIG_X86_32
	/*
	 * This could fault if CR4 does not exist.  Non-existent CR4
	 * is functionally equivalent to CR4 == 0.  Keep it simple and pretend
	 * that CR4 == 0 on CPUs that don&#x27;t have CR4.
	 */
	asm volatile(&quot;1: mov %%cr4, %0\n&quot;
		     &quot;2:\n&quot;
		     _ASM_EXTABLE(1b, 2b)
		     : &quot;=r&quot; (val) : &quot;0&quot; (0), __FORCE_ORDER);
#else
	/* CR4 always exists on x86_64. */
	asm volatile(&quot;mov %%cr4,%0\n\t&quot; : &quot;=r&quot; (val) : __FORCE_ORDER);
#endif
	return val;
}

void native_write_cr4(unsigned long val);

#ifdef CONFIG_X86_INTEL_MEMORY_PROTECTION_KEYS
static inline u32 rdpkru(void)
{
	u32 ecx = 0;
	u32 edx, pkru;

	/*
	 * &quot;rdpkru&quot; instruction.  Places PKRU contents in to EAX,
	 * clears EDX and requires that ecx=0.
	 */
<blue>	asm volatile(".byte 0x0f,0x01,0xee\n\t"</blue>
		     : &quot;=a&quot; (pkru), &quot;=d&quot; (edx)
		     : &quot;c&quot; (ecx));
	return pkru;
}

static inline void wrpkru(u32 pkru)
{
	u32 ecx = 0, edx = 0;

	/*
	 * &quot;wrpkru&quot; instruction.  Loads contents in EAX to PKRU,
	 * requires that ecx = edx = 0.
	 */
<blue>	asm volatile(".byte 0x0f,0x01,0xef\n\t"</blue>
		     : : &quot;a&quot; (pkru), &quot;c&quot;(ecx), &quot;d&quot;(edx));
}

#else
static inline u32 rdpkru(void)
{
	return 0;
}

static inline void wrpkru(u32 pkru)
{
}
#endif

static inline void native_wbinvd(void)
{
	asm volatile(&quot;wbinvd&quot;: : :&quot;memory&quot;);
}

extern asmlinkage void asm_load_gs_index(unsigned int selector);

static inline void native_load_gs_index(unsigned int selector)
{
	unsigned long flags;

	local_irq_save(flags);
	asm_load_gs_index(selector);
	local_irq_restore(flags);
}

static inline unsigned long __read_cr4(void)
{
	return native_read_cr4();
}

#ifdef CONFIG_PARAVIRT_XXL
#include &lt;asm/paravirt.h&gt;
#else

static inline unsigned long read_cr0(void)
{
	return native_read_cr0();
}

static inline void write_cr0(unsigned long x)
{
	native_write_cr0(x);
}

static __always_inline unsigned long read_cr2(void)
{
	return native_read_cr2();
}

static __always_inline void write_cr2(unsigned long x)
{
	native_write_cr2(x);
}

/*
 * Careful!  CR3 contains more than just an address.  You probably want
 * read_cr3_pa() instead.
 */
static inline unsigned long __read_cr3(void)
{
	return __native_read_cr3();
}

static inline void write_cr3(unsigned long x)
{
	native_write_cr3(x);
}

static inline void __write_cr4(unsigned long x)
{
	native_write_cr4(x);
}

static inline void wbinvd(void)
{
	native_wbinvd();
}


static inline void load_gs_index(unsigned int selector)
{
#ifdef CONFIG_X86_64
	native_load_gs_index(selector);
#else
	loadsegment(gs, selector);
#endif
}

#endif /* CONFIG_PARAVIRT_XXL */

static inline void clflush(volatile void *__p)
{
	asm volatile(&quot;clflush %0&quot; : &quot;+m&quot; (*(volatile char __force *)__p));
}

static inline void clflushopt(volatile void *__p)
{
	alternative_io(&quot;.byte 0x3e; clflush %P0&quot;,
		       &quot;.byte 0x66; clflush %P0&quot;,
		       X86_FEATURE_CLFLUSHOPT,
		       &quot;+m&quot; (*(volatile char __force *)__p));
}

static inline void clwb(volatile void *__p)
{
	volatile struct { char x[64]; } *p = __p;

	asm volatile(ALTERNATIVE_2(
		&quot;.byte 0x3e; clflush (%[pax])&quot;,
		&quot;.byte 0x66; clflush (%[pax])&quot;, /* clflushopt (%%rax) */
		X86_FEATURE_CLFLUSHOPT,
		&quot;.byte 0x66, 0x0f, 0xae, 0x30&quot;,  /* clwb (%%rax) */
		X86_FEATURE_CLWB)
		: [p] &quot;+m&quot; (*p)
		: [pax] &quot;a&quot; (p));
}

#define nop() asm volatile (&quot;nop&quot;)

static inline void serialize(void)
{
	/* Instruction opcode for SERIALIZE; supported in binutils &gt;= 2.35. */
	asm volatile(&quot;.byte 0xf, 0x1, 0xe8&quot; ::: &quot;memory&quot;);
}

/* The dst parameter must be 64-bytes aligned */
static inline void movdir64b(void __iomem *dst, const void *src)
{
	const struct { char _[64]; } *__src = src;
	struct { char _[64]; } __iomem *__dst = dst;

	/*
	 * MOVDIR64B %(rdx), rax.
	 *
	 * Both __src and __dst must be memory constraints in order to tell the
	 * compiler that no other memory accesses should be reordered around
	 * this one.
	 *
	 * Also, both must be supplied as lvalues because this tells
	 * the compiler what the object is (its size) the instruction accesses.
	 * I.e., not the pointers but what they point to, thus the deref&#x27;ing &#x27;*&#x27;.
	 */
	asm volatile(&quot;.byte 0x66, 0x0f, 0x38, 0xf8, 0x02&quot;
		     : &quot;+m&quot; (*__dst)
		     :  &quot;m&quot; (*__src), &quot;a&quot; (__dst), &quot;d&quot; (__src));
}

/**
 * enqcmds - Enqueue a command in supervisor (CPL0) mode
 * @dst: destination, in MMIO space (must be 512-bit aligned)
 * @src: 512 bits memory operand
 *
 * The ENQCMDS instruction allows software to write a 512-bit command to
 * a 512-bit-aligned special MMIO region that supports the instruction.
 * A return status is loaded into the ZF flag in the RFLAGS register.
 * ZF = 0 equates to success, and ZF = 1 indicates retry or error.
 *
 * This function issues the ENQCMDS instruction to submit data from
 * kernel space to MMIO space, in a unit of 512 bits. Order of data access
 * is not guaranteed, nor is a memory barrier performed afterwards. It
 * returns 0 on success and -EAGAIN on failure.
 *
 * Warning: Do not use this helper unless your driver has checked that the
 * ENQCMDS instruction is supported on the platform and the device accepts
 * ENQCMDS.
 */
static inline int enqcmds(void __iomem *dst, const void *src)
{
	const struct { char _[64]; } *__src = src;
	struct { char _[64]; } __iomem *__dst = dst;
	bool zf;

	/*
	 * ENQCMDS %(rdx), rax
	 *
	 * See movdir64b()&#x27;s comment on operand specification.
	 */
	asm volatile(&quot;.byte 0xf3, 0x0f, 0x38, 0xf8, 0x02, 0x66, 0x90&quot;
		     CC_SET(z)
		     : CC_OUT(z) (zf), &quot;+m&quot; (*__dst)
		     : &quot;m&quot; (*__src), &quot;a&quot; (__dst), &quot;d&quot; (__src));

	/* Submission failure is indicated via EFLAGS.ZF=1 */
	if (zf)
		return -EAGAIN;

	return 0;
}

static inline void tile_release(void)
{
	/*
	 * Instruction opcode for TILERELEASE; supported in binutils
	 * version &gt;= 2.36.
	 */
	asm volatile(&quot;.byte 0xc4, 0xe2, 0x78, 0x49, 0xc0&quot;);
}

#endif /* __KERNEL__ */

#endif /* _ASM_X86_SPECIAL_INSNS_H */


</code></pre></td></tr></table>
</div><script>const fileList = document.getElementById('file_list')
fileList.innerHTML+=`<li><a href="/kvm_coverage/coverage/linux/arch/x86/kvm/mmu/mmu.c.html">mmu.c 54.1%</li>`
fileList.innerHTML+=`<li><a href="/kvm_coverage/coverage/linux/arch/x86/kvm/vmx/nested.c.html">nested.c 83.9%</li>`
fileList.innerHTML+=`<li><a href="/kvm_coverage/coverage/linux/arch/x86/kvm/vmx/vmx.c.html">vmx.c 57.6%</li>`
fileList.innerHTML+=`<li><a href="/kvm_coverage/coverage/linux/arch/x86/kvm/x86.c.html">x86.c 51.0%</li>`
</script></body></html>