#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000008edf0 .scope module, "ICESTORM_LC" "ICESTORM_LC" 2 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_000000000289dcc0 .param/l "ASYNC_SR" 0 2 678, C4<0>;
P_000000000289dcf8 .param/l "CARRY_ENABLE" 0 2 675, C4<0>;
P_000000000289dd30 .param/l "DFF_ENABLE" 0 2 676, C4<0>;
P_000000000289dd68 .param/l "LUT_INIT" 0 2 672, C4<0000000000000000>;
P_000000000289dda0 .param/l "NEG_CLK" 0 2 674, C4<0>;
P_000000000289ddd8 .param/l "SET_NORESET" 0 2 677, C4<0>;
L_0000000002a9e7e0 .functor BUFZ 1, L_0000000002b24150, C4<0>, C4<0>, C4<0>;
o0000000002ab2ad8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002b60160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002a9ebd0 .functor XOR 1, o0000000002ab2ad8, L_0000000002b60160, C4<0>, C4<0>;
L_0000000002a9e620 .functor BUFZ 1, L_0000000002b24150, C4<0>, C4<0>, C4<0>;
o0000000002ab2a78 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a85810_0 .net "CEN", 0 0, o0000000002ab2a78;  0 drivers
o0000000002ab2aa8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a84190_0 .net "CIN", 0 0, o0000000002ab2aa8;  0 drivers
v0000000002a85950_0 .net "CLK", 0 0, o0000000002ab2ad8;  0 drivers
L_0000000002b60088 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0000000002a85c70_0 .net "COUT", 0 0, L_0000000002b60088;  1 drivers
o0000000002ab2b38 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a86670_0 .net "I0", 0 0, o0000000002ab2b38;  0 drivers
o0000000002ab2b68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a85270_0 .net "I1", 0 0, o0000000002ab2b68;  0 drivers
o0000000002ab2b98 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a84050_0 .net "I2", 0 0, o0000000002ab2b98;  0 drivers
o0000000002ab2bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a84cd0_0 .net "I3", 0 0, o0000000002ab2bc8;  0 drivers
v0000000002a85130_0 .net "LO", 0 0, L_0000000002a9e7e0;  1 drivers
v0000000002a84b90_0 .net "O", 0 0, L_0000000002a9e620;  1 drivers
o0000000002ab2c58 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a85a90_0 .net "SR", 0 0, o0000000002ab2c58;  0 drivers
v0000000002a84230_0 .net *"_s11", 3 0, L_0000000002b23e30;  1 drivers
v0000000002a859f0_0 .net *"_s15", 1 0, L_0000000002b22a30;  1 drivers
v0000000002a854f0_0 .net *"_s17", 1 0, L_0000000002b22490;  1 drivers
L_0000000002b600d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000002a85d10_0 .net/2u *"_s2", 7 0, L_0000000002b600d0;  1 drivers
v0000000002a85db0_0 .net *"_s21", 0 0, L_0000000002b231b0;  1 drivers
v0000000002a85f90_0 .net *"_s23", 0 0, L_0000000002b23c50;  1 drivers
v0000000002a84410_0 .net/2u *"_s28", 0 0, L_0000000002b60160;  1 drivers
L_0000000002b60118 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000002a845f0_0 .net/2u *"_s4", 7 0, L_0000000002b60118;  1 drivers
v0000000002a84690_0 .net *"_s9", 3 0, L_0000000002b240b0;  1 drivers
v0000000002a84730_0 .net "lut_o", 0 0, L_0000000002b24150;  1 drivers
v0000000002a849b0_0 .net "lut_s1", 1 0, L_0000000002b23d90;  1 drivers
v0000000002a87570_0 .net "lut_s2", 3 0, L_0000000002b237f0;  1 drivers
v0000000002a86cb0_0 .net "lut_s3", 7 0, L_0000000002b1ffb0;  1 drivers
v0000000002a87bb0_0 .var "o_reg", 0 0;
v0000000002a879d0_0 .net "polarized_clk", 0 0, L_0000000002a9ebd0;  1 drivers
E_0000000002a8a310 .event posedge, v0000000002a85a90_0, v0000000002a879d0_0;
E_0000000002a8a690 .event posedge, v0000000002a879d0_0;
L_0000000002b1ffb0 .functor MUXZ 8, L_0000000002b60118, L_0000000002b600d0, o0000000002ab2bc8, C4<>;
L_0000000002b240b0 .part L_0000000002b1ffb0, 4, 4;
L_0000000002b23e30 .part L_0000000002b1ffb0, 0, 4;
L_0000000002b237f0 .functor MUXZ 4, L_0000000002b23e30, L_0000000002b240b0, o0000000002ab2b98, C4<>;
L_0000000002b22a30 .part L_0000000002b237f0, 2, 2;
L_0000000002b22490 .part L_0000000002b237f0, 0, 2;
L_0000000002b23d90 .functor MUXZ 2, L_0000000002b22490, L_0000000002b22a30, o0000000002ab2b68, C4<>;
L_0000000002b231b0 .part L_0000000002b23d90, 1, 1;
L_0000000002b23c50 .part L_0000000002b23d90, 0, 1;
L_0000000002b24150 .functor MUXZ 1, L_0000000002b23c50, L_0000000002b231b0, o0000000002ab2b38, C4<>;
S_000000000289de20 .scope module, "SB_CARRY" "SB_CARRY" 2 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o0000000002ab31c8 .functor BUFZ 1, C4<z>; HiZ drive
o0000000002ab31f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002a9ee70 .functor AND 1, o0000000002ab31c8, o0000000002ab31f8, C4<1>, C4<1>;
L_0000000002a9f8f0 .functor OR 1, o0000000002ab31c8, o0000000002ab31f8, C4<0>, C4<0>;
o0000000002ab3168 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002a9fb20 .functor AND 1, L_0000000002a9f8f0, o0000000002ab3168, C4<1>, C4<1>;
L_0000000002a9e690 .functor OR 1, L_0000000002a9ee70, L_0000000002a9fb20, C4<0>, C4<0>;
v0000000002a87c50_0 .net "CI", 0 0, o0000000002ab3168;  0 drivers
v0000000002a87610_0 .net "CO", 0 0, L_0000000002a9e690;  1 drivers
v0000000002a87a70_0 .net "I0", 0 0, o0000000002ab31c8;  0 drivers
v0000000002a87390_0 .net "I1", 0 0, o0000000002ab31f8;  0 drivers
v0000000002a86fd0_0 .net *"_s0", 0 0, L_0000000002a9ee70;  1 drivers
v0000000002a86d50_0 .net *"_s2", 0 0, L_0000000002a9f8f0;  1 drivers
v0000000002a86df0_0 .net *"_s4", 0 0, L_0000000002a9fb20;  1 drivers
S_000000000008df00 .scope module, "SB_DFF" "SB_DFF" 2 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0000000002ab3378 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a876b0_0 .net "C", 0 0, o0000000002ab3378;  0 drivers
o0000000002ab33a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a86ad0_0 .net "D", 0 0, o0000000002ab33a8;  0 drivers
v0000000002a86c10_0 .var "Q", 0 0;
E_0000000002a8ac90 .event posedge, v0000000002a876b0_0;
S_000000000008e080 .scope module, "SB_DFFE" "SB_DFFE" 2 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0000000002ab3498 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a87ed0_0 .net "C", 0 0, o0000000002ab3498;  0 drivers
o0000000002ab34c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a87e30_0 .net "D", 0 0, o0000000002ab34c8;  0 drivers
o0000000002ab34f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a87070_0 .net "E", 0 0, o0000000002ab34f8;  0 drivers
v0000000002a87b10_0 .var "Q", 0 0;
E_0000000002a8a450 .event posedge, v0000000002a87ed0_0;
S_000000000289a230 .scope module, "SB_DFFER" "SB_DFFER" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0000000002ab3618 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a87cf0_0 .net "C", 0 0, o0000000002ab3618;  0 drivers
o0000000002ab3648 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a86e90_0 .net "D", 0 0, o0000000002ab3648;  0 drivers
o0000000002ab3678 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a87d90_0 .net "E", 0 0, o0000000002ab3678;  0 drivers
v0000000002a868f0_0 .var "Q", 0 0;
o0000000002ab36d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a87750_0 .net "R", 0 0, o0000000002ab36d8;  0 drivers
E_0000000002a8a590 .event posedge, v0000000002a87750_0, v0000000002a87cf0_0;
S_000000000289a3b0 .scope module, "SB_DFFES" "SB_DFFES" 2 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0000000002ab37f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a877f0_0 .net "C", 0 0, o0000000002ab37f8;  0 drivers
o0000000002ab3828 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a86990_0 .net "D", 0 0, o0000000002ab3828;  0 drivers
o0000000002ab3858 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a86a30_0 .net "E", 0 0, o0000000002ab3858;  0 drivers
v0000000002a871b0_0 .var "Q", 0 0;
o0000000002ab38b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a86f30_0 .net "S", 0 0, o0000000002ab38b8;  0 drivers
E_0000000002a8aad0 .event posedge, v0000000002a86f30_0, v0000000002a877f0_0;
S_000000000289d860 .scope module, "SB_DFFESR" "SB_DFFESR" 2 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0000000002ab39d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a87110_0 .net "C", 0 0, o0000000002ab39d8;  0 drivers
o0000000002ab3a08 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a87250_0 .net "D", 0 0, o0000000002ab3a08;  0 drivers
o0000000002ab3a38 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a872f0_0 .net "E", 0 0, o0000000002ab3a38;  0 drivers
v0000000002a87430_0 .var "Q", 0 0;
o0000000002ab3a98 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a874d0_0 .net "R", 0 0, o0000000002ab3a98;  0 drivers
E_0000000002a8ab90 .event posedge, v0000000002a87110_0;
S_000000000289d9e0 .scope module, "SB_DFFESS" "SB_DFFESS" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0000000002ab3bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a5b970_0 .net "C", 0 0, o0000000002ab3bb8;  0 drivers
o0000000002ab3be8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a5bb50_0 .net "D", 0 0, o0000000002ab3be8;  0 drivers
o0000000002ab3c18 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a5a890_0 .net "E", 0 0, o0000000002ab3c18;  0 drivers
v0000000002a5a930_0 .var "Q", 0 0;
o0000000002ab3c78 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a5b330_0 .net "S", 0 0, o0000000002ab3c78;  0 drivers
E_0000000002a8ab10 .event posedge, v0000000002a5b970_0;
S_00000000028a5be0 .scope module, "SB_DFFN" "SB_DFFN" 2 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0000000002ab3d98 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a5b1f0_0 .net "C", 0 0, o0000000002ab3d98;  0 drivers
o0000000002ab3dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a59cb0_0 .net "D", 0 0, o0000000002ab3dc8;  0 drivers
v0000000002a58ef0_0 .var "Q", 0 0;
E_0000000002a8a990 .event negedge, v0000000002a5b1f0_0;
S_00000000028a5d60 .scope module, "SB_DFFNE" "SB_DFFNE" 2 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0000000002ab3eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a5a110_0 .net "C", 0 0, o0000000002ab3eb8;  0 drivers
o0000000002ab3ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a59e90_0 .net "D", 0 0, o0000000002ab3ee8;  0 drivers
o0000000002ab3f18 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a59fd0_0 .net "E", 0 0, o0000000002ab3f18;  0 drivers
v0000000002a58c70_0 .var "Q", 0 0;
E_0000000002a8a5d0 .event negedge, v0000000002a5a110_0;
S_00000000028a9350 .scope module, "SB_DFFNER" "SB_DFFNER" 2 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0000000002ab4038 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a5a070_0 .net "C", 0 0, o0000000002ab4038;  0 drivers
o0000000002ab4068 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a58bd0_0 .net "D", 0 0, o0000000002ab4068;  0 drivers
o0000000002ab4098 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a5a1b0_0 .net "E", 0 0, o0000000002ab4098;  0 drivers
v0000000002a583b0_0 .var "Q", 0 0;
o0000000002ab40f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a58630_0 .net "R", 0 0, o0000000002ab40f8;  0 drivers
E_0000000002a8ae50/0 .event negedge, v0000000002a5a070_0;
E_0000000002a8ae50/1 .event posedge, v0000000002a58630_0;
E_0000000002a8ae50 .event/or E_0000000002a8ae50/0, E_0000000002a8ae50/1;
S_00000000028a94d0 .scope module, "SB_DFFNES" "SB_DFFNES" 2 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0000000002ab4218 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a16a30_0 .net "C", 0 0, o0000000002ab4218;  0 drivers
o0000000002ab4248 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002aff0c0_0 .net "D", 0 0, o0000000002ab4248;  0 drivers
o0000000002ab4278 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002aff340_0 .net "E", 0 0, o0000000002ab4278;  0 drivers
v0000000002b00740_0 .var "Q", 0 0;
o0000000002ab42d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002aff8e0_0 .net "S", 0 0, o0000000002ab42d8;  0 drivers
E_0000000002a8a390/0 .event negedge, v0000000002a16a30_0;
E_0000000002a8a390/1 .event posedge, v0000000002aff8e0_0;
E_0000000002a8a390 .event/or E_0000000002a8a390/0, E_0000000002a8a390/1;
S_00000000028b22a0 .scope module, "SB_DFFNESR" "SB_DFFNESR" 2 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0000000002ab43f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002afffc0_0 .net "C", 0 0, o0000000002ab43f8;  0 drivers
o0000000002ab4428 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b009c0_0 .net "D", 0 0, o0000000002ab4428;  0 drivers
o0000000002ab4458 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002aff3e0_0 .net "E", 0 0, o0000000002ab4458;  0 drivers
v0000000002b011e0_0 .var "Q", 0 0;
o0000000002ab44b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b00600_0 .net "R", 0 0, o0000000002ab44b8;  0 drivers
E_0000000002a8a7d0 .event negedge, v0000000002afffc0_0;
S_00000000028b2420 .scope module, "SB_DFFNESS" "SB_DFFNESS" 2 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0000000002ab45d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b006a0_0 .net "C", 0 0, o0000000002ab45d8;  0 drivers
o0000000002ab4608 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b004c0_0 .net "D", 0 0, o0000000002ab4608;  0 drivers
o0000000002ab4638 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b00ba0_0 .net "E", 0 0, o0000000002ab4638;  0 drivers
v0000000002aff160_0 .var "Q", 0 0;
o0000000002ab4698 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002afee40_0 .net "S", 0 0, o0000000002ab4698;  0 drivers
E_0000000002a8a110 .event negedge, v0000000002b006a0_0;
S_00000000028b0ed0 .scope module, "SB_DFFNR" "SB_DFFNR" 2 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0000000002ab47b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b00060_0 .net "C", 0 0, o0000000002ab47b8;  0 drivers
o0000000002ab47e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b007e0_0 .net "D", 0 0, o0000000002ab47e8;  0 drivers
v0000000002b00c40_0 .var "Q", 0 0;
o0000000002ab4848 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b010a0_0 .net "R", 0 0, o0000000002ab4848;  0 drivers
E_0000000002a8ae90/0 .event negedge, v0000000002b00060_0;
E_0000000002a8ae90/1 .event posedge, v0000000002b010a0_0;
E_0000000002a8ae90 .event/or E_0000000002a8ae90/0, E_0000000002a8ae90/1;
S_00000000028b1050 .scope module, "SB_DFFNS" "SB_DFFNS" 2 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0000000002ab4938 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002afef80_0 .net "C", 0 0, o0000000002ab4938;  0 drivers
o0000000002ab4968 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002aff2a0_0 .net "D", 0 0, o0000000002ab4968;  0 drivers
v0000000002afeee0_0 .var "Q", 0 0;
o0000000002ab49c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002aff5c0_0 .net "S", 0 0, o0000000002ab49c8;  0 drivers
E_0000000002a8a410/0 .event negedge, v0000000002afef80_0;
E_0000000002a8a410/1 .event posedge, v0000000002aff5c0_0;
E_0000000002a8a410 .event/or E_0000000002a8a410/0, E_0000000002a8a410/1;
S_00000000028ab730 .scope module, "SB_DFFNSR" "SB_DFFNSR" 2 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0000000002ab4ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002aff480_0 .net "C", 0 0, o0000000002ab4ab8;  0 drivers
o0000000002ab4ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b00ce0_0 .net "D", 0 0, o0000000002ab4ae8;  0 drivers
v0000000002afec60_0 .var "Q", 0 0;
o0000000002ab4b48 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b00420_0 .net "R", 0 0, o0000000002ab4b48;  0 drivers
E_0000000002a8a490 .event negedge, v0000000002aff480_0;
S_000000000291deb0 .scope module, "SB_DFFNSS" "SB_DFFNSS" 2 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0000000002ab4c38 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002afeb20_0 .net "C", 0 0, o0000000002ab4c38;  0 drivers
o0000000002ab4c68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002aff520_0 .net "D", 0 0, o0000000002ab4c68;  0 drivers
v0000000002b00b00_0 .var "Q", 0 0;
o0000000002ab4cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b00560_0 .net "S", 0 0, o0000000002ab4cc8;  0 drivers
E_0000000002a8a190 .event negedge, v0000000002afeb20_0;
S_000000000291d5b0 .scope module, "SB_DFFR" "SB_DFFR" 2 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0000000002ab4db8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b00a60_0 .net "C", 0 0, o0000000002ab4db8;  0 drivers
o0000000002ab4de8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002afebc0_0 .net "D", 0 0, o0000000002ab4de8;  0 drivers
v0000000002affac0_0 .var "Q", 0 0;
o0000000002ab4e48 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002affb60_0 .net "R", 0 0, o0000000002ab4e48;  0 drivers
E_0000000002a8a4d0 .event posedge, v0000000002affb60_0, v0000000002b00a60_0;
S_000000000291e030 .scope module, "SB_DFFS" "SB_DFFS" 2 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0000000002ab4f38 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002aff200_0 .net "C", 0 0, o0000000002ab4f38;  0 drivers
o0000000002ab4f68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002aff660_0 .net "D", 0 0, o0000000002ab4f68;  0 drivers
v0000000002aff700_0 .var "Q", 0 0;
o0000000002ab4fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b00880_0 .net "S", 0 0, o0000000002ab4fc8;  0 drivers
E_0000000002a8ad10 .event posedge, v0000000002b00880_0, v0000000002aff200_0;
S_000000000291d430 .scope module, "SB_DFFSR" "SB_DFFSR" 2 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0000000002ab50b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002aff980_0 .net "C", 0 0, o0000000002ab50b8;  0 drivers
o0000000002ab50e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002affa20_0 .net "D", 0 0, o0000000002ab50e8;  0 drivers
v0000000002afeda0_0 .var "Q", 0 0;
o0000000002ab5148 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b00d80_0 .net "R", 0 0, o0000000002ab5148;  0 drivers
E_0000000002a8a890 .event posedge, v0000000002aff980_0;
S_000000000291d8b0 .scope module, "SB_DFFSS" "SB_DFFSS" 2 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0000000002ab5238 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002aff7a0_0 .net "C", 0 0, o0000000002ab5238;  0 drivers
o0000000002ab5268 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002afff20_0 .net "D", 0 0, o0000000002ab5268;  0 drivers
v0000000002aff840_0 .var "Q", 0 0;
o0000000002ab52c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002affc00_0 .net "S", 0 0, o0000000002ab52c8;  0 drivers
E_0000000002a8aa50 .event posedge, v0000000002aff7a0_0;
S_000000000291da30 .scope module, "SB_GB" "SB_GB" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o0000000002ab53e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002a9f1f0 .functor BUFZ 1, o0000000002ab53e8, C4<0>, C4<0>, C4<0>;
v0000000002b00240_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0000000002a9f1f0;  1 drivers
v0000000002aff020_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0000000002ab53e8;  0 drivers
S_000000000291d730 .scope module, "SB_GB_IO" "SB_GB_IO" 2 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_00000000029d0b60 .param/str "IO_STANDARD" 0 2 89, "SB_LVCMOS";
P_00000000029d0b98 .param/l "NEG_TRIGGER" 0 2 88, C4<0>;
P_00000000029d0bd0 .param/l "PIN_TYPE" 0 2 86, C4<000000>;
P_00000000029d0c08 .param/l "PULLUP" 0 2 87, C4<0>;
o0000000002ab5628 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002a9eee0 .functor BUFZ 1, o0000000002ab5628, C4<0>, C4<0>, C4<0>;
o0000000002ab5478 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b02680_0 .net "CLOCK_ENABLE", 0 0, o0000000002ab5478;  0 drivers
v0000000002b01fa0_0 .net "D_IN_0", 0 0, L_0000000002a9e700;  1 drivers
v0000000002b02860_0 .net "D_IN_1", 0 0, L_0000000002a9f5e0;  1 drivers
o0000000002ab5508 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b01aa0_0 .net "D_OUT_0", 0 0, o0000000002ab5508;  0 drivers
o0000000002ab5538 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b020e0_0 .net "D_OUT_1", 0 0, o0000000002ab5538;  0 drivers
v0000000002b022c0_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0000000002a9eee0;  1 drivers
o0000000002ab5568 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b01d20_0 .net "INPUT_CLK", 0 0, o0000000002ab5568;  0 drivers
o0000000002ab5598 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b01be0_0 .net "LATCH_INPUT_VALUE", 0 0, o0000000002ab5598;  0 drivers
o0000000002ab55c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b024a0_0 .net "OUTPUT_CLK", 0 0, o0000000002ab55c8;  0 drivers
o0000000002ab55f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b01960_0 .net "OUTPUT_ENABLE", 0 0, o0000000002ab55f8;  0 drivers
v0000000002b025e0_0 .net "PACKAGE_PIN", 0 0, o0000000002ab5628;  0 drivers
S_00000000028b46c0 .scope module, "IO" "SB_IO" 2 98, 2 7 0, S_000000000291d730;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_00000000028ac2f0 .param/str "IO_STANDARD" 0 2 22, "SB_LVCMOS";
P_00000000028ac328 .param/l "NEG_TRIGGER" 0 2 21, C4<0>;
P_00000000028ac360 .param/l "PIN_TYPE" 0 2 19, C4<000000>;
P_00000000028ac398 .param/l "PULLUP" 0 2 20, C4<0>;
L_0000000002a9e700 .functor BUFZ 1, v0000000002affd40_0, C4<0>, C4<0>, C4<0>;
L_0000000002a9f5e0 .functor BUFZ 1, v0000000002b01140_0, C4<0>, C4<0>, C4<0>;
v0000000002b002e0_0 .net "CLOCK_ENABLE", 0 0, o0000000002ab5478;  alias, 0 drivers
v0000000002afed00_0 .net "D_IN_0", 0 0, L_0000000002a9e700;  alias, 1 drivers
v0000000002b00920_0 .net "D_IN_1", 0 0, L_0000000002a9f5e0;  alias, 1 drivers
v0000000002b00e20_0 .net "D_OUT_0", 0 0, o0000000002ab5508;  alias, 0 drivers
v0000000002affca0_0 .net "D_OUT_1", 0 0, o0000000002ab5538;  alias, 0 drivers
v0000000002b00ec0_0 .net "INPUT_CLK", 0 0, o0000000002ab5568;  alias, 0 drivers
v0000000002b001a0_0 .net "LATCH_INPUT_VALUE", 0 0, o0000000002ab5598;  alias, 0 drivers
v0000000002b00380_0 .net "OUTPUT_CLK", 0 0, o0000000002ab55c8;  alias, 0 drivers
v0000000002b00f60_0 .net "OUTPUT_ENABLE", 0 0, o0000000002ab55f8;  alias, 0 drivers
v0000000002b01000_0 .net "PACKAGE_PIN", 0 0, o0000000002ab5628;  alias, 0 drivers
v0000000002affd40_0 .var "din_0", 0 0;
v0000000002b01140_0 .var "din_1", 0 0;
v0000000002b01280_0 .var "din_q_0", 0 0;
v0000000002affde0_0 .var "din_q_1", 0 0;
v0000000002affe80_0 .var "dout", 0 0;
v0000000002b00100_0 .var "dout_q_0", 0 0;
v0000000002b02400_0 .var "dout_q_1", 0 0;
v0000000002b01c80_0 .var "outclk_delayed_1", 0 0;
v0000000002b01320_0 .var "outclk_delayed_2", 0 0;
v0000000002b01f00_0 .var "outena_q", 0 0;
E_0000000002a8aa90 .event edge, v0000000002b01320_0, v0000000002b00100_0, v0000000002b02400_0;
E_0000000002a8a150 .event edge, v0000000002b01c80_0;
E_0000000002a8a6d0 .event edge, v0000000002b00380_0;
E_0000000002a8a550 .event edge, v0000000002b001a0_0, v0000000002b01280_0, v0000000002affde0_0;
S_00000000028b3ac0 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_00000000028b46c0;
 .timescale 0 0;
E_0000000002a8a1d0 .event posedge, v0000000002b00380_0;
E_0000000002a8ad50 .event negedge, v0000000002b00380_0;
E_0000000002a8aed0 .event negedge, v0000000002b00ec0_0;
E_0000000002a8b050 .event posedge, v0000000002b00ec0_0;
S_000000000291e1b0 .scope module, "SB_LUT4" "SB_LUT4" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_0000000002a8a750 .param/l "LUT_INIT" 0 2 122, C4<0000000000000000>;
o0000000002ab5c58 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b01a00_0 .net "I0", 0 0, o0000000002ab5c58;  0 drivers
o0000000002ab5c88 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b02220_0 .net "I1", 0 0, o0000000002ab5c88;  0 drivers
o0000000002ab5cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b02720_0 .net "I2", 0 0, o0000000002ab5cb8;  0 drivers
o0000000002ab5ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b01b40_0 .net "I3", 0 0, o0000000002ab5ce8;  0 drivers
v0000000002b01820_0 .net "O", 0 0, L_0000000002b22e90;  1 drivers
L_0000000002b601a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000002b02540_0 .net/2u *"_s0", 7 0, L_0000000002b601a8;  1 drivers
v0000000002b027c0_0 .net *"_s13", 1 0, L_0000000002b22210;  1 drivers
v0000000002b02900_0 .net *"_s15", 1 0, L_0000000002b23250;  1 drivers
v0000000002b029a0_0 .net *"_s19", 0 0, L_0000000002b22170;  1 drivers
L_0000000002b601f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000002b01dc0_0 .net/2u *"_s2", 7 0, L_0000000002b601f0;  1 drivers
v0000000002b01500_0 .net *"_s21", 0 0, L_0000000002b23390;  1 drivers
v0000000002b013c0_0 .net *"_s7", 3 0, L_0000000002b239d0;  1 drivers
v0000000002b02180_0 .net *"_s9", 3 0, L_0000000002b22df0;  1 drivers
v0000000002b01460_0 .net "s1", 1 0, L_0000000002b24470;  1 drivers
v0000000002b02040_0 .net "s2", 3 0, L_0000000002b23570;  1 drivers
v0000000002b015a0_0 .net "s3", 7 0, L_0000000002b23cf0;  1 drivers
L_0000000002b23cf0 .functor MUXZ 8, L_0000000002b601f0, L_0000000002b601a8, o0000000002ab5ce8, C4<>;
L_0000000002b239d0 .part L_0000000002b23cf0, 4, 4;
L_0000000002b22df0 .part L_0000000002b23cf0, 0, 4;
L_0000000002b23570 .functor MUXZ 4, L_0000000002b22df0, L_0000000002b239d0, o0000000002ab5cb8, C4<>;
L_0000000002b22210 .part L_0000000002b23570, 2, 2;
L_0000000002b23250 .part L_0000000002b23570, 0, 2;
L_0000000002b24470 .functor MUXZ 2, L_0000000002b23250, L_0000000002b22210, o0000000002ab5c88, C4<>;
L_0000000002b22170 .part L_0000000002b24470, 1, 1;
L_0000000002b23390 .part L_0000000002b24470, 0, 1;
L_0000000002b22e90 .functor MUXZ 1, L_0000000002b23390, L_0000000002b22170, o0000000002ab5c58, C4<>;
S_000000000291dbb0 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 2 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_00000000028ae6e0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 823, "FIXED";
P_00000000028ae718 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 824, "FIXED";
P_00000000028ae750 .param/l "DIVF" 0 2 831, C4<0000000>;
P_00000000028ae788 .param/l "DIVQ" 0 2 832, C4<000>;
P_00000000028ae7c0 .param/l "DIVR" 0 2 830, C4<0000>;
P_00000000028ae7f8 .param/l "ENABLE_ICEGATE_PORTA" 0 2 834, C4<0>;
P_00000000028ae830 .param/l "ENABLE_ICEGATE_PORTB" 0 2 835, C4<0>;
P_00000000028ae868 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 837, +C4<00000000000000000000000000000001>;
P_00000000028ae8a0 .param/l "FDA_FEEDBACK" 0 2 826, C4<0000>;
P_00000000028ae8d8 .param/l "FDA_RELATIVE" 0 2 827, C4<0000>;
P_00000000028ae910 .param/str "FEEDBACK_PATH" 0 2 822, "SIMPLE";
P_00000000028ae948 .param/l "FILTER_RANGE" 0 2 833, C4<000>;
P_00000000028ae980 .param/str "PLLOUT_SELECT_PORTA" 0 2 828, "GENCLK";
P_00000000028ae9b8 .param/str "PLLOUT_SELECT_PORTB" 0 2 829, "GENCLK";
P_00000000028ae9f0 .param/l "SHIFTREG_DIV_MODE" 0 2 825, C4<0>;
P_00000000028aea28 .param/l "TEST_MODE" 0 2 836, C4<0>;
o0000000002ab6048 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b01640_0 .net "BYPASS", 0 0, o0000000002ab6048;  0 drivers
o0000000002ab6078 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000002b016e0_0 .net "DYNAMICDELAY", 7 0, o0000000002ab6078;  0 drivers
o0000000002ab60a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b01e60_0 .net "EXTFEEDBACK", 0 0, o0000000002ab60a8;  0 drivers
o0000000002ab60d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b01780_0 .net "LATCHINPUTVALUE", 0 0, o0000000002ab60d8;  0 drivers
o0000000002ab6108 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b018c0_0 .net "LOCK", 0 0, o0000000002ab6108;  0 drivers
o0000000002ab6138 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b02360_0 .net "PLLOUTCOREA", 0 0, o0000000002ab6138;  0 drivers
o0000000002ab6168 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04890_0 .net "PLLOUTCOREB", 0 0, o0000000002ab6168;  0 drivers
o0000000002ab6198 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04570_0 .net "PLLOUTGLOBALA", 0 0, o0000000002ab6198;  0 drivers
o0000000002ab61c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b05290_0 .net "PLLOUTGLOBALB", 0 0, o0000000002ab61c8;  0 drivers
o0000000002ab61f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04250_0 .net "REFERENCECLK", 0 0, o0000000002ab61f8;  0 drivers
o0000000002ab6228 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b03710_0 .net "RESETB", 0 0, o0000000002ab6228;  0 drivers
o0000000002ab6258 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b050b0_0 .net "SCLK", 0 0, o0000000002ab6258;  0 drivers
o0000000002ab6288 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b03df0_0 .net "SDI", 0 0, o0000000002ab6288;  0 drivers
o0000000002ab62b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b03210_0 .net "SDO", 0 0, o0000000002ab62b8;  0 drivers
S_000000000291dd30 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 2 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_00000000028a5410 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 858, "FIXED";
P_00000000028a5448 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 859, "FIXED";
P_00000000028a5480 .param/l "DIVF" 0 2 866, C4<0000000>;
P_00000000028a54b8 .param/l "DIVQ" 0 2 867, C4<000>;
P_00000000028a54f0 .param/l "DIVR" 0 2 865, C4<0000>;
P_00000000028a5528 .param/l "ENABLE_ICEGATE_PORTA" 0 2 869, C4<0>;
P_00000000028a5560 .param/l "ENABLE_ICEGATE_PORTB" 0 2 870, C4<0>;
P_00000000028a5598 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 872, +C4<00000000000000000000000000000001>;
P_00000000028a55d0 .param/l "FDA_FEEDBACK" 0 2 861, C4<0000>;
P_00000000028a5608 .param/l "FDA_RELATIVE" 0 2 862, C4<0000>;
P_00000000028a5640 .param/str "FEEDBACK_PATH" 0 2 857, "SIMPLE";
P_00000000028a5678 .param/l "FILTER_RANGE" 0 2 868, C4<000>;
P_00000000028a56b0 .param/str "PLLOUT_SELECT_PORTA" 0 2 863, "GENCLK";
P_00000000028a56e8 .param/str "PLLOUT_SELECT_PORTB" 0 2 864, "GENCLK";
P_00000000028a5720 .param/l "SHIFTREG_DIV_MODE" 0 2 860, C4<00>;
P_00000000028a5758 .param/l "TEST_MODE" 0 2 871, C4<0>;
o0000000002ab6588 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04cf0_0 .net "BYPASS", 0 0, o0000000002ab6588;  0 drivers
o0000000002ab65b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000002b041b0_0 .net "DYNAMICDELAY", 7 0, o0000000002ab65b8;  0 drivers
o0000000002ab65e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b03cb0_0 .net "EXTFEEDBACK", 0 0, o0000000002ab65e8;  0 drivers
o0000000002ab6618 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04b10_0 .net "LATCHINPUTVALUE", 0 0, o0000000002ab6618;  0 drivers
o0000000002ab6648 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04a70_0 .net "LOCK", 0 0, o0000000002ab6648;  0 drivers
o0000000002ab6678 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04e30_0 .net "PACKAGEPIN", 0 0, o0000000002ab6678;  0 drivers
o0000000002ab66a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b042f0_0 .net "PLLOUTCOREA", 0 0, o0000000002ab66a8;  0 drivers
o0000000002ab66d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b033f0_0 .net "PLLOUTCOREB", 0 0, o0000000002ab66d8;  0 drivers
o0000000002ab6708 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04390_0 .net "PLLOUTGLOBALA", 0 0, o0000000002ab6708;  0 drivers
o0000000002ab6738 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b03490_0 .net "PLLOUTGLOBALB", 0 0, o0000000002ab6738;  0 drivers
o0000000002ab6768 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04430_0 .net "RESETB", 0 0, o0000000002ab6768;  0 drivers
o0000000002ab6798 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b03990_0 .net "SCLK", 0 0, o0000000002ab6798;  0 drivers
o0000000002ab67c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b02b30_0 .net "SDI", 0 0, o0000000002ab67c8;  0 drivers
o0000000002ab67f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b049d0_0 .net "SDO", 0 0, o0000000002ab67f8;  0 drivers
S_00000000028b43c0 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 2 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_00000000028a3fc0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 789, "FIXED";
P_00000000028a3ff8 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 790, "FIXED";
P_00000000028a4030 .param/l "DIVF" 0 2 796, C4<0000000>;
P_00000000028a4068 .param/l "DIVQ" 0 2 797, C4<000>;
P_00000000028a40a0 .param/l "DIVR" 0 2 795, C4<0000>;
P_00000000028a40d8 .param/l "ENABLE_ICEGATE_PORTA" 0 2 799, C4<0>;
P_00000000028a4110 .param/l "ENABLE_ICEGATE_PORTB" 0 2 800, C4<0>;
P_00000000028a4148 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 802, +C4<00000000000000000000000000000001>;
P_00000000028a4180 .param/l "FDA_FEEDBACK" 0 2 792, C4<0000>;
P_00000000028a41b8 .param/l "FDA_RELATIVE" 0 2 793, C4<0000>;
P_00000000028a41f0 .param/str "FEEDBACK_PATH" 0 2 788, "SIMPLE";
P_00000000028a4228 .param/l "FILTER_RANGE" 0 2 798, C4<000>;
P_00000000028a4260 .param/str "PLLOUT_SELECT_PORTB" 0 2 794, "GENCLK";
P_00000000028a4298 .param/l "SHIFTREG_DIV_MODE" 0 2 791, C4<0>;
P_00000000028a42d0 .param/l "TEST_MODE" 0 2 801, C4<0>;
o0000000002ab6ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04610_0 .net "BYPASS", 0 0, o0000000002ab6ac8;  0 drivers
o0000000002ab6af8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000002b02bd0_0 .net "DYNAMICDELAY", 7 0, o0000000002ab6af8;  0 drivers
o0000000002ab6b28 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04070_0 .net "EXTFEEDBACK", 0 0, o0000000002ab6b28;  0 drivers
o0000000002ab6b58 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b02c70_0 .net "LATCHINPUTVALUE", 0 0, o0000000002ab6b58;  0 drivers
o0000000002ab6b88 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b03f30_0 .net "LOCK", 0 0, o0000000002ab6b88;  0 drivers
o0000000002ab6bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b03530_0 .net "PACKAGEPIN", 0 0, o0000000002ab6bb8;  0 drivers
o0000000002ab6be8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04ed0_0 .net "PLLOUTCOREA", 0 0, o0000000002ab6be8;  0 drivers
o0000000002ab6c18 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b02d10_0 .net "PLLOUTCOREB", 0 0, o0000000002ab6c18;  0 drivers
o0000000002ab6c48 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b044d0_0 .net "PLLOUTGLOBALA", 0 0, o0000000002ab6c48;  0 drivers
o0000000002ab6c78 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b046b0_0 .net "PLLOUTGLOBALB", 0 0, o0000000002ab6c78;  0 drivers
o0000000002ab6ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04110_0 .net "RESETB", 0 0, o0000000002ab6ca8;  0 drivers
o0000000002ab6cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b03fd0_0 .net "SCLK", 0 0, o0000000002ab6cd8;  0 drivers
o0000000002ab6d08 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04bb0_0 .net "SDI", 0 0, o0000000002ab6d08;  0 drivers
o0000000002ab6d38 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b047f0_0 .net "SDO", 0 0, o0000000002ab6d38;  0 drivers
S_00000000028b40c0 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 2 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_00000000028a7bc0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 756, "FIXED";
P_00000000028a7bf8 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 757, "FIXED";
P_00000000028a7c30 .param/l "DIVF" 0 2 763, C4<0000000>;
P_00000000028a7c68 .param/l "DIVQ" 0 2 764, C4<000>;
P_00000000028a7ca0 .param/l "DIVR" 0 2 762, C4<0000>;
P_00000000028a7cd8 .param/l "ENABLE_ICEGATE" 0 2 766, C4<0>;
P_00000000028a7d10 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 768, +C4<00000000000000000000000000000001>;
P_00000000028a7d48 .param/l "FDA_FEEDBACK" 0 2 759, C4<0000>;
P_00000000028a7d80 .param/l "FDA_RELATIVE" 0 2 760, C4<0000>;
P_00000000028a7db8 .param/str "FEEDBACK_PATH" 0 2 755, "SIMPLE";
P_00000000028a7df0 .param/l "FILTER_RANGE" 0 2 765, C4<000>;
P_00000000028a7e28 .param/str "PLLOUT_SELECT" 0 2 761, "GENCLK";
P_00000000028a7e60 .param/l "SHIFTREG_DIV_MODE" 0 2 758, C4<0>;
P_00000000028a7e98 .param/l "TEST_MODE" 0 2 767, C4<0>;
o0000000002ab7008 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b030d0_0 .net "BYPASS", 0 0, o0000000002ab7008;  0 drivers
o0000000002ab7038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000002b04750_0 .net "DYNAMICDELAY", 7 0, o0000000002ab7038;  0 drivers
o0000000002ab7068 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b035d0_0 .net "EXTFEEDBACK", 0 0, o0000000002ab7068;  0 drivers
o0000000002ab7098 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04f70_0 .net "LATCHINPUTVALUE", 0 0, o0000000002ab7098;  0 drivers
o0000000002ab70c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b03d50_0 .net "LOCK", 0 0, o0000000002ab70c8;  0 drivers
o0000000002ab70f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b02db0_0 .net "PACKAGEPIN", 0 0, o0000000002ab70f8;  0 drivers
o0000000002ab7128 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b03a30_0 .net "PLLOUTCORE", 0 0, o0000000002ab7128;  0 drivers
o0000000002ab7158 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b03e90_0 .net "PLLOUTGLOBAL", 0 0, o0000000002ab7158;  0 drivers
o0000000002ab7188 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b02e50_0 .net "RESETB", 0 0, o0000000002ab7188;  0 drivers
o0000000002ab71b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b03670_0 .net "SCLK", 0 0, o0000000002ab71b8;  0 drivers
o0000000002ab71e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b04930_0 .net "SDI", 0 0, o0000000002ab71e8;  0 drivers
o0000000002ab7218 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b037b0_0 .net "SDO", 0 0, o0000000002ab7218;  0 drivers
S_00000000028b49c0 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 2 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_00000000028a7ee0 .param/l "INIT_0" 0 2 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a7f18 .param/l "INIT_1" 0 2 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a7f50 .param/l "INIT_2" 0 2 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a7f88 .param/l "INIT_3" 0 2 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a7fc0 .param/l "INIT_4" 0 2 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a7ff8 .param/l "INIT_5" 0 2 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a8030 .param/l "INIT_6" 0 2 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a8068 .param/l "INIT_7" 0 2 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a80a0 .param/l "INIT_8" 0 2 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a80d8 .param/l "INIT_9" 0 2 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a8110 .param/l "INIT_A" 0 2 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a8148 .param/l "INIT_B" 0 2 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a8180 .param/l "INIT_C" 0 2 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a81b8 .param/l "INIT_D" 0 2 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a81f0 .param/l "INIT_E" 0 2 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a8228 .param/l "INIT_F" 0 2 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028a8260 .param/l "READ_MODE" 0 2 489, +C4<00000000000000000000000000000000>;
P_00000000028a8298 .param/l "WRITE_MODE" 0 2 488, +C4<00000000000000000000000000000000>;
o0000000002ab7998 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002a9f0a0 .functor NOT 1, o0000000002ab7998, C4<0>, C4<0>, C4<0>;
o0000000002ab7488 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000002b05650_0 .net "MASK", 15 0, o0000000002ab7488;  0 drivers
o0000000002ab74b8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0000000002b05470_0 .net "RADDR", 10 0, o0000000002ab74b8;  0 drivers
o0000000002ab7518 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b053d0_0 .net "RCLKE", 0 0, o0000000002ab7518;  0 drivers
v0000000002b06190_0 .net "RCLKN", 0 0, o0000000002ab7998;  0 drivers
v0000000002b05ab0_0 .net "RDATA", 15 0, L_0000000002a9f7a0;  1 drivers
o0000000002ab75a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b05b50_0 .net "RE", 0 0, o0000000002ab75a8;  0 drivers
o0000000002ab7608 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0000000002b05d30_0 .net "WADDR", 10 0, o0000000002ab7608;  0 drivers
o0000000002ab7638 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b05e70_0 .net "WCLK", 0 0, o0000000002ab7638;  0 drivers
o0000000002ab7668 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b058d0_0 .net "WCLKE", 0 0, o0000000002ab7668;  0 drivers
o0000000002ab7698 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000002b06550_0 .net "WDATA", 15 0, o0000000002ab7698;  0 drivers
o0000000002ab76f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b06230_0 .net "WE", 0 0, o0000000002ab76f8;  0 drivers
S_00000000028b4240 .scope module, "RAM" "SB_RAM40_4K" 2 527, 2 317 0, S_00000000028b49c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_00000000028f30b0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f30e8 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3120 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3158 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3190 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f31c8 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3200 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3238 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3270 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f32a8 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f32e0 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3318 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3350 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3388 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f33c0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f33f8 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3430 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_00000000028f3468 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0000000002b04c50_0 .net "MASK", 15 0, o0000000002ab7488;  alias, 0 drivers
v0000000002b04d90_0 .net "RADDR", 10 0, o0000000002ab74b8;  alias, 0 drivers
v0000000002b05150_0 .net "RCLK", 0 0, L_0000000002a9f0a0;  1 drivers
v0000000002b02f90_0 .net "RCLKE", 0 0, o0000000002ab7518;  alias, 0 drivers
v0000000002b05010_0 .net "RDATA", 15 0, L_0000000002a9f7a0;  alias, 1 drivers
v0000000002b032b0_0 .var "RDATA_I", 15 0;
v0000000002b051f0_0 .net "RE", 0 0, o0000000002ab75a8;  alias, 0 drivers
L_0000000002b60238 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002b02ef0_0 .net "RMASK_I", 15 0, L_0000000002b60238;  1 drivers
v0000000002b03030_0 .net "WADDR", 10 0, o0000000002ab7608;  alias, 0 drivers
v0000000002b03850_0 .net "WCLK", 0 0, o0000000002ab7638;  alias, 0 drivers
v0000000002b03170_0 .net "WCLKE", 0 0, o0000000002ab7668;  alias, 0 drivers
v0000000002b03350_0 .net "WDATA", 15 0, o0000000002ab7698;  alias, 0 drivers
v0000000002b038f0_0 .net "WDATA_I", 15 0, L_0000000002a9fb90;  1 drivers
v0000000002b03ad0_0 .net "WE", 0 0, o0000000002ab76f8;  alias, 0 drivers
v0000000002b03b70_0 .net "WMASK_I", 15 0, L_0000000002a9fd50;  1 drivers
v0000000002b03c10_0 .var/i "i", 31 0;
v0000000002b05a10 .array "memory", 255 0, 15 0;
E_0000000002a8a710 .event posedge, v0000000002b05150_0;
E_0000000002a8a810 .event posedge, v0000000002b03850_0;
S_00000000028b4b40 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_00000000028b4240;
 .timescale 0 0;
L_0000000002a9fd50 .functor BUFZ 16, o0000000002ab7488, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000028b3c40 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_00000000028b4240;
 .timescale 0 0;
S_00000000028b4840 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_00000000028b4240;
 .timescale 0 0;
L_0000000002a9fb90 .functor BUFZ 16, o0000000002ab7698, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000028b37c0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_00000000028b4240;
 .timescale 0 0;
L_0000000002a9f7a0 .functor BUFZ 16, v0000000002b032b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000028b4540 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 2 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_00000000028abd20 .param/l "INIT_0" 0 2 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028abd58 .param/l "INIT_1" 0 2 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028abd90 .param/l "INIT_2" 0 2 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028abdc8 .param/l "INIT_3" 0 2 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028abe00 .param/l "INIT_4" 0 2 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028abe38 .param/l "INIT_5" 0 2 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028abe70 .param/l "INIT_6" 0 2 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028abea8 .param/l "INIT_7" 0 2 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028abee0 .param/l "INIT_8" 0 2 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028abf18 .param/l "INIT_9" 0 2 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028abf50 .param/l "INIT_A" 0 2 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028abf88 .param/l "INIT_B" 0 2 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028abfc0 .param/l "INIT_C" 0 2 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028abff8 .param/l "INIT_D" 0 2 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028ac030 .param/l "INIT_E" 0 2 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028ac068 .param/l "INIT_F" 0 2 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028ac0a0 .param/l "READ_MODE" 0 2 613, +C4<00000000000000000000000000000000>;
P_00000000028ac0d8 .param/l "WRITE_MODE" 0 2 612, +C4<00000000000000000000000000000000>;
o0000000002ab80e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002a9ef50 .functor NOT 1, o0000000002ab80e8, C4<0>, C4<0>, C4<0>;
o0000000002ab8118 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002a9f340 .functor NOT 1, o0000000002ab8118, C4<0>, C4<0>, C4<0>;
o0000000002ab7bd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000002b065f0_0 .net "MASK", 15 0, o0000000002ab7bd8;  0 drivers
o0000000002ab7c08 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0000000002b05fb0_0 .net "RADDR", 10 0, o0000000002ab7c08;  0 drivers
o0000000002ab7c68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b06730_0 .net "RCLKE", 0 0, o0000000002ab7c68;  0 drivers
v0000000002b067d0_0 .net "RCLKN", 0 0, o0000000002ab80e8;  0 drivers
v0000000002b06870_0 .net "RDATA", 15 0, L_0000000002a9eb60;  1 drivers
o0000000002ab7cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b06910_0 .net "RE", 0 0, o0000000002ab7cf8;  0 drivers
o0000000002ab7d58 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0000000002b069b0_0 .net "WADDR", 10 0, o0000000002ab7d58;  0 drivers
o0000000002ab7db8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b055b0_0 .net "WCLKE", 0 0, o0000000002ab7db8;  0 drivers
v0000000002b0aad0_0 .net "WCLKN", 0 0, o0000000002ab8118;  0 drivers
o0000000002ab7de8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000002b0adf0_0 .net "WDATA", 15 0, o0000000002ab7de8;  0 drivers
o0000000002ab7e48 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b09130_0 .net "WE", 0 0, o0000000002ab7e48;  0 drivers
S_00000000028b4cc0 .scope module, "RAM" "SB_RAM40_4K" 2 651, 2 317 0, S_00000000028b4540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0000000002b08af0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08b28 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08b60 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08b98 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08bd0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08c08 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08c40 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08c78 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08cb0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08ce8 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08d20 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08d58 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08d90 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08dc8 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08e00 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08e38 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002b08e70 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0000000002b08ea8 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0000000002b05510_0 .net "MASK", 15 0, o0000000002ab7bd8;  alias, 0 drivers
v0000000002b05830_0 .net "RADDR", 10 0, o0000000002ab7c08;  alias, 0 drivers
v0000000002b05bf0_0 .net "RCLK", 0 0, L_0000000002a9ef50;  1 drivers
v0000000002b06690_0 .net "RCLKE", 0 0, o0000000002ab7c68;  alias, 0 drivers
v0000000002b06050_0 .net "RDATA", 15 0, L_0000000002a9eb60;  alias, 1 drivers
v0000000002b062d0_0 .var "RDATA_I", 15 0;
v0000000002b06370_0 .net "RE", 0 0, o0000000002ab7cf8;  alias, 0 drivers
L_0000000002b60280 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002b056f0_0 .net "RMASK_I", 15 0, L_0000000002b60280;  1 drivers
v0000000002b06410_0 .net "WADDR", 10 0, o0000000002ab7d58;  alias, 0 drivers
v0000000002b064b0_0 .net "WCLK", 0 0, L_0000000002a9f340;  1 drivers
v0000000002b05dd0_0 .net "WCLKE", 0 0, o0000000002ab7db8;  alias, 0 drivers
v0000000002b05790_0 .net "WDATA", 15 0, o0000000002ab7de8;  alias, 0 drivers
v0000000002b05f10_0 .net "WDATA_I", 15 0, L_0000000002aa00d0;  1 drivers
v0000000002b05330_0 .net "WE", 0 0, o0000000002ab7e48;  alias, 0 drivers
v0000000002b060f0_0 .net "WMASK_I", 15 0, L_0000000002a9e850;  1 drivers
v0000000002b05c90_0 .var/i "i", 31 0;
v0000000002b05970 .array "memory", 255 0, 15 0;
E_0000000002a8a850 .event posedge, v0000000002b05bf0_0;
E_0000000002a8a9d0 .event posedge, v0000000002b064b0_0;
S_00000000028b2ec0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_00000000028b4cc0;
 .timescale 0 0;
L_0000000002a9e850 .functor BUFZ 16, o0000000002ab7bd8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000028b3040 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_00000000028b4cc0;
 .timescale 0 0;
S_00000000028b31c0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_00000000028b4cc0;
 .timescale 0 0;
L_0000000002aa00d0 .functor BUFZ 16, o0000000002ab7de8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000028b34c0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_00000000028b4cc0;
 .timescale 0 0;
L_0000000002a9eb60 .functor BUFZ 16, v0000000002b062d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000028b3640 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 2 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0000000002ab2670 .param/l "INIT_0" 0 2 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab26a8 .param/l "INIT_1" 0 2 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab26e0 .param/l "INIT_2" 0 2 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab2718 .param/l "INIT_3" 0 2 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab2750 .param/l "INIT_4" 0 2 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab2788 .param/l "INIT_5" 0 2 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab27c0 .param/l "INIT_6" 0 2 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab27f8 .param/l "INIT_7" 0 2 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab2830 .param/l "INIT_8" 0 2 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab2868 .param/l "INIT_9" 0 2 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab28a0 .param/l "INIT_A" 0 2 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab28d8 .param/l "INIT_B" 0 2 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab2910 .param/l "INIT_C" 0 2 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab2948 .param/l "INIT_D" 0 2 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab2980 .param/l "INIT_E" 0 2 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab29b8 .param/l "INIT_F" 0 2 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002ab29f0 .param/l "READ_MODE" 0 2 551, +C4<00000000000000000000000000000000>;
P_0000000002ab2a28 .param/l "WRITE_MODE" 0 2 550, +C4<00000000000000000000000000000000>;
o0000000002ab8868 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002a9efc0 .functor NOT 1, o0000000002ab8868, C4<0>, C4<0>, C4<0>;
o0000000002ab8358 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000002b0b110_0 .net "MASK", 15 0, o0000000002ab8358;  0 drivers
o0000000002ab8388 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0000000002b096d0_0 .net "RADDR", 10 0, o0000000002ab8388;  0 drivers
o0000000002ab83b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b0acb0_0 .net "RCLK", 0 0, o0000000002ab83b8;  0 drivers
o0000000002ab83e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b0ad50_0 .net "RCLKE", 0 0, o0000000002ab83e8;  0 drivers
v0000000002b0a8f0_0 .net "RDATA", 15 0, L_0000000002a9fc00;  1 drivers
o0000000002ab8478 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b09270_0 .net "RE", 0 0, o0000000002ab8478;  0 drivers
o0000000002ab84d8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0000000002b08ff0_0 .net "WADDR", 10 0, o0000000002ab84d8;  0 drivers
o0000000002ab8538 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b09810_0 .net "WCLKE", 0 0, o0000000002ab8538;  0 drivers
v0000000002b0a7b0_0 .net "WCLKN", 0 0, o0000000002ab8868;  0 drivers
o0000000002ab8568 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000002b0af30_0 .net "WDATA", 15 0, o0000000002ab8568;  0 drivers
o0000000002ab85c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b0a850_0 .net "WE", 0 0, o0000000002ab85c8;  0 drivers
S_00000000028b3340 .scope module, "RAM" "SB_RAM40_4K" 2 589, 2 317 0, S_00000000028b3640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_00000000028f34b0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f34e8 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3520 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3558 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3590 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f35c8 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3600 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3638 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3670 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f36a8 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f36e0 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3718 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3750 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3788 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f37c0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f37f8 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000028f3830 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_00000000028f3868 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0000000002b0ab70_0 .net "MASK", 15 0, o0000000002ab8358;  alias, 0 drivers
v0000000002b0afd0_0 .net "RADDR", 10 0, o0000000002ab8388;  alias, 0 drivers
v0000000002b09950_0 .net "RCLK", 0 0, o0000000002ab83b8;  alias, 0 drivers
v0000000002b0b6b0_0 .net "RCLKE", 0 0, o0000000002ab83e8;  alias, 0 drivers
v0000000002b0ac10_0 .net "RDATA", 15 0, L_0000000002a9fc00;  alias, 1 drivers
v0000000002b099f0_0 .var "RDATA_I", 15 0;
v0000000002b09d10_0 .net "RE", 0 0, o0000000002ab8478;  alias, 0 drivers
L_0000000002b602c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002b0a670_0 .net "RMASK_I", 15 0, L_0000000002b602c8;  1 drivers
v0000000002b0a0d0_0 .net "WADDR", 10 0, o0000000002ab84d8;  alias, 0 drivers
v0000000002b0a5d0_0 .net "WCLK", 0 0, L_0000000002a9efc0;  1 drivers
v0000000002b0ae90_0 .net "WCLKE", 0 0, o0000000002ab8538;  alias, 0 drivers
v0000000002b0a530_0 .net "WDATA", 15 0, o0000000002ab8568;  alias, 0 drivers
v0000000002b09090_0 .net "WDATA_I", 15 0, L_0000000002a9fdc0;  1 drivers
v0000000002b091d0_0 .net "WE", 0 0, o0000000002ab85c8;  alias, 0 drivers
v0000000002b0a710_0 .net "WMASK_I", 15 0, L_0000000002a9ff10;  1 drivers
v0000000002b08f50_0 .var/i "i", 31 0;
v0000000002b09e50 .array "memory", 255 0, 15 0;
E_0000000002a8ab50 .event posedge, v0000000002b09950_0;
E_0000000002a8ad90 .event posedge, v0000000002b0a5d0_0;
S_00000000028b3dc0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_00000000028b3340;
 .timescale 0 0;
L_0000000002a9ff10 .functor BUFZ 16, o0000000002ab8358, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000002b14a60 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_00000000028b3340;
 .timescale 0 0;
S_0000000002b12f60 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_00000000028b3340;
 .timescale 0 0;
L_0000000002a9fdc0 .functor BUFZ 16, o0000000002ab8568, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000002b145e0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_00000000028b3340;
 .timescale 0 0;
L_0000000002a9fc00 .functor BUFZ 16, v0000000002b099f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000028b3f40 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 2 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o0000000002ab8aa8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b09310_0 .net "BOOT", 0 0, o0000000002ab8aa8;  0 drivers
o0000000002ab8ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b093b0_0 .net "S0", 0 0, o0000000002ab8ad8;  0 drivers
o0000000002ab8b08 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b0b070_0 .net "S1", 0 0, o0000000002ab8b08;  0 drivers
S_00000000028b3940 .scope module, "top_ov7670" "top_ov7670" 3 10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "ov7670_sioc"
    .port_info 3 /OUTPUT 1 "ov7670_siod"
    .port_info 4 /OUTPUT 1 "ov7670_rst_n"
    .port_info 5 /INPUT 1 "ov7670_vsync"
    .port_info 6 /INPUT 1 "ov7670_href"
    .port_info 7 /INPUT 1 "ov7670_pclk"
    .port_info 8 /OUTPUT 1 "ov7670_xclk"
    .port_info 9 /INPUT 3 "ov7670_d_msb"
    .port_info 10 /INPUT 2 "ov7670_d_lsb"
    .port_info 11 /OUTPUT 8 "led"
    .port_info 12 /OUTPUT 2 "vga_red_2b"
    .port_info 13 /OUTPUT 2 "vga_green_2b"
    .port_info 14 /OUTPUT 2 "vga_blue_2b"
    .port_info 15 /OUTPUT 1 "vga_hsync"
    .port_info 16 /OUTPUT 1 "vga_vsync"
P_00000000028ac120 .param/l "c_img_cols" 0 3 13, +C4<00000000000000000000000001010000>;
P_00000000028ac158 .param/l "c_img_pxls" 0 3 15, +C4<0000000000000000000000000000000000000000000000000001001011000000>;
P_00000000028ac190 .param/l "c_img_rows" 0 3 14, +C4<00000000000000000000000000111100>;
P_00000000028ac1c8 .param/l "c_nb_buf" 0 3 22, +C4<0000000000000000000000000000001100>;
P_00000000028ac200 .param/l "c_nb_buf_blue" 0 3 20, +C4<00000000000000000000000000000100>;
P_00000000028ac238 .param/l "c_nb_buf_green" 0 3 19, +C4<00000000000000000000000000000100>;
P_00000000028ac270 .param/l "c_nb_buf_red" 0 3 18, +C4<00000000000000000000000000000100>;
P_00000000028ac2a8 .param/l "c_nb_img_pxls" 0 3 16, +C4<00000000000000000000000000001101>;
o0000000002abc4f8 .functor BUFZ 3, C4<zzz>; HiZ drive
L_0000000002a9ea10 .functor BUFZ 3, o0000000002abc4f8, C4<000>, C4<000>, C4<000>;
o0000000002abc4c8 .functor BUFZ 2, C4<zz>; HiZ drive
L_0000000002a9ec40 .functor BUFZ 2, o0000000002abc4c8, C4<00>, C4<00>, C4<00>;
L_0000000002aa01b0 .functor BUFZ 1, L_0000000002a9eaf0, C4<0>, C4<0>, C4<0>;
L_0000000002b60310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b21bd0_0 .net/2u *"_s12", 0 0, L_0000000002b60310;  1 drivers
v0000000002b1fbf0_0 .net *"_s17", 1 0, L_0000000002a9ec40;  1 drivers
L_0000000002b60358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002b20a50_0 .net/2u *"_s21", 1 0, L_0000000002b60358;  1 drivers
o0000000002abc3d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000000002b20cd0_0 name=_s35
v0000000002b20910_0 .net *"_s42", 0 0, L_0000000002aa01b0;  1 drivers
L_0000000002b614c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b20690_0 .net/2u *"_s46", 0 0, L_0000000002b614c8;  1 drivers
v0000000002b202d0_0 .net *"_s9", 2 0, L_0000000002a9ea10;  1 drivers
v0000000002b1f970_0 .net "capture_addr", 12 0, L_0000000002a9ed90;  1 drivers
v0000000002b20c30_0 .net "capture_data", 11 0, L_0000000002b21f90;  1 drivers
v0000000002b20d70_0 .net "capture_we", 0 0, L_0000000002b22c10;  1 drivers
o0000000002abc018 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b20eb0_0 .net "clk", 0 0, o0000000002abc018;  0 drivers
o0000000002ab8bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b216d0_0 .net "clk100mhz", 0 0, o0000000002ab8bc8;  0 drivers
v0000000002b21590_0 .net "config_finished", 0 0, L_0000000002a9eaf0;  1 drivers
v0000000002b20410_0 .net "frame_addr", 12 0, v0000000002b0a210_0;  1 drivers
v0000000002b1fb50_0 .net "frame_pixel", 11 0, v0000000002b1df30_0;  1 drivers
v0000000002b1fd30_0 .net "led", 7 0, L_0000000002b24d30;  1 drivers
v0000000002b20730_0 .net "ov7670_d", 7 0, L_0000000002b222b0;  1 drivers
v0000000002b20ff0_0 .net "ov7670_d_lsb", 1 0, o0000000002abc4c8;  0 drivers
v0000000002b21130_0 .net "ov7670_d_msb", 2 0, o0000000002abc4f8;  0 drivers
o0000000002ab99d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b1fa10_0 .net "ov7670_href", 0 0, o0000000002ab99d8;  0 drivers
o0000000002ab9ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b213b0_0 .net "ov7670_pclk", 0 0, o0000000002ab9ac8;  0 drivers
L_0000000002b611f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b20af0_0 .net "ov7670_pwdn", 0 0, L_0000000002b611f8;  1 drivers
v0000000002b211d0_0 .net "ov7670_rst_n", 0 0, L_0000000002a9e9a0;  1 drivers
v0000000002b21630_0 .net "ov7670_sioc", 0 0, v0000000002b1db70_0;  1 drivers
v0000000002b21270_0 .net "ov7670_siod", 0 0, L_0000000002b23070;  1 drivers
o0000000002ab9c78 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b21a90_0 .net "ov7670_vsync", 0 0, o0000000002ab9c78;  0 drivers
v0000000002b1fc90_0 .net "ov7670_xclk", 0 0, L_0000000002b246f0;  1 drivers
L_0000000002b61480 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b1fdd0_0 .net "resend", 0 0, L_0000000002b61480;  1 drivers
L_0000000002b607d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b21310_0 .net "rgbmode", 0 0, L_0000000002b607d8;  1 drivers
o0000000002ab8d48 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b20190_0 .net "rst", 0 0, o0000000002ab8d48;  0 drivers
v0000000002b20870_0 .net "sdat_on", 0 0, v0000000002b1ef70_0;  1 drivers
v0000000002b21770_0 .net "sdat_out", 0 0, v0000000002b1e110_0;  1 drivers
L_0000000002b603a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000000002b21d10_0 .net "sw13_rgbmode", 2 0, L_0000000002b603a0;  1 drivers
v0000000002b219f0_0 .net "vga_blue", 3 0, v0000000002b09450_0;  1 drivers
v0000000002b21810_0 .net "vga_blue_2b", 1 0, L_0000000002b23ed0;  1 drivers
v0000000002b20370_0 .net "vga_col", 9 0, L_0000000002a9e770;  1 drivers
v0000000002b218b0_0 .net "vga_green", 3 0, v0000000002b09c70_0;  1 drivers
v0000000002b21c70_0 .net "vga_green_2b", 1 0, L_0000000002b24010;  1 drivers
v0000000002b21db0_0 .net "vga_hsync", 0 0, v0000000002b1d210_0;  1 drivers
v0000000002b21e50_0 .net "vga_new_pxl", 0 0, L_0000000002b22530;  1 drivers
v0000000002b1f790_0 .net "vga_red", 3 0, v0000000002b09a90_0;  1 drivers
v0000000002b1fe70_0 .net "vga_red_2b", 1 0, L_0000000002b225d0;  1 drivers
v0000000002b1f830_0 .net "vga_row", 9 0, L_0000000002a9f030;  1 drivers
v0000000002b1f8d0_0 .net "vga_visible", 0 0, L_0000000002a9fea0;  1 drivers
v0000000002b1ff10_0 .net "vga_vsync", 0 0, v0000000002b1fab0_0;  1 drivers
L_0000000002b225d0 .part v0000000002b09a90_0, 2, 2;
L_0000000002b24010 .part v0000000002b09c70_0, 2, 2;
L_0000000002b23ed0 .part v0000000002b09450_0, 2, 2;
L_0000000002b222b0 .concat8 [ 2 2 1 3], L_0000000002b60358, L_0000000002a9ec40, L_0000000002b60310, L_0000000002a9ea10;
L_0000000002b23070 .functor MUXZ 1, o0000000002abc3d8, v0000000002b1e110_0, v0000000002b1ef70_0, C4<>;
L_0000000002b24d30 .concat8 [ 6 1 1 0], v0000000002b0ff30_0, L_0000000002b614c8, L_0000000002aa01b0;
S_0000000002b13860 .scope module, "I_ov_display" "vga_display" 3 123, 4 11 0, S_00000000028b3940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "visible"
    .port_info 3 /INPUT 1 "new_pxl"
    .port_info 4 /INPUT 1 "hsync"
    .port_info 5 /INPUT 1 "vsync"
    .port_info 6 /INPUT 1 "rgbmode"
    .port_info 7 /INPUT 10 "col"
    .port_info 8 /INPUT 10 "row"
    .port_info 9 /INPUT 12 "frame_pixel"
    .port_info 10 /OUTPUT 13 "frame_addr"
    .port_info 11 /OUTPUT 4 "vga_red"
    .port_info 12 /OUTPUT 4 "vga_green"
    .port_info 13 /OUTPUT 4 "vga_blue"
P_00000000028f3cb0 .param/l "c_img_cols" 0 4 26, +C4<00000000000000000000000001010000>;
P_00000000028f3ce8 .param/l "c_img_pxls" 0 4 28, +C4<0000000000000000000000000000000000000000000000000001001011000000>;
P_00000000028f3d20 .param/l "c_img_rows" 0 4 27, +C4<00000000000000000000000000111100>;
P_00000000028f3d58 .param/l "c_nb_buf" 0 4 37, +C4<0000000000000000000000000000001100>;
P_00000000028f3d90 .param/l "c_nb_buf_blue" 0 4 35, +C4<00000000000000000000000000000100>;
P_00000000028f3dc8 .param/l "c_nb_buf_green" 0 4 34, +C4<00000000000000000000000000000100>;
P_00000000028f3e00 .param/l "c_nb_buf_red" 0 4 33, +C4<00000000000000000000000000000100>;
P_00000000028f3e38 .param/l "c_nb_img_pxls" 0 4 29, +C4<00000000000000000000000000001101>;
v0000000002b0b1b0_0 .net "clk", 0 0, o0000000002ab8bc8;  alias, 0 drivers
v0000000002b0a990_0 .net "col", 9 0, L_0000000002a9e770;  alias, 1 drivers
v0000000002b0a210_0 .var "frame_addr", 12 0;
v0000000002b0b2f0_0 .net "frame_pixel", 11 0, v0000000002b1df30_0;  alias, 1 drivers
v0000000002b0b250_0 .net "hsync", 0 0, v0000000002b1d210_0;  alias, 1 drivers
v0000000002b0aa30_0 .net "new_pxl", 0 0, L_0000000002b22530;  alias, 1 drivers
v0000000002b0a170_0 .net "rgbmode", 0 0, L_0000000002b607d8;  alias, 1 drivers
v0000000002b09630_0 .net "row", 9 0, L_0000000002a9f030;  alias, 1 drivers
v0000000002b0a490_0 .net "rst", 0 0, o0000000002ab8d48;  alias, 0 drivers
v0000000002b09450_0 .var "vga_blue", 3 0;
v0000000002b09c70_0 .var "vga_green", 3 0;
v0000000002b09a90_0 .var "vga_red", 3 0;
v0000000002b094f0_0 .net "visible", 0 0, L_0000000002a9fea0;  alias, 1 drivers
v0000000002b0b390_0 .net "vsync", 0 0, v0000000002b1fab0_0;  alias, 1 drivers
E_0000000002a8add0/0 .event edge, v0000000002b0a170_0, v0000000002b0b2f0_0, v0000000002b09630_0, v0000000002b0a990_0;
E_0000000002a8add0/1 .event edge, v0000000002b094f0_0;
E_0000000002a8add0 .event/or E_0000000002a8add0/0, E_0000000002a8add0/1;
E_0000000002a8af10 .event posedge, v0000000002b0b1b0_0, v0000000002b0a490_0;
S_0000000002b14460 .scope module, "capture" "ov7670_capture" 3 152, 5 11 0, S_00000000028b3940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "pclk"
    .port_info 3 /INPUT 1 "href"
    .port_info 4 /INPUT 1 "vsync"
    .port_info 5 /INPUT 3 "sw13_rgbmode"
    .port_info 6 /OUTPUT 12 "dataout_test"
    .port_info 7 /OUTPUT 4 "led_test"
    .port_info 8 /INPUT 8 "data"
    .port_info 9 /OUTPUT 13 "addr"
    .port_info 10 /OUTPUT 12 "dout"
    .port_info 11 /OUTPUT 1 "we"
P_00000000028c1b80 .param/l "c_cnt_05seg_end" 0 5 86, +C4<00000010111110101111000010000000>;
P_00000000028c1bb8 .param/l "c_img_cols" 0 5 27, +C4<00000000000000000000000001010000>;
P_00000000028c1bf0 .param/l "c_img_pxls" 0 5 29, +C4<0000000000000000000000000000000000000000000000000001001011000000>;
P_00000000028c1c28 .param/l "c_img_rows" 0 5 28, +C4<00000000000000000000000000111100>;
P_00000000028c1c60 .param/l "c_nb_buf" 0 5 38, +C4<0000000000000000000000000000001100>;
P_00000000028c1c98 .param/l "c_nb_buf_blue" 0 5 36, +C4<00000000000000000000000000000100>;
P_00000000028c1cd0 .param/l "c_nb_buf_green" 0 5 35, +C4<00000000000000000000000000000100>;
P_00000000028c1d08 .param/l "c_nb_buf_red" 0 5 34, +C4<00000000000000000000000000000100>;
P_00000000028c1d40 .param/l "c_nb_img_pxls" 0 5 31, +C4<00000000000000000000000000001101>;
P_00000000028c1d78 .param/l "c_nb_line_pxls" 0 5 30, +C4<00000000000000000000000000000111>;
L_0000000002a9f500 .functor AND 1, v0000000002b0d190_0, v0000000002b0da50_0, C4<1>, C4<1>;
L_0000000002a9f650 .functor AND 1, L_0000000002a9f500, v0000000002b0d4b0_0, C4<1>, C4<1>;
L_0000000002a9e930 .functor AND 1, L_0000000002a9f650, o0000000002ab9c78, C4<1>, C4<1>;
L_0000000002b60820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002a9fc70 .functor XNOR 1, v0000000002b0c8d0_0, L_0000000002b60820, C4<0>, C4<0>;
L_0000000002a9f260 .functor AND 1, L_0000000002a9fc70, v0000000002b0bc50_0, C4<1>, C4<1>;
L_0000000002b608f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002a9ed20 .functor XNOR 1, v0000000002b0c8d0_0, L_0000000002b608f8, C4<0>, C4<0>;
L_0000000002a9f180 .functor AND 1, v0000000002b0cf10_0, L_0000000002a9ed20, C4<1>, C4<1>;
L_0000000002b609d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002a9fce0 .functor XNOR 1, v0000000002b0bc50_0, L_0000000002b609d0, C4<0>, C4<0>;
L_0000000002a9e8c0 .functor AND 1, v0000000002b0c8d0_0, L_0000000002a9fce0, C4<1>, C4<1>;
L_0000000002a9ed90 .functor BUFZ 13, v0000000002b0bed0_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_0000000002a9f3b0 .functor AND 1, v0000000002b0ca10_0, v0000000002b0cb50_0, C4<1>, C4<1>;
L_0000000002a9f6c0 .functor AND 1, L_0000000002a9f3b0, L_0000000002b24330, C4<1>, C4<1>;
v0000000002b09bd0_0 .net *"_s0", 0 0, L_0000000002a9f500;  1 drivers
v0000000002b0b430_0 .net *"_s10", 0 0, L_0000000002a9f260;  1 drivers
L_0000000002b60868 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b0b4d0_0 .net/2u *"_s12", 0 0, L_0000000002b60868;  1 drivers
L_0000000002b608b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b0a2b0_0 .net/2u *"_s14", 0 0, L_0000000002b608b0;  1 drivers
v0000000002b09590_0 .net/2u *"_s18", 0 0, L_0000000002b608f8;  1 drivers
v0000000002b0b570_0 .net *"_s2", 0 0, L_0000000002a9f650;  1 drivers
v0000000002b0b610_0 .net *"_s20", 0 0, L_0000000002a9ed20;  1 drivers
v0000000002b09770_0 .net *"_s22", 0 0, L_0000000002a9f180;  1 drivers
L_0000000002b60940 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b09ef0_0 .net/2u *"_s24", 0 0, L_0000000002b60940;  1 drivers
L_0000000002b60988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b0a3f0_0 .net/2u *"_s26", 0 0, L_0000000002b60988;  1 drivers
v0000000002b098b0_0 .net/2u *"_s30", 0 0, L_0000000002b609d0;  1 drivers
v0000000002b09b30_0 .net *"_s32", 0 0, L_0000000002a9fce0;  1 drivers
v0000000002b09db0_0 .net *"_s34", 0 0, L_0000000002a9e8c0;  1 drivers
L_0000000002b60a18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b09f90_0 .net/2u *"_s36", 0 0, L_0000000002b60a18;  1 drivers
L_0000000002b60a60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b0a030_0 .net/2u *"_s38", 0 0, L_0000000002b60a60;  1 drivers
L_0000000002b60aa8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000000002b0a350_0 .net/2u *"_s42", 6 0, L_0000000002b60aa8;  1 drivers
L_0000000002b61510 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002b0d870_0 .net *"_s46", 31 0, L_0000000002b61510;  1 drivers
L_0000000002b60af0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002b0d550_0 .net/2u *"_s50", 31 0, L_0000000002b60af0;  1 drivers
v0000000002b0d9b0_0 .net *"_s52", 0 0, L_0000000002b23b10;  1 drivers
v0000000002b0c510_0 .net *"_s54", 11 0, L_0000000002b23890;  1 drivers
L_0000000002b60b38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000002b0c650_0 .net/2u *"_s56", 3 0, L_0000000002b60b38;  1 drivers
v0000000002b0b9d0_0 .net *"_s58", 11 0, L_0000000002b22710;  1 drivers
v0000000002b0d910_0 .net/2u *"_s6", 0 0, L_0000000002b60820;  1 drivers
v0000000002b0cd30_0 .net *"_s64", 0 0, L_0000000002a9f3b0;  1 drivers
v0000000002b0d690_0 .net *"_s66", 0 0, L_0000000002a9f6c0;  1 drivers
L_0000000002b60b80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b0cfb0_0 .net/2u *"_s68", 0 0, L_0000000002b60b80;  1 drivers
L_0000000002b60bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b0c470_0 .net/2u *"_s70", 0 0, L_0000000002b60bc8;  1 drivers
v0000000002b0d5f0_0 .net *"_s8", 0 0, L_0000000002a9fc70;  1 drivers
v0000000002b0cab0_0 .net "addr", 12 0, L_0000000002a9ed90;  alias, 1 drivers
v0000000002b0c5b0_0 .var "blue", 3 0;
v0000000002b0c6f0_0 .net "clk", 0 0, o0000000002ab8bc8;  alias, 0 drivers
v0000000002b0d230_0 .var "cnt_05seg", 25 0;
v0000000002b0cb50_0 .var "cnt_byte", 0 0;
v0000000002b0bf70_0 .var "cnt_clk", 4 0;
v0000000002b0de10_0 .var "cnt_line_pxl", 6 0;
v0000000002b0d050_0 .var "cnt_line_totpxls", 6 0;
v0000000002b0c790_0 .var "cnt_pclk_max", 4 0;
v0000000002b0c150_0 .var "cnt_pclk_max_freeze", 4 0;
v0000000002b0bed0_0 .var "cnt_pxl", 12 0;
v0000000002b0c0b0_0 .var "cnt_pxl_base", 12 0;
v0000000002b0db90_0 .net "data", 7 0, L_0000000002b222b0;  alias, 1 drivers
v0000000002b0d0f0_0 .var "data_rg1", 7 0;
v0000000002b0c1f0_0 .var "data_rg2", 7 0;
v0000000002b0deb0_0 .var "data_rg3", 7 0;
v0000000002b0c010_0 .net "dataout_test", 11 0, L_0000000002b236b0;  1 drivers
v0000000002b0c290_0 .net "dout", 11 0, L_0000000002b21f90;  alias, 1 drivers
v0000000002b0c830_0 .var "gray", 7 0;
v0000000002b0b750_0 .var "green", 3 0;
v0000000002b0ce70_0 .net "href", 0 0, o0000000002ab99d8;  alias, 0 drivers
v0000000002b0c330_0 .var "href_rg1", 0 0;
v0000000002b0dcd0_0 .var "href_rg2", 0 0;
v0000000002b0ca10_0 .var "href_rg3", 0 0;
v0000000002b0be30_0 .var "led_test", 3 0;
v0000000002b0c3d0_0 .net "pclk", 0 0, o0000000002ab9ac8;  alias, 0 drivers
v0000000002b0ba70_0 .net "pclk_fall", 0 0, L_0000000002b23610;  1 drivers
v0000000002b0cf10_0 .var "pclk_rg1", 0 0;
v0000000002b0c8d0_0 .var "pclk_rg2", 0 0;
v0000000002b0bc50_0 .var "pclk_rg3", 0 0;
v0000000002b0c970_0 .net "pclk_rise", 0 0, L_0000000002b24330;  1 drivers
v0000000002b0cbf0_0 .net "pclk_rise_prev", 0 0, L_0000000002b232f0;  1 drivers
v0000000002b0bd90_0 .var "red", 3 0;
v0000000002b0cc90_0 .net "rst", 0 0, o0000000002ab8d48;  alias, 0 drivers
v0000000002b0d730_0 .net "sw13_rgbmode", 2 0, L_0000000002b603a0;  alias, 1 drivers
v0000000002b0d410_0 .net "vsync", 0 0, o0000000002ab9c78;  alias, 0 drivers
v0000000002b0d7d0_0 .net "vsync_3up", 0 0, L_0000000002a9e930;  1 drivers
v0000000002b0d4b0_0 .var "vsync_rg1", 0 0;
v0000000002b0da50_0 .var "vsync_rg2", 0 0;
v0000000002b0d190_0 .var "vsync_rg3", 0 0;
v0000000002b0cdd0_0 .net "we", 0 0, L_0000000002b22c10;  alias, 1 drivers
L_0000000002b23610 .functor MUXZ 1, L_0000000002b608b0, L_0000000002b60868, L_0000000002a9f260, C4<>;
L_0000000002b232f0 .functor MUXZ 1, L_0000000002b60988, L_0000000002b60940, L_0000000002a9f180, C4<>;
L_0000000002b24330 .functor MUXZ 1, L_0000000002b60a60, L_0000000002b60a18, L_0000000002a9e8c0, C4<>;
L_0000000002b236b0 .concat [ 5 7 0 0], v0000000002b0c150_0, L_0000000002b60aa8;
L_0000000002b23b10 .cmp/gt 32, L_0000000002b60af0, L_0000000002b61510;
L_0000000002b23890 .concat [ 4 4 4 0], v0000000002b0c5b0_0, v0000000002b0b750_0, v0000000002b0bd90_0;
L_0000000002b22710 .concat [ 8 4 0 0], v0000000002b0c830_0, L_0000000002b60b38;
L_0000000002b21f90 .functor MUXZ 12, L_0000000002b22710, L_0000000002b23890, L_0000000002b23b10, C4<>;
L_0000000002b22c10 .functor MUXZ 1, L_0000000002b60bc8, L_0000000002b60b80, L_0000000002a9f6c0, C4<>;
S_0000000002b139e0 .scope module, "controller" "ov7670_top_ctrl" 3 168, 6 12 0, S_00000000028b3940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "resend"
    .port_info 3 /OUTPUT 6 "cnt_reg_test"
    .port_info 4 /OUTPUT 1 "done"
    .port_info 5 /OUTPUT 1 "sclk"
    .port_info 6 /OUTPUT 1 "sdat_on"
    .port_info 7 /OUTPUT 1 "sdat_out"
    .port_info 8 /OUTPUT 1 "ov7670_rst_n"
    .port_info 9 /OUTPUT 1 "ov7670_clk"
    .port_info 10 /OUTPUT 1 "ov7670_pwdn"
v0000000002b1ddf0_0 .net "addr", 7 0, L_0000000002a9f9d0;  1 drivers
v0000000002b1ee30_0 .net "clk", 0 0, o0000000002ab8bc8;  alias, 0 drivers
v0000000002b1e7f0_0 .net "cnt_reg_test", 5 0, v0000000002b0ff30_0;  1 drivers
v0000000002b1e250_0 .net "data_wr", 7 0, L_0000000002b23a70;  1 drivers
v0000000002b1d670_0 .net "done", 0 0, L_0000000002a9eaf0;  alias, 1 drivers
L_0000000002b61240 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v0000000002b1e890_0 .net "id", 6 0, L_0000000002b61240;  1 drivers
v0000000002b1f290_0 .net "ov7670_clk", 0 0, L_0000000002b246f0;  alias, 1 drivers
v0000000002b1e2f0_0 .net "ov7670_pwdn", 0 0, L_0000000002b611f8;  alias, 1 drivers
v0000000002b1e390_0 .net "ov7670_rst_n", 0 0, L_0000000002a9e9a0;  alias, 1 drivers
v0000000002b1f010_0 .net "resend", 0 0, L_0000000002b61480;  alias, 1 drivers
v0000000002b1ea70_0 .net "rst", 0 0, o0000000002ab8d48;  alias, 0 drivers
v0000000002b1eb10_0 .net "sccb_ready", 0 0, L_0000000002b23750;  1 drivers
v0000000002b1f3d0_0 .net "sclk", 0 0, v0000000002b1db70_0;  alias, 1 drivers
v0000000002b1e4d0_0 .net "sdat_on", 0 0, v0000000002b1ef70_0;  alias, 1 drivers
v0000000002b1f470_0 .net "sdat_out", 0 0, v0000000002b1e110_0;  alias, 1 drivers
v0000000002b1d2b0_0 .net "start_tx", 0 0, L_0000000002a9ecb0;  1 drivers
S_0000000002b13e60 .scope module, "i_regs" "ov7670_ctrl_reg" 6 52, 7 24 0, S_0000000002b139e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "resend"
    .port_info 3 /INPUT 1 "sccb_ready"
    .port_info 4 /OUTPUT 6 "cnt_reg_test"
    .port_info 5 /OUTPUT 1 "start_tx"
    .port_info 6 /OUTPUT 1 "done"
    .port_info 7 /OUTPUT 7 "id"
    .port_info 8 /OUTPUT 8 "addr"
    .port_info 9 /OUTPUT 8 "data_wr"
    .port_info 10 /OUTPUT 1 "ov7670_rst_n"
    .port_info 11 /OUTPUT 1 "ov7670_clk"
    .port_info 12 /OUTPUT 1 "ov7670_pwdn"
P_00000000028c1dc0 .param/l "DONE_ST" 0 7 79, +C4<00000000000000000000000000000100>;
P_00000000028c1df8 .param/l "RSTCAM_ST" 0 7 75, +C4<00000000000000000000000000000000>;
P_00000000028c1e30 .param/l "WAIT_RSTCAM_ST" 0 7 76, +C4<00000000000000000000000000000001>;
P_00000000028c1e68 .param/l "WAIT_ST" 0 7 77, +C4<00000000000000000000000000000010>;
P_00000000028c1ea0 .param/l "WRITE_REG_ST" 0 7 78, +C4<00000000000000000000000000000011>;
P_00000000028c1ed8 .param/l "c_end300ms" 0 7 64, +C4<00000001110010011100001110000000>;
P_00000000028c1f10 .param/l "c_id_write" 0 7 69, C4<0100001>;
L_0000000002a9f9d0 .functor BUFZ 8, L_0000000002b22cb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000002a9e9a0 .functor BUFZ 1, v0000000002b10250_0, C4<0>, C4<0>, C4<0>;
L_0000000002a9eaf0 .functor BUFZ 1, L_0000000002b22990, C4<0>, C4<0>, C4<0>;
L_0000000002a9ecb0 .functor BUFZ 1, v0000000002b101b0_0, C4<0>, C4<0>, C4<0>;
v0000000002b0d2d0_0 .net *"_s21", 3 0, L_0000000002b23430;  1 drivers
L_0000000002b61288 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000000002b0daf0_0 .net/2u *"_s22", 3 0, L_0000000002b61288;  1 drivers
v0000000002b0d370_0 .net *"_s24", 0 0, L_0000000002b22d50;  1 drivers
L_0000000002b612d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b0dc30_0 .net/2u *"_s26", 0 0, L_0000000002b612d0;  1 drivers
L_0000000002b61318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b0dd70_0 .net/2u *"_s28", 0 0, L_0000000002b61318;  1 drivers
v0000000002b0b7f0_0 .net *"_s32", 31 0, L_0000000002b22f30;  1 drivers
L_0000000002b61360 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000000002b0b890_0 .net *"_s35", 6 0, L_0000000002b61360;  1 drivers
L_0000000002b613a8 .functor BUFT 1, C4<00000001110010011100001110000000>, C4<0>, C4<0>, C4<0>;
v0000000002b0b930_0 .net/2u *"_s36", 31 0, L_0000000002b613a8;  1 drivers
v0000000002b0bb10_0 .net *"_s38", 0 0, L_0000000002b234d0;  1 drivers
L_0000000002b613f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b0bbb0_0 .net/2u *"_s40", 0 0, L_0000000002b613f0;  1 drivers
L_0000000002b61438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b0bcf0_0 .net/2u *"_s42", 0 0, L_0000000002b61438;  1 drivers
v0000000002b0f210_0 .net "addr", 7 0, L_0000000002a9f9d0;  alias, 1 drivers
v0000000002b10430_0 .net "addr_aux", 7 0, L_0000000002b22cb0;  1 drivers
v0000000002b0fa30_0 .net "alltx_done", 0 0, L_0000000002b22990;  1 drivers
v0000000002b10250_0 .var "cam_rst_n", 0 0;
v0000000002b0e130_0 .net "clk", 0 0, o0000000002ab8bc8;  alias, 0 drivers
v0000000002b0e590_0 .var "cnt300ms", 24 0;
v0000000002b0e950_0 .var "cnt_cam_clk", 2 0;
v0000000002b0ff30_0 .var "cnt_reg", 5 0;
v0000000002b0f990_0 .net "cnt_reg_test", 5 0, v0000000002b0ff30_0;  alias, 1 drivers
v0000000002b0f170_0 .net "data_wr", 7 0, L_0000000002b23a70;  alias, 1 drivers
v0000000002b0e310_0 .net "done", 0 0, L_0000000002a9eaf0;  alias, 1 drivers
v0000000002b0e9f0_0 .var "ena_cnt300ms", 0 0;
v0000000002b0fe90_0 .net "end300ms", 0 0, L_0000000002b22fd0;  1 drivers
v0000000002b10610_0 .net "id", 6 0, L_0000000002b61240;  alias, 1 drivers
v0000000002b10110_0 .var "nx_ctrl_st", 2 0;
v0000000002b0f5d0_0 .net "ov7670_clk", 0 0, L_0000000002b246f0;  alias, 1 drivers
v0000000002b0f3f0_0 .net "ov7670_pwdn", 0 0, L_0000000002b611f8;  alias, 1 drivers
v0000000002b0e630_0 .net "ov7670_rst_n", 0 0, L_0000000002a9e9a0;  alias, 1 drivers
v0000000002b0e3b0_0 .var "pr_ctrl_st", 2 0;
v0000000002b0dff0_0 .var "reg_i", 15 0;
v0000000002b106b0_0 .var "reg_rom", 15 0;
v0000000002b0ea90_0 .net "resend", 0 0, L_0000000002b61480;  alias, 1 drivers
v0000000002b0e770_0 .net "rst", 0 0, o0000000002ab8d48;  alias, 0 drivers
v0000000002b0fb70_0 .net "sccb_ready", 0 0, L_0000000002b23750;  alias, 1 drivers
v0000000002b10070_0 .net "start_tx", 0 0, L_0000000002a9ecb0;  alias, 1 drivers
v0000000002b101b0_0 .var "start_tx_aux", 0 0;
E_0000000002a8af50 .event edge, v0000000002b0fe90_0, v0000000002b0fb70_0, v0000000002b0fa30_0, v0000000002b0e3b0_0;
E_0000000002a8a210 .event edge, v0000000002b0ff30_0;
L_0000000002b246f0 .part v0000000002b0e950_0, 1, 1;
L_0000000002b22cb0 .part v0000000002b0dff0_0, 8, 8;
L_0000000002b23a70 .part v0000000002b0dff0_0, 0, 8;
L_0000000002b23430 .part L_0000000002b22cb0, 4, 4;
L_0000000002b22d50 .cmp/eq 4, L_0000000002b23430, L_0000000002b61288;
L_0000000002b22990 .functor MUXZ 1, L_0000000002b61318, L_0000000002b612d0, L_0000000002b22d50, C4<>;
L_0000000002b22f30 .concat [ 25 7 0 0], v0000000002b0e590_0, L_0000000002b61360;
L_0000000002b234d0 .cmp/eq 32, L_0000000002b22f30, L_0000000002b613a8;
L_0000000002b22fd0 .functor MUXZ 1, L_0000000002b61438, L_0000000002b613f0, L_0000000002b234d0, C4<>;
S_0000000002b136e0 .scope module, "i_sccb" "sccb_master" 6 35, 8 56 0, S_0000000002b139e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "start_tx"
    .port_info 3 /INPUT 7 "id"
    .port_info 4 /INPUT 8 "addr"
    .port_info 5 /INPUT 8 "data_wr"
    .port_info 6 /OUTPUT 1 "ready"
    .port_info 7 /OUTPUT 1 "finish_tx"
    .port_info 8 /OUTPUT 1 "sclk"
    .port_info 9 /OUTPUT 1 "sdat_on"
    .port_info 10 /OUTPUT 1 "sdat_out"
P_00000000028c2240 .param/l "DNTC_ST" 0 8 118, +C4<00000000000000000000000000000011>;
P_00000000028c2278 .param/l "END_SEQ_ST" 0 8 119, +C4<00000000000000000000000000000100>;
P_00000000028c22b0 .param/l "IDLE_ST" 0 8 115, +C4<00000000000000000000000000000000>;
P_00000000028c22e8 .param/l "INIT_SEQ_ST" 0 8 116, +C4<00000000000000000000000000000001>;
P_00000000028c2320 .param/l "SEND_BYTE_ST" 0 8 117, +C4<00000000000000000000000000000010>;
P_00000000028c2358 .param/l "c_clk_period" 0 8 60, +C4<00000000000000000000000000001010>;
P_00000000028c2390 .param/l "c_nb_cnt_sclk_div4" 0 8 69, +C4<00000000000000000000000000000111>;
P_00000000028c23c8 .param/l "c_off" 0 8 58, C4<0>;
P_00000000028c2400 .param/l "c_on" 0 8 59, C4<1>;
P_00000000028c2438 .param/l "c_sclk_div4_endcnt" 0 8 67, +C4<00000000000000000000000001000001>;
P_00000000028c2470 .param/l "c_sclk_period_div4" 0 8 62, +C4<00000000000000000000001010001010>;
L_0000000002b60c10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002a9f2d0 .functor XNOR 1, o0000000002ab8d48, L_0000000002b60c10, C4<0>, C4<0>;
L_0000000002b60dc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002a9f730 .functor XNOR 1, L_0000000002b22850, L_0000000002b60dc0, C4<0>, C4<0>;
L_0000000002a9ee00 .functor AND 1, L_0000000002a9f730, L_0000000002b22030, C4<1>, C4<1>;
L_0000000002b60f28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002a9f420 .functor XNOR 1, L_0000000002b22ad0, L_0000000002b60f28, C4<0>, C4<0>;
L_0000000002aa0060 .functor AND 1, L_0000000002a9f420, L_0000000002b223f0, C4<1>, C4<1>;
L_0000000002b61120 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002aa0140 .functor XNOR 1, v0000000002b10750_0, L_0000000002b61120, C4<0>, C4<0>;
L_0000000002a9ea80 .functor AND 1, L_0000000002b24650, L_0000000002aa0140, C4<1>, C4<1>;
v0000000002b0e270_0 .net/2u *"_s0", 0 0, L_0000000002b60c10;  1 drivers
L_0000000002b60ca0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002b104d0_0 .net *"_s11", 24 0, L_0000000002b60ca0;  1 drivers
L_0000000002b60ce8 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000000002b0e1d0_0 .net/2u *"_s12", 31 0, L_0000000002b60ce8;  1 drivers
v0000000002b0f0d0_0 .net *"_s14", 0 0, L_0000000002b227b0;  1 drivers
L_0000000002b60d30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b0df50_0 .net/2u *"_s16", 0 0, L_0000000002b60d30;  1 drivers
L_0000000002b60d78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b0edb0_0 .net/2u *"_s18", 0 0, L_0000000002b60d78;  1 drivers
v0000000002b0eb30_0 .net *"_s2", 0 0, L_0000000002a9f2d0;  1 drivers
v0000000002b0fad0_0 .net/2u *"_s22", 0 0, L_0000000002b60dc0;  1 drivers
v0000000002b0f2b0_0 .net *"_s24", 0 0, L_0000000002a9f730;  1 drivers
v0000000002b0e450_0 .net *"_s26", 31 0, L_0000000002b22b70;  1 drivers
L_0000000002b60e08 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002b0fdf0_0 .net *"_s29", 29 0, L_0000000002b60e08;  1 drivers
L_0000000002b60e50 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002b0e090_0 .net/2u *"_s30", 31 0, L_0000000002b60e50;  1 drivers
v0000000002b102f0_0 .net *"_s32", 0 0, L_0000000002b22030;  1 drivers
v0000000002b0ebd0_0 .net *"_s34", 0 0, L_0000000002a9ee00;  1 drivers
L_0000000002b60e98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b0eef0_0 .net/2u *"_s36", 0 0, L_0000000002b60e98;  1 drivers
L_0000000002b60ee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b0e6d0_0 .net/2u *"_s38", 0 0, L_0000000002b60ee0;  1 drivers
L_0000000002b60c58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b0f7b0_0 .net/2u *"_s4", 0 0, L_0000000002b60c58;  1 drivers
v0000000002b0ffd0_0 .net/2u *"_s42", 0 0, L_0000000002b60f28;  1 drivers
v0000000002b0e4f0_0 .net *"_s44", 0 0, L_0000000002a9f420;  1 drivers
v0000000002b0e810_0 .net *"_s46", 31 0, L_0000000002b245b0;  1 drivers
L_0000000002b60f70 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002b0fc10_0 .net *"_s49", 28 0, L_0000000002b60f70;  1 drivers
L_0000000002b60fb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002b0ed10_0 .net/2u *"_s50", 31 0, L_0000000002b60fb8;  1 drivers
v0000000002b0fd50_0 .net *"_s52", 0 0, L_0000000002b223f0;  1 drivers
v0000000002b0f350_0 .net *"_s54", 0 0, L_0000000002aa0060;  1 drivers
L_0000000002b61000 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b0fcb0_0 .net/2u *"_s56", 0 0, L_0000000002b61000;  1 drivers
L_0000000002b61048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b10390_0 .net/2u *"_s58", 0 0, L_0000000002b61048;  1 drivers
v0000000002b10570_0 .net *"_s62", 31 0, L_0000000002b23bb0;  1 drivers
L_0000000002b61090 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002b0f490_0 .net *"_s65", 29 0, L_0000000002b61090;  1 drivers
L_0000000002b610d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002b0f530_0 .net/2u *"_s66", 31 0, L_0000000002b610d8;  1 drivers
v0000000002b0e8b0_0 .net *"_s68", 0 0, L_0000000002b24650;  1 drivers
v0000000002b0f850_0 .net/2u *"_s70", 0 0, L_0000000002b61120;  1 drivers
v0000000002b0ec70_0 .net *"_s72", 0 0, L_0000000002aa0140;  1 drivers
v0000000002b0ee50_0 .net *"_s74", 0 0, L_0000000002a9ea80;  1 drivers
L_0000000002b61168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b0ef90_0 .net/2u *"_s76", 0 0, L_0000000002b61168;  1 drivers
L_0000000002b611b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b0f030_0 .net/2u *"_s78", 0 0, L_0000000002b611b0;  1 drivers
v0000000002b0f670_0 .net *"_s8", 31 0, L_0000000002b243d0;  1 drivers
v0000000002b0f710_0 .net "addr", 7 0, L_0000000002a9f9d0;  alias, 1 drivers
v0000000002b0f8f0_0 .net "clk", 0 0, o0000000002ab8bc8;  alias, 0 drivers
v0000000002b10930_0 .var "clr_datarg", 0 0;
v0000000002b10bb0_0 .var "cnt_4sclk", 1 0;
v0000000002b10c50_0 .var "cnt_8bits", 2 0;
v0000000002b10b10_0 .net "cnt_8bits_end", 0 0, L_0000000002b23930;  1 drivers
v0000000002b109d0_0 .var "cnt_phases", 1 0;
v0000000002b10cf0_0 .var "cnt_sclk_div4", 6 0;
v0000000002b10a70_0 .net "data_wr", 7 0, L_0000000002b23a70;  alias, 1 drivers
v0000000002b10d90_0 .var "finish_tx", 0 0;
v0000000002b10e30_0 .net "id", 6 0, L_0000000002b61240;  alias, 1 drivers
v0000000002b10750_0 .var "new_phase", 0 0;
v0000000002b107f0_0 .var "nx_sccb_st", 2 0;
v0000000002b10890_0 .net "phases_end", 0 0, L_0000000002b228f0;  1 drivers
v0000000002b1e9d0_0 .var "pr_sccb_st", 2 0;
v0000000002b1d710_0 .net "ready", 0 0, L_0000000002b23750;  alias, 1 drivers
v0000000002b1d490_0 .var "ready_aux", 0 0;
v0000000002b1de90_0 .net "rst", 0 0, o0000000002ab8d48;  alias, 0 drivers
v0000000002b1ed90_0 .var "save_indata", 0 0;
v0000000002b1db70_0 .var "sclk", 0 0;
v0000000002b1ebb0_0 .net "sclk_div4_end", 0 0, L_0000000002b22850;  1 drivers
v0000000002b1d7b0_0 .net "sclk_end", 0 0, L_0000000002b22ad0;  1 drivers
v0000000002b1ef70_0 .var "sdat_on", 0 0;
v0000000002b1e110_0 .var "sdat_out", 0 0;
v0000000002b1d530_0 .var "send_data", 0 0;
v0000000002b1f150_0 .var "send_rg", 23 0;
v0000000002b1f5b0_0 .net "start_tx", 0 0, L_0000000002a9ecb0;  alias, 1 drivers
E_0000000002a8a250/0 .event edge, v0000000002b10b10_0, v0000000002b109d0_0, v0000000002b10c50_0, v0000000002b1f150_0;
E_0000000002a8a250/1 .event edge, v0000000002b1d7b0_0, v0000000002b10bb0_0, v0000000002b10070_0, v0000000002b1e9d0_0;
E_0000000002a8a250 .event/or E_0000000002a8a250/0, E_0000000002a8a250/1;
L_0000000002b23750 .functor MUXZ 1, L_0000000002b60c58, v0000000002b1d490_0, L_0000000002a9f2d0, C4<>;
L_0000000002b243d0 .concat [ 7 25 0 0], v0000000002b10cf0_0, L_0000000002b60ca0;
L_0000000002b227b0 .cmp/eq 32, L_0000000002b243d0, L_0000000002b60ce8;
L_0000000002b22850 .functor MUXZ 1, L_0000000002b60d78, L_0000000002b60d30, L_0000000002b227b0, C4<>;
L_0000000002b22b70 .concat [ 2 30 0 0], v0000000002b10bb0_0, L_0000000002b60e08;
L_0000000002b22030 .cmp/eq 32, L_0000000002b22b70, L_0000000002b60e50;
L_0000000002b22ad0 .functor MUXZ 1, L_0000000002b60ee0, L_0000000002b60e98, L_0000000002a9ee00, C4<>;
L_0000000002b245b0 .concat [ 3 29 0 0], v0000000002b10c50_0, L_0000000002b60f70;
L_0000000002b223f0 .cmp/eq 32, L_0000000002b245b0, L_0000000002b60fb8;
L_0000000002b23930 .functor MUXZ 1, L_0000000002b61048, L_0000000002b61000, L_0000000002aa0060, C4<>;
L_0000000002b23bb0 .concat [ 2 30 0 0], v0000000002b109d0_0, L_0000000002b61090;
L_0000000002b24650 .cmp/eq 32, L_0000000002b23bb0, L_0000000002b610d8;
L_0000000002b228f0 .functor MUXZ 1, L_0000000002b611b0, L_0000000002b61168, L_0000000002a9ea80, C4<>;
S_0000000002b13b60 .scope module, "fb" "frame_buffer" 3 142, 9 11 0, S_00000000028b3940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wea"
    .port_info 2 /INPUT 13 "addra"
    .port_info 3 /INPUT 12 "dina"
    .port_info 4 /INPUT 13 "addrb"
    .port_info 5 /OUTPUT 12 "doutb"
P_00000000028c26c0 .param/l "c_img_cols" 0 9 26, +C4<00000000000000000000000001010000>;
P_00000000028c26f8 .param/l "c_img_pxls" 0 9 28, +C4<0000000000000000000000000000000000000000000000000001001011000000>;
P_00000000028c2730 .param/l "c_img_rows" 0 9 27, +C4<00000000000000000000000000111100>;
P_00000000028c2768 .param/l "c_nb_buf" 0 9 35, +C4<0000000000000000000000000000001100>;
P_00000000028c27a0 .param/l "c_nb_buf_blue" 0 9 33, +C4<00000000000000000000000000000100>;
P_00000000028c27d8 .param/l "c_nb_buf_green" 0 9 32, +C4<00000000000000000000000000000100>;
P_00000000028c2810 .param/l "c_nb_buf_red" 0 9 31, +C4<00000000000000000000000000000100>;
P_00000000028c2848 .param/l "c_nb_img_pxls" 0 9 29, +C4<00000000000000000000000000001101>;
v0000000002b1e1b0_0 .net "addra", 12 0, L_0000000002a9ed90;  alias, 1 drivers
v0000000002b1d5d0_0 .net "addrb", 12 0, v0000000002b0a210_0;  alias, 1 drivers
v0000000002b1e570_0 .net "clk", 0 0, o0000000002ab8bc8;  alias, 0 drivers
v0000000002b1d030_0 .net "dina", 11 0, L_0000000002b21f90;  alias, 1 drivers
v0000000002b1df30_0 .var "doutb", 11 0;
v0000000002b1e430 .array "ram", 0 4799, 11 0;
v0000000002b1d850_0 .net "wea", 0 0, L_0000000002b22c10;  alias, 1 drivers
E_0000000002a8b090 .event posedge, v0000000002b0b1b0_0;
S_0000000002b14be0 .scope module, "i_vga" "vga_sync" 3 109, 10 8 0, S_00000000028b3940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "visible"
    .port_info 3 /OUTPUT 1 "new_pxl"
    .port_info 4 /OUTPUT 1 "hsync"
    .port_info 5 /OUTPUT 1 "vsync"
    .port_info 6 /OUTPUT 10 "col"
    .port_info 7 /OUTPUT 10 "row"
P_00000000028c2890 .param/l "c_freq_vga" 0 10 44, +C4<0000000000000000000000000000000000000001011111010111100001000000>;
P_00000000028c28c8 .param/l "c_line_2_fporch" 0 10 25, +C4<000000000000000000000000111101001>;
P_00000000028c2900 .param/l "c_line_2_synch" 0 10 28, +C4<0000000000000000000000000111101011>;
P_00000000028c2938 .param/l "c_line_bporch" 0 10 32, +C4<00000000000000000000000000000011101>;
P_00000000028c2970 .param/l "c_line_fporch" 0 10 23, +C4<00000000000000000000000000001001>;
P_00000000028c29a8 .param/l "c_line_synch" 0 10 26, +C4<00000000000000000000000000000010>;
P_00000000028c29e0 .param/l "c_line_total" 0 10 30, +C4<00000000000000000000001000001000>;
P_00000000028c2a18 .param/l "c_line_visible" 0 10 22, +C4<00000000000000000000000111100000>;
P_00000000028c2a50 .param/l "c_nb_blue" 0 10 41, +C4<00000000000000000000000000000100>;
P_00000000028c2a88 .param/l "c_nb_green" 0 10 40, +C4<00000000000000000000000000000100>;
P_00000000028c2ac0 .param/l "c_nb_lines" 0 10 36, +C4<00000000000000000000000000001010>;
P_00000000028c2af8 .param/l "c_nb_pxls" 0 10 35, +C4<00000000000000000000000000001010>;
P_00000000028c2b30 .param/l "c_nb_red" 0 10 39, +C4<00000000000000000000000000000100>;
P_00000000028c2b68 .param/l "c_pxl_2_fporch" 0 10 13, +C4<000000000000000000000001010010000>;
P_00000000028c2ba0 .param/l "c_pxl_2_synch" 0 10 16, +C4<0000000000000000000000001011110000>;
P_00000000028c2bd8 .param/l "c_pxl_bporch" 0 10 20, +C4<00000000000000000000000000000110000>;
P_00000000028c2c10 .param/l "c_pxl_fporch" 0 10 11, +C4<00000000000000000000000000010000>;
P_00000000028c2c48 .param/l "c_pxl_synch" 0 10 14, +C4<00000000000000000000000001100000>;
P_00000000028c2c80 .param/l "c_pxl_total" 0 10 18, +C4<00000000000000000000001100100000>;
P_00000000028c2cb8 .param/l "c_pxl_visible" 0 10 10, +C4<00000000000000000000001010000000>;
P_00000000028c2cf0 .param/l "c_synch_act" 0 10 47, +C4<00000000000000000000000000000000>;
L_0000000002a9e770 .functor BUFZ 10, v0000000002b1dad0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000000002a9f030 .functor BUFZ 10, v0000000002b1d990_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000000002a9fea0 .functor AND 1, v0000000002b20230_0, v0000000002b204b0_0, C4<1>, C4<1>;
L_0000000002a9f110 .functor AND 1, L_0000000002b241f0, L_0000000002b22530, C4<1>, C4<1>;
v0000000002b1dc10_0 .net *"_s0", 31 0, L_0000000002b23110;  1 drivers
L_0000000002b60550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b1e610_0 .net/2u *"_s10", 0 0, L_0000000002b60550;  1 drivers
v0000000002b1d0d0_0 .net *"_s20", 31 0, L_0000000002b22670;  1 drivers
L_0000000002b60598 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002b1ec50_0 .net *"_s23", 21 0, L_0000000002b60598;  1 drivers
L_0000000002b605e0 .functor BUFT 1, C4<00000000000000000000001100011111>, C4<0>, C4<0>, C4<0>;
v0000000002b1d8f0_0 .net/2u *"_s24", 31 0, L_0000000002b605e0;  1 drivers
v0000000002b1dfd0_0 .net *"_s26", 0 0, L_0000000002b220d0;  1 drivers
L_0000000002b60628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b1da30_0 .net/2u *"_s28", 0 0, L_0000000002b60628;  1 drivers
L_0000000002b60478 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002b1ecf0_0 .net *"_s3", 29 0, L_0000000002b60478;  1 drivers
L_0000000002b60670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b1e070_0 .net/2u *"_s30", 0 0, L_0000000002b60670;  1 drivers
v0000000002b1eed0_0 .net *"_s36", 31 0, L_0000000002b22350;  1 drivers
L_0000000002b606b8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002b1f1f0_0 .net *"_s39", 21 0, L_0000000002b606b8;  1 drivers
L_0000000002b604c0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002b1f650_0 .net/2u *"_s4", 31 0, L_0000000002b604c0;  1 drivers
L_0000000002b60700 .functor BUFT 1, C4<00000000000000000000001000000111>, C4<0>, C4<0>, C4<0>;
v0000000002b1e750_0 .net/2u *"_s40", 31 0, L_0000000002b60700;  1 drivers
v0000000002b1d170_0 .net *"_s42", 0 0, L_0000000002b23f70;  1 drivers
L_0000000002b60748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b1e6b0_0 .net/2u *"_s44", 0 0, L_0000000002b60748;  1 drivers
L_0000000002b60790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b1f330_0 .net/2u *"_s46", 0 0, L_0000000002b60790;  1 drivers
v0000000002b1e930_0 .net *"_s6", 0 0, L_0000000002b24510;  1 drivers
L_0000000002b60508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b1f510_0 .net/2u *"_s8", 0 0, L_0000000002b60508;  1 drivers
v0000000002b1dcb0_0 .net "clk", 0 0, o0000000002ab8bc8;  alias, 0 drivers
v0000000002b1f0b0_0 .var "cnt_clk", 1 0;
v0000000002b1d990_0 .var "cnt_line", 9 0;
v0000000002b1dad0_0 .var "cnt_pxl", 9 0;
v0000000002b1f6f0_0 .net "col", 9 0, L_0000000002a9e770;  alias, 1 drivers
v0000000002b1d3f0_0 .net "end_cnt_line", 0 0, L_0000000002b24290;  1 drivers
v0000000002b1cf90_0 .net "end_cnt_pxl", 0 0, L_0000000002b241f0;  1 drivers
v0000000002b1d210_0 .var "hsync", 0 0;
v0000000002b1dd50_0 .net "new_line", 0 0, L_0000000002a9f110;  1 drivers
v0000000002b1d350_0 .net "new_pxl", 0 0, L_0000000002b22530;  alias, 1 drivers
v0000000002b207d0_0 .net "row", 9 0, L_0000000002a9f030;  alias, 1 drivers
v0000000002b21b30_0 .net "rst", 0 0, o0000000002ab8d48;  alias, 0 drivers
v0000000002b20b90_0 .net "visible", 0 0, L_0000000002a9fea0;  alias, 1 drivers
v0000000002b204b0_0 .var "visible_line", 0 0;
v0000000002b20230_0 .var "visible_pxl", 0 0;
v0000000002b1fab0_0 .var "vsync", 0 0;
E_0000000002a8afd0 .event edge, v0000000002b1d990_0, v0000000002b0a490_0;
E_0000000002a8a2d0 .event edge, v0000000002b1dad0_0, v0000000002b0a490_0;
L_0000000002b23110 .concat [ 2 30 0 0], v0000000002b1f0b0_0, L_0000000002b60478;
L_0000000002b24510 .cmp/eq 32, L_0000000002b23110, L_0000000002b604c0;
L_0000000002b22530 .functor MUXZ 1, L_0000000002b60550, L_0000000002b60508, L_0000000002b24510, C4<>;
L_0000000002b22670 .concat [ 10 22 0 0], v0000000002b1dad0_0, L_0000000002b60598;
L_0000000002b220d0 .cmp/eq 32, L_0000000002b22670, L_0000000002b605e0;
L_0000000002b241f0 .functor MUXZ 1, L_0000000002b60670, L_0000000002b60628, L_0000000002b220d0, C4<>;
L_0000000002b22350 .concat [ 10 22 0 0], v0000000002b1d990_0, L_0000000002b606b8;
L_0000000002b23f70 .cmp/eq 32, L_0000000002b22350, L_0000000002b60700;
L_0000000002b24290 .functor MUXZ 1, L_0000000002b60790, L_0000000002b60748, L_0000000002b23f70, C4<>;
S_0000000002b13ce0 .scope module, "uut" "SB_PLL40_CORE" 3 100, 2 710 0, S_00000000028b3940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_00000000028c2f40 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 725, "FIXED";
P_00000000028c2f78 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 726, "FIXED";
P_00000000028c2fb0 .param/l "DIVF" 0 2 732, C4<110001>;
P_00000000028c2fe8 .param/l "DIVQ" 0 2 733, C4<001>;
P_00000000028c3020 .param/l "DIVR" 0 2 731, C4<0010>;
P_00000000028c3058 .param/l "ENABLE_ICEGATE" 0 2 735, C4<0>;
P_00000000028c3090 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 737, +C4<00000000000000000000000000000001>;
P_00000000028c30c8 .param/l "FDA_FEEDBACK" 0 2 728, C4<0000>;
P_00000000028c3100 .param/l "FDA_RELATIVE" 0 2 729, C4<0000>;
P_00000000028c3138 .param/str "FEEDBACK_PATH" 0 2 724, "SIMPLE";
P_00000000028c3170 .param/l "FILTER_RANGE" 0 2 734, C4<001>;
P_00000000028c31a8 .param/str "PLLOUT_SELECT" 0 2 730, "GENCLK";
P_00000000028c31e0 .param/l "SHIFTREG_DIV_MODE" 0 2 727, C4<0>;
P_00000000028c3218 .param/l "TEST_MODE" 0 2 736, C4<0>;
L_0000000002b603e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002b21ef0_0 .net "BYPASS", 0 0, L_0000000002b603e8;  1 drivers
o0000000002abbf28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000002b209b0_0 .net "DYNAMICDELAY", 7 0, o0000000002abbf28;  0 drivers
o0000000002abbf58 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b21450_0 .net "EXTFEEDBACK", 0 0, o0000000002abbf58;  0 drivers
o0000000002abbf88 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b21950_0 .net "LATCHINPUTVALUE", 0 0, o0000000002abbf88;  0 drivers
o0000000002abbfb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b214f0_0 .net "LOCK", 0 0, o0000000002abbfb8;  0 drivers
v0000000002b20550_0 .net "PLLOUTCORE", 0 0, o0000000002ab8bc8;  alias, 0 drivers
o0000000002abbfe8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b20f50_0 .net "PLLOUTGLOBAL", 0 0, o0000000002abbfe8;  0 drivers
v0000000002b20050_0 .net "REFERENCECLK", 0 0, o0000000002abc018;  alias, 0 drivers
L_0000000002b60430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002b20e10_0 .net "RESETB", 0 0, L_0000000002b60430;  1 drivers
o0000000002abc078 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b200f0_0 .net "SCLK", 0 0, o0000000002abc078;  0 drivers
o0000000002abc0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b21090_0 .net "SDI", 0 0, o0000000002abc0a8;  0 drivers
o0000000002abc0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b205f0_0 .net "SDO", 0 0, o0000000002abc0d8;  0 drivers
    .scope S_000000000008edf0;
T_0 ;
    %wait E_0000000002a8a690;
    %load/vec4 v0000000002a85810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000002a85a90_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0000000002a84730_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0000000002a87bb0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000008edf0;
T_1 ;
    %wait E_0000000002a8a310;
    %load/vec4 v0000000002a85a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002a87bb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002a85810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000002a84730_0;
    %assign/vec4 v0000000002a87bb0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000008df00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a86c10_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000000000008df00;
T_3 ;
    %wait E_0000000002a8ac90;
    %load/vec4 v0000000002a86ad0_0;
    %assign/vec4 v0000000002a86c10_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000008e080;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a87b10_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000000000008e080;
T_5 ;
    %wait E_0000000002a8a450;
    %load/vec4 v0000000002a87070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000002a87e30_0;
    %assign/vec4 v0000000002a87b10_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000289a230;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a868f0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000000000289a230;
T_7 ;
    %wait E_0000000002a8a590;
    %load/vec4 v0000000002a87750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002a868f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000002a87d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000000002a86e90_0;
    %assign/vec4 v0000000002a868f0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000289a3b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a871b0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000000000289a3b0;
T_9 ;
    %wait E_0000000002a8aad0;
    %load/vec4 v0000000002a86f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002a871b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000002a86a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000000002a86990_0;
    %assign/vec4 v0000000002a871b0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000289d860;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a87430_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000000000289d860;
T_11 ;
    %wait E_0000000002a8ab90;
    %load/vec4 v0000000002a872f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000000002a874d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002a87430_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000000002a87250_0;
    %assign/vec4 v0000000002a87430_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000289d9e0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a5a930_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000000000289d9e0;
T_13 ;
    %wait E_0000000002a8ab10;
    %load/vec4 v0000000002a5a890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000002a5b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002a5a930_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000000002a5bb50_0;
    %assign/vec4 v0000000002a5a930_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000028a5be0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a58ef0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000000028a5be0;
T_15 ;
    %wait E_0000000002a8a990;
    %load/vec4 v0000000002a59cb0_0;
    %assign/vec4 v0000000002a58ef0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_00000000028a5d60;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a58c70_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_00000000028a5d60;
T_17 ;
    %wait E_0000000002a8a5d0;
    %load/vec4 v0000000002a59fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000002a59e90_0;
    %assign/vec4 v0000000002a58c70_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000000028a9350;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a583b0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_00000000028a9350;
T_19 ;
    %wait E_0000000002a8ae50;
    %load/vec4 v0000000002a58630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002a583b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000002a5a1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000002a58bd0_0;
    %assign/vec4 v0000000002a583b0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000000028a94d0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b00740_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_00000000028a94d0;
T_21 ;
    %wait E_0000000002a8a390;
    %load/vec4 v0000000002aff8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b00740_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000002aff340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000002aff0c0_0;
    %assign/vec4 v0000000002b00740_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000000028b22a0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b011e0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000000028b22a0;
T_23 ;
    %wait E_0000000002a8a7d0;
    %load/vec4 v0000000002aff3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000000002b00600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b011e0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0000000002b009c0_0;
    %assign/vec4 v0000000002b011e0_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000000028b2420;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002aff160_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_00000000028b2420;
T_25 ;
    %wait E_0000000002a8a110;
    %load/vec4 v0000000002b00ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000002afee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002aff160_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0000000002b004c0_0;
    %assign/vec4 v0000000002aff160_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000000028b0ed0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b00c40_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_00000000028b0ed0;
T_27 ;
    %wait E_0000000002a8ae90;
    %load/vec4 v0000000002b010a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b00c40_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000002b007e0_0;
    %assign/vec4 v0000000002b00c40_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000000028b1050;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002afeee0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_00000000028b1050;
T_29 ;
    %wait E_0000000002a8a410;
    %load/vec4 v0000000002aff5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002afeee0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000002aff2a0_0;
    %assign/vec4 v0000000002afeee0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000000028ab730;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002afec60_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_00000000028ab730;
T_31 ;
    %wait E_0000000002a8a490;
    %load/vec4 v0000000002b00420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002afec60_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000002b00ce0_0;
    %assign/vec4 v0000000002afec60_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000000000291deb0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b00b00_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_000000000291deb0;
T_33 ;
    %wait E_0000000002a8a190;
    %load/vec4 v0000000002b00560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b00b00_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000002aff520_0;
    %assign/vec4 v0000000002b00b00_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000000000291d5b0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002affac0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_000000000291d5b0;
T_35 ;
    %wait E_0000000002a8a4d0;
    %load/vec4 v0000000002affb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002affac0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000000002afebc0_0;
    %assign/vec4 v0000000002affac0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000000000291e030;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002aff700_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_000000000291e030;
T_37 ;
    %wait E_0000000002a8ad10;
    %load/vec4 v0000000002b00880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002aff700_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000002aff660_0;
    %assign/vec4 v0000000002aff700_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000000000291d430;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002afeda0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_000000000291d430;
T_39 ;
    %wait E_0000000002a8a890;
    %load/vec4 v0000000002b00d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002afeda0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000000002affa20_0;
    %assign/vec4 v0000000002afeda0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000000000291d8b0;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002aff840_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_000000000291d8b0;
T_41 ;
    %wait E_0000000002a8aa50;
    %load/vec4 v0000000002affc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002aff840_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000000002afff20_0;
    %assign/vec4 v0000000002aff840_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_00000000028b3ac0;
T_42 ;
    %wait E_0000000002a8b050;
    %load/vec4 v0000000002b002e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0000000002b01000_0;
    %assign/vec4 v0000000002b01280_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_00000000028b3ac0;
T_43 ;
    %wait E_0000000002a8aed0;
    %load/vec4 v0000000002b002e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0000000002b01000_0;
    %assign/vec4 v0000000002affde0_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_00000000028b3ac0;
T_44 ;
    %wait E_0000000002a8a1d0;
    %load/vec4 v0000000002b002e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0000000002b00e20_0;
    %assign/vec4 v0000000002b00100_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_00000000028b3ac0;
T_45 ;
    %wait E_0000000002a8ad50;
    %load/vec4 v0000000002b002e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0000000002affca0_0;
    %assign/vec4 v0000000002b02400_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_00000000028b3ac0;
T_46 ;
    %wait E_0000000002a8a1d0;
    %load/vec4 v0000000002b002e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0000000002b00f60_0;
    %assign/vec4 v0000000002b01f00_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_00000000028b46c0;
T_47 ;
    %wait E_0000000002a8a550;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0000000002b001a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_47.0, 9;
    %load/vec4 v0000000002b01280_0;
    %store/vec4 v0000000002affd40_0, 0, 1;
T_47.0 ;
    %load/vec4 v0000000002affde0_0;
    %store/vec4 v0000000002b01140_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000000028b46c0;
T_48 ;
    %wait E_0000000002a8a6d0;
    %load/vec4 v0000000002b00380_0;
    %assign/vec4 v0000000002b01c80_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_00000000028b46c0;
T_49 ;
    %wait E_0000000002a8a150;
    %load/vec4 v0000000002b01c80_0;
    %assign/vec4 v0000000002b01320_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000000028b46c0;
T_50 ;
    %wait E_0000000002a8aa90;
    %load/vec4 v0000000002b01320_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_50.0, 9;
    %load/vec4 v0000000002b00100_0;
    %jmp/1 T_50.1, 9;
T_50.0 ; End of true expr.
    %load/vec4 v0000000002b02400_0;
    %jmp/0 T_50.1, 9;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0000000002affe80_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_00000000028b4240;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002b03c10_0, 0, 32;
T_51.0 ;
    %load/vec4 v0000000002b03c10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_51.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b03c10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0000000002b03c10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
    %load/vec4 v0000000002b03c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002b03c10_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_00000000028b4240;
T_52 ;
    %wait E_0000000002a8a810;
    %load/vec4 v0000000002b03ad0_0;
    %load/vec4 v0000000002b03170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 0, 4;
T_52.2 ;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 4, 5;
T_52.4 ;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 4, 5;
T_52.6 ;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 4, 5;
T_52.8 ;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 4, 5;
T_52.10 ;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 4, 5;
T_52.12 ;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 4, 5;
T_52.14 ;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 4, 5;
T_52.16 ;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.18, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 4, 5;
T_52.18 ;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 4, 5;
T_52.20 ;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.22, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 4, 5;
T_52.22 ;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.24, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 4, 5;
T_52.24 ;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.26, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 4, 5;
T_52.26 ;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.28, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 4, 5;
T_52.28 ;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.30, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 4, 5;
T_52.30 ;
    %load/vec4 v0000000002b03b70_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %load/vec4 v0000000002b038f0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000000002b03030_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05a10, 4, 5;
T_52.32 ;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_00000000028b4240;
T_53 ;
    %wait E_0000000002a8a710;
    %load/vec4 v0000000002b051f0_0;
    %load/vec4 v0000000002b02f90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0000000002b04d90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000002b05a10, 4;
    %load/vec4 v0000000002b02ef0_0;
    %inv;
    %and;
    %assign/vec4 v0000000002b032b0_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_00000000028b4cc0;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002b05c90_0, 0, 32;
T_54.0 ;
    %load/vec4 v0000000002b05c90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b05c90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0000000002b05c90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
    %load/vec4 v0000000002b05c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002b05c90_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %end;
    .thread T_54;
    .scope S_00000000028b4cc0;
T_55 ;
    %wait E_0000000002a8a9d0;
    %load/vec4 v0000000002b05330_0;
    %load/vec4 v0000000002b05dd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 0, 4;
T_55.2 ;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 4, 5;
T_55.4 ;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 4, 5;
T_55.6 ;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 4, 5;
T_55.8 ;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 4, 5;
T_55.10 ;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 4, 5;
T_55.12 ;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 4, 5;
T_55.14 ;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 4, 5;
T_55.16 ;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 4, 5;
T_55.18 ;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 4, 5;
T_55.20 ;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 4, 5;
T_55.22 ;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 4, 5;
T_55.24 ;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.26, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 4, 5;
T_55.26 ;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.28, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 4, 5;
T_55.28 ;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.30, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 4, 5;
T_55.30 ;
    %load/vec4 v0000000002b060f0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.32, 8;
    %load/vec4 v0000000002b05f10_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000000002b06410_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b05970, 4, 5;
T_55.32 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_00000000028b4cc0;
T_56 ;
    %wait E_0000000002a8a850;
    %load/vec4 v0000000002b06370_0;
    %load/vec4 v0000000002b06690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0000000002b05830_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000002b05970, 4;
    %load/vec4 v0000000002b056f0_0;
    %inv;
    %and;
    %assign/vec4 v0000000002b062d0_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_00000000028b3340;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002b08f50_0, 0, 32;
T_57.0 ;
    %load/vec4 v0000000002b08f50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000002b08f50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0000000002b08f50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
    %load/vec4 v0000000002b08f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002b08f50_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_00000000028b3340;
T_58 ;
    %wait E_0000000002a8ad90;
    %load/vec4 v0000000002b091d0_0;
    %load/vec4 v0000000002b0ae90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 0, 4;
T_58.2 ;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 4, 5;
T_58.4 ;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 4, 5;
T_58.6 ;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 4, 5;
T_58.8 ;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 4, 5;
T_58.10 ;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.12, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 4, 5;
T_58.12 ;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 4, 5;
T_58.14 ;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.16, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 4, 5;
T_58.16 ;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 4, 5;
T_58.18 ;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.20, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 4, 5;
T_58.20 ;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.22, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 4, 5;
T_58.22 ;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.24, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 4, 5;
T_58.24 ;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.26, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 4, 5;
T_58.26 ;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.28, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 4, 5;
T_58.28 ;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.30, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 4, 5;
T_58.30 ;
    %load/vec4 v0000000002b0a710_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.32, 8;
    %load/vec4 v0000000002b09090_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000000002b0a0d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b09e50, 4, 5;
T_58.32 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_00000000028b3340;
T_59 ;
    %wait E_0000000002a8ab50;
    %load/vec4 v0000000002b09d10_0;
    %load/vec4 v0000000002b0b6b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0000000002b0afd0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000000002b09e50, 4;
    %load/vec4 v0000000002b0a670_0;
    %inv;
    %and;
    %assign/vec4 v0000000002b099f0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000000002b14be0;
T_60 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b21b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002b1f0b0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0000000002b1d350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002b1f0b0_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v0000000002b1f0b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000000002b1f0b0_0, 0;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0000000002b14be0;
T_61 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b21b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002b1dad0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0000000002b1d350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0000000002b1cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002b1dad0_0, 0;
    %jmp T_61.5;
T_61.4 ;
    %load/vec4 v0000000002b1dad0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000000002b1dad0_0, 0;
T_61.5 ;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0000000002b14be0;
T_62 ;
    %wait E_0000000002a8a2d0;
    %load/vec4 v0000000002b21b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b20230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1d210_0, 0, 1;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0000000002b1dad0_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %jmp/0xz  T_62.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b20230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1d210_0, 0, 1;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v0000000002b1dad0_0;
    %pad/u 33;
    %cmpi/u 656, 0, 33;
    %jmp/0xz  T_62.4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b20230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1d210_0, 0, 1;
    %jmp T_62.5;
T_62.4 ;
    %load/vec4 v0000000002b1dad0_0;
    %pad/u 34;
    %cmpi/u 752, 0, 34;
    %jmp/0xz  T_62.6, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b20230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1d210_0, 0, 1;
    %jmp T_62.7;
T_62.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b20230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1d210_0, 0, 1;
T_62.7 ;
T_62.5 ;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0000000002b14be0;
T_63 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b21b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002b1d990_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0000000002b1dd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0000000002b1d3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002b1d990_0, 0;
    %jmp T_63.5;
T_63.4 ;
    %load/vec4 v0000000002b1d990_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000000002b1d990_0, 0;
T_63.5 ;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0000000002b14be0;
T_64 ;
    %wait E_0000000002a8afd0;
    %load/vec4 v0000000002b21b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b204b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1fab0_0, 0, 1;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0000000002b1d990_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %jmp/0xz  T_64.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b204b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1fab0_0, 0, 1;
    %jmp T_64.3;
T_64.2 ;
    %load/vec4 v0000000002b1d990_0;
    %pad/u 33;
    %cmpi/u 489, 0, 33;
    %jmp/0xz  T_64.4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b204b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1fab0_0, 0, 1;
    %jmp T_64.5;
T_64.4 ;
    %load/vec4 v0000000002b1d990_0;
    %pad/u 34;
    %cmpi/u 491, 0, 34;
    %jmp/0xz  T_64.6, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b204b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1fab0_0, 0, 1;
    %jmp T_64.7;
T_64.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b204b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1fab0_0, 0, 1;
T_64.7 ;
T_64.5 ;
T_64.3 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0000000002b13860;
T_65 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b0a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000002b0a210_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0000000002b09630_0;
    %pad/u 32;
    %cmpi/u 60, 0, 32;
    %jmp/0xz  T_65.2, 5;
    %load/vec4 v0000000002b0a990_0;
    %pad/u 32;
    %cmpi/u 80, 0, 32;
    %jmp/0xz  T_65.4, 5;
    %load/vec4 v0000000002b0aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.6, 8;
    %load/vec4 v0000000002b0a210_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000000002b0a210_0, 0;
T_65.6 ;
T_65.4 ;
    %jmp T_65.3;
T_65.2 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000002b0a210_0, 0;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0000000002b13860;
T_66 ;
    %wait E_0000000002a8add0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002b09a90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002b09c70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002b09450_0, 0, 4;
    %load/vec4 v0000000002b094f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002b09a90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002b09c70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002b09450_0, 0, 4;
    %load/vec4 v0000000002b0a990_0;
    %pad/u 32;
    %cmpi/u 80, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0000000002b09630_0;
    %pad/u 32;
    %cmpi/u 60, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0000000002b0a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.4, 8;
    %load/vec4 v0000000002b0b2f0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0000000002b09a90_0, 0, 4;
    %load/vec4 v0000000002b0b2f0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0000000002b09c70_0, 0, 4;
    %load/vec4 v0000000002b0b2f0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000000002b09450_0, 0, 4;
    %jmp T_66.5;
T_66.4 ;
    %load/vec4 v0000000002b0b2f0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0000000002b09a90_0, 0, 4;
    %load/vec4 v0000000002b0b2f0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0000000002b09c70_0, 0, 4;
    %load/vec4 v0000000002b0b2f0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0000000002b09450_0, 0, 4;
T_66.5 ;
    %jmp T_66.3;
T_66.2 ;
    %load/vec4 v0000000002b0a990_0;
    %pad/u 32;
    %cmpi/e 80, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002b09630_0;
    %pad/u 32;
    %cmpi/e 60, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_66.6, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002b09a90_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000002b09c70_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000002b09450_0, 0, 4;
    %jmp T_66.7;
T_66.6 ;
    %load/vec4 v0000000002b0a990_0;
    %pad/u 32;
    %cmpi/e 160, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002b09630_0;
    %pad/u 32;
    %cmpi/e 120, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_66.8, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000002b09a90_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000002b09c70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002b09450_0, 0, 4;
    %jmp T_66.9;
T_66.8 ;
    %load/vec4 v0000000002b0a990_0;
    %pad/u 32;
    %cmpi/e 320, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002b09630_0;
    %pad/u 32;
    %cmpi/e 240, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_66.10, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000002b09a90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002b09c70_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000002b09450_0, 0, 4;
    %jmp T_66.11;
T_66.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002b09a90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002b09c70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002b09450_0, 0, 4;
T_66.11 ;
T_66.9 ;
T_66.7 ;
T_66.3 ;
T_66.0 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0000000002b13b60;
T_67 ;
    %wait E_0000000002a8b090;
    %load/vec4 v0000000002b1d850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0000000002b1d030_0;
    %load/vec4 v0000000002b1e1b0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b1e430, 0, 4;
T_67.0 ;
    %load/vec4 v0000000002b1d5d0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000000002b1e430, 4;
    %assign/vec4 v0000000002b1df30_0, 0;
    %jmp T_67;
    .thread T_67;
    .scope S_0000000002b14460;
T_68 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b0cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b0bf70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b0c790_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002b0be30_0, 4, 5;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0000000002b0ba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b0bf70_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002b0be30_0, 4, 5;
    %load/vec4 v0000000002b0bf70_0;
    %assign/vec4 v0000000002b0c790_0, 0;
    %jmp T_68.3;
T_68.2 ;
    %load/vec4 v0000000002b0bf70_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000002b0bf70_0, 0;
T_68.3 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0000000002b14460;
T_69 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b0cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b0c150_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0000000002b0d230_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0000000002b0d230_0;
    %pad/u 32;
    %cmpi/e 50000000, 0, 32;
    %jmp/0xz  T_69.2, 4;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0000000002b0d230_0, 0;
    %load/vec4 v0000000002b0c790_0;
    %assign/vec4 v0000000002b0c150_0, 0;
    %jmp T_69.3;
T_69.2 ;
    %load/vec4 v0000000002b0d230_0;
    %addi 1, 0, 26;
    %assign/vec4 v0000000002b0d230_0, 0;
T_69.3 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0000000002b14460;
T_70 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b0cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b0cf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b0c8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b0c330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b0dcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b0d4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b0da50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002b0d0f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002b0c1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b0bc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b0ca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b0d190_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002b0deb0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0000000002b0c3d0_0;
    %assign/vec4 v0000000002b0cf10_0, 0;
    %load/vec4 v0000000002b0cf10_0;
    %assign/vec4 v0000000002b0c8d0_0, 0;
    %load/vec4 v0000000002b0ce70_0;
    %assign/vec4 v0000000002b0c330_0, 0;
    %load/vec4 v0000000002b0c330_0;
    %assign/vec4 v0000000002b0dcd0_0, 0;
    %load/vec4 v0000000002b0d410_0;
    %assign/vec4 v0000000002b0d4b0_0, 0;
    %load/vec4 v0000000002b0d4b0_0;
    %assign/vec4 v0000000002b0da50_0, 0;
    %load/vec4 v0000000002b0db90_0;
    %assign/vec4 v0000000002b0d0f0_0, 0;
    %load/vec4 v0000000002b0d0f0_0;
    %assign/vec4 v0000000002b0c1f0_0, 0;
    %load/vec4 v0000000002b0c8d0_0;
    %assign/vec4 v0000000002b0bc50_0, 0;
    %load/vec4 v0000000002b0dcd0_0;
    %assign/vec4 v0000000002b0ca10_0, 0;
    %load/vec4 v0000000002b0da50_0;
    %assign/vec4 v0000000002b0d190_0, 0;
    %load/vec4 v0000000002b0c1f0_0;
    %assign/vec4 v0000000002b0deb0_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0000000002b14460;
T_71 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b0cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000002b0bed0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000002b0de10_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000002b0c0b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000002b0d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b0cb50_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0000000002b0d7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000002b0bed0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000002b0c0b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000002b0de10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b0cb50_0, 0;
    %jmp T_71.3;
T_71.2 ;
    %load/vec4 v0000000002b0ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.4, 8;
    %load/vec4 v0000000002b0ba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %load/vec4 v0000000002b0cb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.8, 8;
    %load/vec4 v0000000002b0bed0_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000000002b0bed0_0, 0;
    %load/vec4 v0000000002b0de10_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000000002b0de10_0, 0;
T_71.8 ;
    %load/vec4 v0000000002b0cb50_0;
    %inv;
    %assign/vec4 v0000000002b0cb50_0, 0;
T_71.6 ;
    %load/vec4 v0000000002b0dcd0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_71.10, 4;
    %load/vec4 v0000000002b0de10_0;
    %assign/vec4 v0000000002b0d050_0, 0;
    %load/vec4 v0000000002b0c0b0_0;
    %pad/u 32;
    %addi 80, 0, 32;
    %pad/u 13;
    %assign/vec4 v0000000002b0bed0_0, 0;
    %load/vec4 v0000000002b0c0b0_0;
    %pad/u 32;
    %addi 80, 0, 32;
    %pad/u 13;
    %assign/vec4 v0000000002b0c0b0_0, 0;
T_71.10 ;
    %jmp T_71.5;
T_71.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b0cb50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000002b0de10_0, 0;
T_71.5 ;
T_71.3 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0000000002b14460;
T_72 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b0cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002b0bd90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002b0b750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002b0c5b0_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0000000002b0ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0000000002b0cbf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_72.4, 4;
    %load/vec4 v0000000002b0cb50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_72.6, 4;
    %load/vec4 v0000000002b0d730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_72.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_72.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_72.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_72.11, 6;
    %jmp T_72.12;
T_72.8 ;
    %load/vec4 v0000000002b0deb0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000002b0bd90_0, 0;
    %jmp T_72.12;
T_72.9 ;
    %load/vec4 v0000000002b0deb0_0;
    %parti/s 4, 3, 3;
    %assign/vec4 v0000000002b0bd90_0, 0;
    %load/vec4 v0000000002b0deb0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002b0b750_0, 4, 5;
    %jmp T_72.12;
T_72.10 ;
    %load/vec4 v0000000002b0deb0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0000000002b0bd90_0, 0;
    %load/vec4 v0000000002b0deb0_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002b0b750_0, 4, 5;
    %jmp T_72.12;
T_72.11 ;
    %load/vec4 v0000000002b0deb0_0;
    %assign/vec4 v0000000002b0c830_0, 0;
    %jmp T_72.12;
T_72.12 ;
    %pop/vec4 1;
    %jmp T_72.7;
T_72.6 ;
    %load/vec4 v0000000002b0d730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_72.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_72.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_72.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_72.16, 6;
    %load/vec4 v0000000002b0deb0_0;
    %assign/vec4 v0000000002b0c830_0, 0;
    %jmp T_72.18;
T_72.13 ;
    %load/vec4 v0000000002b0deb0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0000000002b0b750_0, 0;
    %load/vec4 v0000000002b0deb0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000002b0c5b0_0, 0;
    %jmp T_72.18;
T_72.14 ;
    %load/vec4 v0000000002b0deb0_0;
    %parti/s 2, 6, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002b0b750_0, 4, 5;
    %load/vec4 v0000000002b0deb0_0;
    %parti/s 4, 1, 2;
    %assign/vec4 v0000000002b0c5b0_0, 0;
    %jmp T_72.18;
T_72.15 ;
    %load/vec4 v0000000002b0deb0_0;
    %parti/s 4, 1, 2;
    %assign/vec4 v0000000002b0c5b0_0, 0;
    %load/vec4 v0000000002b0deb0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000002b0b750_0, 4, 5;
    %jmp T_72.18;
T_72.16 ;
    %jmp T_72.18;
T_72.18 ;
    %pop/vec4 1;
T_72.7 ;
T_72.4 ;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0000000002b136e0;
T_73 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b1de90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 16777215, 0, 24;
    %assign/vec4 v0000000002b1f150_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0000000002b10930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 16777215, 0, 24;
    %assign/vec4 v0000000002b1f150_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0000000002b1ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0000000002b10e30_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0000000002b0f710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002b10a70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002b1f150_0, 0;
    %jmp T_73.5;
T_73.4 ;
    %load/vec4 v0000000002b1d530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.6, 8;
    %load/vec4 v0000000002b1d7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.8, 8;
    %load/vec4 v0000000002b1f150_0;
    %parti/s 23, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0000000002b1f150_0, 0;
T_73.8 ;
T_73.6 ;
T_73.5 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0000000002b136e0;
T_74 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b1de90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000002b10cf0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0000000002b1d490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000002b10cf0_0, 0;
    %jmp T_74.3;
T_74.2 ;
    %load/vec4 v0000000002b1ebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.4, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000002b10cf0_0, 0;
    %jmp T_74.5;
T_74.4 ;
    %load/vec4 v0000000002b10cf0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000000002b10cf0_0, 0;
T_74.5 ;
T_74.3 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0000000002b136e0;
T_75 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b1de90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002b10bb0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0000000002b1d490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002b10bb0_0, 0;
    %jmp T_75.3;
T_75.2 ;
    %load/vec4 v0000000002b1d7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002b10bb0_0, 0;
    %jmp T_75.5;
T_75.4 ;
    %load/vec4 v0000000002b1ebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.6, 8;
    %load/vec4 v0000000002b10bb0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000000002b10bb0_0, 0;
T_75.6 ;
T_75.5 ;
T_75.3 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0000000002b136e0;
T_76 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b1de90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000000002b10c50_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0000000002b1d530_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_76.2, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000000002b10c50_0, 0;
    %jmp T_76.3;
T_76.2 ;
    %load/vec4 v0000000002b10b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.4, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000000002b10c50_0, 0;
    %jmp T_76.5;
T_76.4 ;
    %load/vec4 v0000000002b1d7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.6, 8;
    %load/vec4 v0000000002b10c50_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000000002b10c50_0, 0;
T_76.6 ;
T_76.5 ;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0000000002b136e0;
T_77 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b1de90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002b109d0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0000000002b1d490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002b109d0_0, 0;
    %jmp T_77.3;
T_77.2 ;
    %load/vec4 v0000000002b10890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002b109d0_0, 0;
    %jmp T_77.5;
T_77.4 ;
    %load/vec4 v0000000002b10750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %load/vec4 v0000000002b109d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000000002b109d0_0, 0;
T_77.6 ;
T_77.5 ;
T_77.3 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0000000002b136e0;
T_78 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b1de90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002b1e9d0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0000000002b107f0_0;
    %assign/vec4 v0000000002b1e9d0_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0000000002b136e0;
T_79 ;
    %wait E_0000000002a8a250;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1d490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1ef70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1e110_0, 0, 1;
    %load/vec4 v0000000002b1e9d0_0;
    %store/vec4 v0000000002b107f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1ed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b10930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1d530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b10750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b10d90_0, 0, 1;
    %load/vec4 v0000000002b1e9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %jmp T_79.5;
T_79.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1d490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1db70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1ef70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1e110_0, 0, 1;
    %load/vec4 v0000000002b1f5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002b107f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1ed90_0, 0, 1;
T_79.6 ;
    %jmp T_79.5;
T_79.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1db70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1ef70_0, 0, 1;
    %load/vec4 v0000000002b10bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1db70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1e110_0, 0, 1;
    %jmp T_79.12;
T_79.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1db70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1e110_0, 0, 1;
    %jmp T_79.12;
T_79.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1db70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1e110_0, 0, 1;
    %jmp T_79.12;
T_79.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1db70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1e110_0, 0, 1;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
    %load/vec4 v0000000002b1d7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002b107f0_0, 0, 3;
T_79.13 ;
    %jmp T_79.5;
T_79.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1d530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1ef70_0, 0, 1;
    %load/vec4 v0000000002b10bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_79.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_79.16, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1db70_0, 0, 1;
    %jmp T_79.18;
T_79.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1db70_0, 0, 1;
    %jmp T_79.18;
T_79.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1db70_0, 0, 1;
    %jmp T_79.18;
T_79.18 ;
    %pop/vec4 1;
    %load/vec4 v0000000002b1f150_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000002b1e110_0, 0, 1;
    %load/vec4 v0000000002b10b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002b107f0_0, 0, 3;
T_79.19 ;
    %jmp T_79.5;
T_79.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1ef70_0, 0, 1;
    %load/vec4 v0000000002b10bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_79.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_79.22, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1db70_0, 0, 1;
    %jmp T_79.24;
T_79.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1db70_0, 0, 1;
    %jmp T_79.24;
T_79.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1db70_0, 0, 1;
    %jmp T_79.24;
T_79.24 ;
    %pop/vec4 1;
    %load/vec4 v0000000002b1d7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b10750_0, 0, 1;
    %load/vec4 v0000000002b109d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_79.27, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002b107f0_0, 0, 3;
    %jmp T_79.28;
T_79.27 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002b107f0_0, 0, 3;
T_79.28 ;
T_79.25 ;
    %jmp T_79.5;
T_79.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b10930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1ef70_0, 0, 1;
    %load/vec4 v0000000002b10bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_79.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_79.30, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1db70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1e110_0, 0, 1;
    %jmp T_79.32;
T_79.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1db70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1e110_0, 0, 1;
    %jmp T_79.32;
T_79.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b1db70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b1e110_0, 0, 1;
    %jmp T_79.32;
T_79.32 ;
    %pop/vec4 1;
    %load/vec4 v0000000002b1d7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.33, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002b107f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b10d90_0, 0, 1;
T_79.33 ;
    %jmp T_79.5;
T_79.5 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0000000002b13e60;
T_80 ;
    %wait E_0000000002a8a210;
    %load/vec4 v0000000002b0ff30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_80.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_80.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_80.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_80.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_80.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_80.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_80.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_80.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_80.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_80.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_80.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_80.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_80.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_80.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_80.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_80.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_80.16, 6;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.0 ;
    %pushi/vec4 4736, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.1 ;
    %pushi/vec4 4736, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.2 ;
    %pushi/vec4 4612, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.3 ;
    %pushi/vec4 16624, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.4 ;
    %pushi/vec4 35842, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.5 ;
    %pushi/vec4 4481, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.6 ;
    %pushi/vec4 3907, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.7 ;
    %pushi/vec4 45188, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.8 ;
    %pushi/vec4 5408, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.9 ;
    %pushi/vec4 3076, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.10 ;
    %pushi/vec4 15899, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.11 ;
    %pushi/vec4 28730, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.12 ;
    %pushi/vec4 29109, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.13 ;
    %pushi/vec4 29235, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.14 ;
    %pushi/vec4 29683, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.15 ;
    %pushi/vec4 41474, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.16 ;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0000000002b106b0_0, 0;
    %jmp T_80.18;
T_80.18 ;
    %pop/vec4 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0000000002b13e60;
T_81 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b0e770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002b0e950_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0000000002b0e950_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_81.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002b0e950_0, 0;
    %jmp T_81.3;
T_81.2 ;
    %load/vec4 v0000000002b0e950_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000002b0e950_0, 0;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0000000002b13e60;
T_82 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b0e770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000002b0ff30_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0000000002b0ea90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000002b0ff30_0, 0;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v0000000002b0fa30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %load/vec4 v0000000002b101b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.6, 8;
    %load/vec4 v0000000002b0ff30_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000000002b0ff30_0, 0;
T_82.6 ;
T_82.4 ;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0000000002b13e60;
T_83 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b0e770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 4736, 0, 16;
    %assign/vec4 v0000000002b0dff0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0000000002b106b0_0;
    %assign/vec4 v0000000002b0dff0_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0000000002b13e60;
T_84 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b0e770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002b0e3b0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0000000002b10110_0;
    %assign/vec4 v0000000002b0e3b0_0, 0;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0000000002b13e60;
T_85 ;
    %wait E_0000000002a8af50;
    %load/vec4 v0000000002b0e3b0_0;
    %assign/vec4 v0000000002b10110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b101b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b10250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b0e9f0_0, 0;
    %load/vec4 v0000000002b0e3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_85.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_85.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_85.4, 6;
    %jmp T_85.5;
T_85.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b10250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b0e9f0_0, 0;
    %load/vec4 v0000000002b0fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000002b10110_0, 0;
T_85.6 ;
    %jmp T_85.5;
T_85.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b0e9f0_0, 0;
    %load/vec4 v0000000002b0fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.8, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000002b10110_0, 0;
T_85.8 ;
    %jmp T_85.5;
T_85.2 ;
    %load/vec4 v0000000002b0fa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.10, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000002b10110_0, 0;
    %jmp T_85.11;
T_85.10 ;
    %load/vec4 v0000000002b0fb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.12, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000002b10110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b101b0_0, 0;
T_85.12 ;
T_85.11 ;
    %jmp T_85.5;
T_85.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b0e9f0_0, 0;
    %load/vec4 v0000000002b0fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.14, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000002b10110_0, 0;
T_85.14 ;
    %jmp T_85.5;
T_85.4 ;
    %load/vec4 v0000000002b0fa30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.16, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002b10110_0, 0;
T_85.16 ;
    %jmp T_85.5;
T_85.5 ;
    %pop/vec4 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0000000002b13e60;
T_86 ;
    %wait E_0000000002a8af10;
    %load/vec4 v0000000002b0e770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0000000002b0e590_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0000000002b0e9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0000000002b0fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0000000002b0e590_0, 0;
    %jmp T_86.5;
T_86.4 ;
    %load/vec4 v0000000002b0e590_0;
    %addi 1, 0, 25;
    %assign/vec4 v0000000002b0e590_0, 0;
T_86.5 ;
    %jmp T_86.3;
T_86.2 ;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0000000002b0e590_0, 0;
T_86.3 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "C:\users\felipe\.apio\packages\toolchain-iverilog\vlib\cells_sim.v";
    "top_ov7670.v";
    "vga_display.v";
    "ov7670_capture.v";
    "ov7670_top_ctrl.v";
    "ov7670_ctrl_reg.v";
    "sccb_master.v";
    "frame_buffer.v";
    "vga_sync.v";
