// Seed: 2368137786
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_4;
  wire id_6;
endmodule
module module_1 (
    input  logic id_0,
    input  logic id_1,
    inout  logic id_2,
    input  logic id_3,
    output tri0  id_4,
    output wor   id_5
);
  always_ff @(posedge id_3) begin
    id_2 <= 1;
  end
  nor (id_5, id_3, id_7, id_2, id_1, id_0);
  wire id_7;
  initial begin
    $display(1, id_2);
  end
  module_0(
      id_7, id_7, id_7, id_7, id_7
  );
  if (id_2) begin
    tri id_8;
    assign id_8 = 1'b0;
  end else begin
    if ({id_3, id_0}) id_9(1, id_1, id_0, 1);
  end
endmodule
