{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549675107974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549675107983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 09 01:18:27 2019 " "Processing started: Sat Feb 09 01:18:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549675107983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675107983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Data_Extraction_System -c Data_Extraction_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off Data_Extraction_System -c Data_Extraction_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675107984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549675108386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549675108386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_extraction_system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_extraction_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Extraction_System " "Found entity 1: Data_Extraction_System" {  } { { "Data_Extraction_System.bdf" "" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675116895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675116895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_extraction_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_extraction_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Extraction_Controller-Data_Extraction_Controller " "Found design unit 1: Data_Extraction_Controller-Data_Extraction_Controller" {  } { { "Data_Extraction_Controller.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_Controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117324 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Extraction_Controller " "Found entity 1: Data_Extraction_Controller" {  } { { "Data_Extraction_Controller.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressBlock-addressBlock " "Found design unit 1: addressBlock-addressBlock" {  } { { "addressBlock.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/addressBlock.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117326 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressBlock " "Found entity 1: addressBlock" {  } { { "addressBlock.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/addressBlock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genpulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genpulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genPulse-genPulse " "Found design unit 1: genPulse-genPulse" {  } { { "genPulse.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/genPulse.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117327 ""} { "Info" "ISGN_ENTITY_NAME" "1 genPulse " "Found entity 1: genPulse" {  } { { "genPulse.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/genPulse.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master1-spi_master1 " "Found design unit 1: spi_master1-spi_master1" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/spi_master1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117329 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master1 " "Found entity 1: spi_master1" {  } { { "spi_master1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/spi_master1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xdomain_s2f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xdomain_s2f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xDomain_s2f-xDomain_s2f " "Found design unit 1: xDomain_s2f-xDomain_s2f" {  } { { "xDomain_s2f.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/xDomain_s2f.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117331 ""} { "Info" "ISGN_ENTITY_NAME" "1 xDomain_s2f " "Found entity 1: xDomain_s2f" {  } { { "xDomain_s2f.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/xDomain_s2f.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifobuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifobuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFObuffer-FIFObuffer " "Found design unit 1: FIFObuffer-FIFObuffer" {  } { { "FIFObuffer.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117332 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFObuffer " "Found entity 1: FIFObuffer" {  } { { "FIFObuffer.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accesscontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accesscontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accessControl-accessControl " "Found design unit 1: accessControl-accessControl" {  } { { "accessControl.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/accessControl.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117334 ""} { "Info" "ISGN_ENTITY_NAME" "1 accessControl " "Found entity 1: accessControl" {  } { { "accessControl.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/accessControl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIVIDER-CLK_DIVIDER_V1 " "Found design unit 1: CLK_DIVIDER-CLK_DIVIDER_V1" {  } { { "CLK_DIVIDER.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/CLK_DIVIDER.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117335 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "CLK_DIVIDER.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/CLK_DIVIDER.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file des_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DES_TEST " "Found entity 1: DES_TEST" {  } { { "DES_TEST.bdf" "" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DES_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tst-tst " "Found design unit 1: tst-tst" {  } { { "tst.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/tst.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117338 ""} { "Info" "ISGN_ENTITY_NAME" "1 tst " "Found entity 1: tst" {  } { { "tst.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/tst.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desrx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file desrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DESrx-DESrx " "Found design unit 1: DESrx-DESrx" {  } { { "DESrx.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DESrx.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117339 ""} { "Info" "ISGN_ENTITY_NAME" "1 DESrx " "Found entity 1: DESrx" {  } { { "DESrx.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DESrx.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "destx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file destx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEStx-DEStx " "Found design unit 1: DEStx-DEStx" {  } { { "DEStx.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DEStx.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117341 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEStx " "Found entity 1: DEStx" {  } { { "DEStx.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DEStx.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readmpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file readmpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ReadMPU " "Found entity 1: ReadMPU" {  } { { "ReadMPU.bdf" "" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readmpu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file readmpu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReadMPU1-bdf_type " "Found design unit 1: ReadMPU1-bdf_type" {  } { { "ReadMPU1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117343 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReadMPU1 " "Found entity 1: ReadMPU1" {  } { { "ReadMPU1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU1.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulser-pulser " "Found design unit 1: pulser-pulser" {  } { { "pulser.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/pulser.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117345 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulser " "Found entity 1: pulser" {  } { { "pulser.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/pulser.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readmpu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file readmpu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReadMPU2-bdf_type " "Found design unit 1: ReadMPU2-bdf_type" {  } { { "ReadMPU2.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117346 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReadMPU2 " "Found entity 1: ReadMPU2" {  } { { "ReadMPU2.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU2.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senddata.bdf 1 1 " "Found 1 design units, including 1 entities, in source file senddata.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SendData " "Found entity 1: SendData" {  } { { "SendData.bdf" "" { Schematic "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senddata1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senddata1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SendData1-bdf_type " "Found design unit 1: SendData1-bdf_type" {  } { { "SendData1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117349 ""} { "Info" "ISGN_ENTITY_NAME" "1 SendData1 " "Found entity 1: SendData1" {  } { { "SendData1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549675117349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SendData1 " "Elaborating entity \"SendData1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549675117422 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IMU0 SendData1.vhd(102) " "VHDL Signal Declaration warning at SendData1.vhd(102): used implicit default value for signal \"IMU0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SendData1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549675117424 "|SendData1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DESrx DESrx:b2v_inst " "Elaborating entity \"DESrx\" for hierarchy \"DESrx:b2v_inst\"" {  } { { "SendData1.vhd" "b2v_inst" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549675117471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulser pulser:b2v_inst1 " "Elaborating entity \"pulser\" for hierarchy \"pulser:b2v_inst1\"" {  } { { "SendData1.vhd" "b2v_inst1" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549675117474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEStx DEStx:b2v_inst15 " "Elaborating entity \"DEStx\" for hierarchy \"DEStx:b2v_inst15\"" {  } { { "SendData1.vhd" "b2v_inst15" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549675117477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFObuffer FIFObuffer:b2v_inst16 " "Elaborating entity \"FIFObuffer\" for hierarchy \"FIFObuffer:b2v_inst16\"" {  } { { "SendData1.vhd" "b2v_inst16" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549675117494 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NS FIFObuffer.vhd(108) " "VHDL Process Statement warning at FIFObuffer.vhd(108): signal \"NS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFObuffer.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549675117497 "|Data_Extraction_System|FIFObuffer:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OS FIFObuffer.vhd(110) " "VHDL Process Statement warning at FIFObuffer.vhd(110): signal \"OS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFObuffer.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549675117497 "|Data_Extraction_System|FIFObuffer:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NS FIFObuffer.vhd(114) " "VHDL Process Statement warning at FIFObuffer.vhd(114): signal \"NS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFObuffer.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549675117497 "|Data_Extraction_System|FIFObuffer:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OS FIFObuffer.vhd(116) " "VHDL Process Statement warning at FIFObuffer.vhd(116): signal \"OS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFObuffer.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549675117497 "|Data_Extraction_System|FIFObuffer:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NS FIFObuffer.vhd(120) " "VHDL Process Statement warning at FIFObuffer.vhd(120): signal \"NS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFObuffer.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549675117497 "|Data_Extraction_System|FIFObuffer:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OS FIFObuffer.vhd(122) " "VHDL Process Statement warning at FIFObuffer.vhd(122): signal \"OS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFObuffer.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549675117497 "|Data_Extraction_System|FIFObuffer:inst16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "empty FIFObuffer.vhd(104) " "VHDL Process Statement warning at FIFObuffer.vhd(104): inferring latch(es) for signal or variable \"empty\", which holds its previous value in one or more paths through the process" {  } { { "FIFObuffer.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549675117498 "|Data_Extraction_System|FIFObuffer:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "empty FIFObuffer.vhd(104) " "Inferred latch for \"empty\" at FIFObuffer.vhd(104)" {  } { { "FIFObuffer.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675117498 "|Data_Extraction_System|FIFObuffer:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressBlock addressBlock:b2v_inst2 " "Elaborating entity \"addressBlock\" for hierarchy \"addressBlock:b2v_inst2\"" {  } { { "SendData1.vhd" "b2v_inst2" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549675117499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER CLK_DIVIDER:b2v_inst20 " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"CLK_DIVIDER:b2v_inst20\"" {  } { { "SendData1.vhd" "b2v_inst20" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549675117541 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "166 " "166 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549675118111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549675118327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549675118327 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_50MHz " "No output dependent on input pin \"CLK_50MHz\"" {  } { { "SendData1.vhd" "" { Text "C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549675118415 "|SendData1|CLK_50MHz"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1549675118415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549675118415 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549675118415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549675118415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549675118466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 09 01:18:38 2019 " "Processing ended: Sat Feb 09 01:18:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549675118466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549675118466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549675118466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549675118466 ""}
