INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART/UART_Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver
INFO: [VRFC 10-2458] undeclared symbol load_data_out, assumed default net type wire [C:/Users/BACJA/Documents/GitHub/UART/UART_Receiver.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART/UART_Receiver_Baud16Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_Baud16Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART/UART_Receiver_DataOutRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_DataOutRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART/UART_Receiver_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART/UART_Receiver_MidBitGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_MidBitGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART/UART_Receiver_ShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART/UART_Transmitter_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Transmitter_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART/UART/UART.srcs/sources_1/imports/UART/UART_Transmitter_baud_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Transmitter_baud_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART/UART_Transmitter_input_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Transmitter_input_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART/UART_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BACJA/Documents/GitHub/UART/UART/UART.srcs/sim_1/new/UART_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TB
