!SESSION 2019-03-28 11:43:26.416 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64

This is a continuation of log file /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/.metadata/.bak_1.log
Created Time: 2019-03-28 15:18:41.286

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:18:41.286
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:18:41.294
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"iop_arduino_PulseCounter_0": {"name": "PulseCounter",
"ver": "1.0",
},
"iop_arduino_arduino_gpio": {"name": "gpio",
"ver": "4.3",
},
"iop_arduino_iic_direct": {"name": "iic",
"ver": "3.4",
},
"iop_arduino_intc": {"name": "intc",
"ver": "3.7",
},
"iop_arduino_intr": {"name": "intrgpio",
"ver": "4.1",
},
"iop_arduino_io_switch": {"name": "io_switch",
"ver": "1.0",
},
"iop_arduino_lmb_lmb_bram_if_cntlr": {"name": "mailbox_bram",
"ver": "0.1",
},
"iop_arduino_spi_subsystem_spi_direct": {"name": "spi",
"ver": "4.4",
},
"iop_arduino_spi_subsystem_spi_shared": {"name": "spi",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_0": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_1": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_2": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_3": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_4": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_5": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_uartlite": {"name": "uartlite",
"ver": "3.2",
},
"iop_arduino_uartlite1": {"name": "uartlite",
"ver": "3.2",
},
"iop_arduino_xadc": {"name": "sysmon",
"ver": "7.4",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.7",
},
"ps7_i2c_1": {"name": "iicps",
"ver": "3.7",
},
"ps7_m_axi_gp0": {"name": "generic",
"ver": "2.0",
},
"ps7_m_axi_gp1": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"iop_arduino_mb": {"name": "cpu",
"ver": "2.7",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:18:41.296
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:18:42.095
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, {"audio_codec_ctrl_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_interconnect_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_mem_intercon": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"btns_gpio": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
"interrupt_gpio": {"name": "intrgpio",
"version": "4.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/interrupt_gpio",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_10MHz": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"concat_interrupts": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"concat_pmodb": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"concat_rp": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"constant_8bit_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_PulseCounter_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"PulseCounter_v1_0": {"name": "PulseCounter",
"version": "1.0",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/drivers/PulseCounter_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_arduino_gpio": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
"interrupt_gpio": {"name": "intrgpio",
"version": "4.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/interrupt_gpio",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_dff_en_reset_vector_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_iic_direct": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"iic_v3_4": {"name": "iic",
"version": "3.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"intc_v3_7": {"name": "intc",
"version": "3.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_interrupt_concat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_intr": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
"interrupt_gpio": {"name": "intrgpio",
"version": "4.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/interrupt_gpio",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_io_switch": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"io_switch_v1_0": {"name": "io_switch",
"version": "1.0",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/drivers/io_switch_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_lmb_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_lmb_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_lmb_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_lmb_lmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
"mailbox_bram": {"name": "mailbox_bram",
"version": "0.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/mailbox_bram",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_logic_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_mb": {"version": "10.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_7": {"name": "cpu",
"version": "2.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_mb_bram_ctrl": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
"mailbox_bram": {"name": "mailbox_bram",
"version": "0.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/mailbox_bram",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_spi_subsystem_spi_direct": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"spi_v4_4": {"name": "spi",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/spi_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_spi_subsystem_spi_shared": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"spi_v4_4": {"name": "spi",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/spi_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_timers_subsystem_mb3_timer_capture_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_timers_subsystem_mb3_timer_capture_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_timers_subsystem_mb3_timer_capture_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_timers_subsystem_mb3_timer_capture_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_timers_subsystem_mb3_timer_capture_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_timers_subsystem_mb3_timer_capture_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_timers_subsystem_mb3_timer_capture_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_timers_subsystem_mb3_timer_capture_7": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_timers_subsystem_mb3_timer_generate": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_timers_subsystem_mb3_timer_pwm": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_timers_subsystem_mb3_timers_interrupt": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_arduino_timers_subsystem_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_4": {"name": "tmrctr",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_timers_subsystem_timer_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_4": {"name": "tmrctr",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_timers_subsystem_timer_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_4": {"name": "tmrctr",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_timers_subsystem_timer_3": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_4": {"name": "tmrctr",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_timers_subsystem_timer_4": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_4": {"name": "tmrctr",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_timers_subsystem_timer_5": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_4": {"name": "tmrctr",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_uartlite": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_uartlite1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_arduino_xadc": {"version": "3.3",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sysmon_v7_4": {"name": "sysmon",
"version": "7.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sysmon_v7_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_interrupts": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmoda_dff_en_reset_vector_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmoda_gpio": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
"interrupt_gpio": {"name": "intrgpio",
"version": "4.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/interrupt_gpio",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmoda_iic": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"iic_v3_4": {"name": "iic",
"version": "3.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmoda_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"intc_v3_7": {"name": "intc",
"version": "3.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmoda_intr": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
"interrupt_gpio": {"name": "intrgpio",
"version": "4.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/interrupt_gpio",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmoda_intr_concat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmoda_io_switch": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"io_switch_v1_0": {"name": "io_switch",
"version": "1.0",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/drivers/io_switch_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmoda_lmb_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmoda_lmb_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmoda_lmb_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmoda_lmb_lmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
"mailbox_bram": {"name": "mailbox_bram",
"version": "0.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/mailbox_bram",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmoda_logic_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmoda_mb": {"version": "10.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_7": {"name": "cpu",
"version": "2.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmoda_mb_bram_ctrl": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
"mailbox_bram": {"name": "mailbox_bram",
"version": "0.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/mailbox_bram",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmoda_microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmoda_rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmoda_spi": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"spi_v4_4": {"name": "spi",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/spi_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmoda_timer": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_4": {"name": "tmrctr",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmodb_dff_en_reset_vector_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmodb_gpio": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
"interrupt_gpio": {"name": "intrgpio",
"version": "4.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/interrupt_gpio",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmodb_iic": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"iic_v3_4": {"name": "iic",
"version": "3.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmodb_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"intc_v3_7": {"name": "intc",
"version": "3.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmodb_intr": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
"interrupt_gpio": {"name": "intrgpio",
"version": "4.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/interrupt_gpio",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmodb_intr_concat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmodb_io_switch": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"io_switch_v1_0": {"name": "io_switch",
"version": "1.0",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/drivers/io_switch_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmodb_lmb_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmodb_lmb_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmodb_lmb_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmodb_lmb_lmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
"mailbox_bram": {"name": "mailbox_bram",
"version": "0.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/mailbox_bram",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmodb_logic_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmodb_mb": {"version": "10.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_7": {"name": "cpu",
"version": "2.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmodb_mb_bram_ctrl": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
"mailbox_bram": {"name": "mailbox_bram",
"version": "0.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/mailbox_bram",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmodb_microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmodb_rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_pmodb_spi": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"spi_v4_4": {"name": "spi",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/spi_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_pmodb_timer": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_4": {"name": "tmrctr",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_rpi_dff_en_reset_vector_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_rpi_iic_subsystem_iic_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"iic_v3_4": {"name": "iic",
"version": "3.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_rpi_iic_subsystem_iic_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"iic_v3_4": {"name": "iic",
"version": "3.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iic_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_rpi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"intc_v3_7": {"name": "intc",
"version": "3.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_rpi_intr": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
"interrupt_gpio": {"name": "intrgpio",
"version": "4.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/interrupt_gpio",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_rpi_intr_concat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_rpi_io_switch": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"io_switch_v1_0": {"name": "io_switch",
"version": "1.0",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/drivers/io_switch_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_rpi_lmb_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_rpi_lmb_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_rpi_lmb_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_rpi_lmb_lmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
"mailbox_bram": {"name": "mailbox_bram",
"version": "0.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/mailbox_bram",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_rpi_logic_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_rpi_mb": {"version": "10.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_7": {"name": "cpu",
"version": "2.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_rpi_mb_bram_ctrl": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
"mailbox_bram": {"name": "mailbox_bram",
"version": "0.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/mailbox_bram",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_rpi_microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_rpi_rpi_gpio": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
"interrupt_gpio": {"name": "intrgpio",
"version": "4.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/interrupt_gpio",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_rpi_rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_rpi_spi_subsystem_spi_0": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"spi_v4_4": {"name": "spi",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/spi_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_rpi_spi_subsystem_spi_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"spi_v4_4": {"name": "spi",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/spi_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_rpi_timers_subsystem_mb4_timer_pwm": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_rpi_timers_subsystem_mb4_timers_interrupt": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"iop_rpi_timers_subsystem_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_4": {"name": "tmrctr",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_rpi_timers_subsystem_timer_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_4": {"name": "tmrctr",
"version": "4.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"iop_rpi_uartlite": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"leds_gpio": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
"interrupt_gpio": {"name": "intrgpio",
"version": "4.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/interrupt_gpio",
"compilerflags": "",
"linkerflags": "",
},
},
},
"logic_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mb_iop_arduino_intr_ack": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mb_iop_arduino_reset": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mb_iop_pmoda_intr_ack": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mb_iop_pmoda_reset": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mb_iop_pmodb_intr_ack": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mb_iop_pmodb_reset": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mb_iop_rpi_intr_ack": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mb_iop_rpi_reset": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"pmoda_rp_pin_sel": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_0_axi_periph1": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_0_axi_periph_1": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rgbleds_gpio": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
"interrupt_gpio": {"name": "intrgpio",
"version": "4.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/interrupt_gpio",
"compilerflags": "",
"linkerflags": "",
},
},
},
"rst_ps7_0_fclk0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_ps7_0_fclk1": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_ps7_0_fclk3": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"slice_pmodb_gpio": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"switches_gpio": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
"interrupt_gpio": {"name": "intrgpio",
"version": "4.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/interrupt_gpio",
"compilerflags": "",
"linkerflags": "",
},
},
},
"system_interrupts": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"intc_v3_7": {"name": "intc",
"version": "3.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"trace_analyzer_pi_axi_dma_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axidma_v9_7": {"name": "axidma",
"version": "9.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"trace_analyzer_pi_axis_data_fifo_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trace_analyzer_pi_constant_tkeep_tstrb": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trace_analyzer_pi_trace_cntrl_64_0": {"version": "1.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"trace_cntrl_64_v1_4": {"name": "trace_cntrl_64",
"version": "1.4",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/drivers/trace_cntrl_64_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"trace_analyzer_pmodb_axi_dma_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axidma_v9_7": {"name": "axidma",
"version": "9.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"trace_analyzer_pmodb_axis_data_fifo_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trace_analyzer_pmodb_constant_tkeep_tstrb": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"trace_analyzer_pmodb_trace_cntrl_32_0": {"version": "1.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"trace_cntrl_32_v1_4": {"name": "trace_cntrl_32",
"version": "1.4",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/drivers/trace_cntrl_32_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"video_axi_interconnect_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"video_axi_mem_intercon": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"video_axi_vdma": {"version": "6.3",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axivdma_v6_5": {"name": "axivdma",
"version": "6.5",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axivdma_v6_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"video_hdmi_in_axis_register_slice_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"video_hdmi_in_color_convert": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"color_convert_v1_0": {"name": "color_convert",
"version": "1.0",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/drivers/color_convert_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"video_hdmi_in_frontend_axi_gpio_hdmiin": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
"interrupt_gpio": {"name": "intrgpio",
"version": "4.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/interrupt_gpio",
"compilerflags": "",
"linkerflags": "",
},
},
},
"video_hdmi_in_frontend_color_swap_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"video_hdmi_in_frontend_dvi2rgb_0": {"version": "1.7",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"video_hdmi_in_frontend_v_vid_in_axi4s_0": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"video_hdmi_in_frontend_vtc_in": {"version": "6.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"vtc_v7_2": {"name": "vtc",
"version": "7.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/vtc_v7_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"video_hdmi_in_pixel_pack": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"pixel_pack_v1_0": {"name": "pixel_pack",
"version": "1.0",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/drivers/pixel_pack_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"video_hdmi_out_axis_register_slice_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"video_hdmi_out_color_convert": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"color_convert_v1_0": {"name": "color_convert",
"version": "1.0",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/drivers/color_convert_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"video_hdmi_out_frontend_axi_dynclk": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"video_hdmi_out_frontend_color_swap_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"video_hdmi_out_frontend_hdmi_out_hpd_video": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
"interrupt_gpio": {"name": "intrgpio",
"version": "4.1",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/interrupt_gpio",
"compilerflags": "",
"linkerflags": "",
},
},
},
"video_hdmi_out_frontend_rgb2dvi_0": {"version": "1.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"video_hdmi_out_frontend_v_axi4s_vid_out_0": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"video_hdmi_out_frontend_vtc_out": {"version": "6.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"vtc_v7_2": {"name": "vtc",
"version": "7.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/vtc_v7_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"video_hdmi_out_pixel_unpack": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"pixel_unpack_v1_0": {"name": "pixel_unpack",
"version": "1.0",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/drivers/pixel_unpack_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"video_proc_sys_reset_pixelclk": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"video_xlconcat_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_collector_pmoda_rpi": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_collector_rpi_27_8": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_distributor_pmoda": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_distributor_rpi": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_pmoda_rpi_o_sel": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_pmoda_rpi_t_sel": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_i_27_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_1_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_3_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_5_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_7_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_i_reorder_7_0_rpi2pmoda": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_o_27_8": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_o_reorder_7_0_rpi2pmoda": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_o_reorder_7_0_rpi_1_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_o_reorder_7_0_rpi_3_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_o_reorder_7_0_rpi_5_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_o_reorder_7_0_rpi_7_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_t_27_8": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_t_reorder_7_0_rpi2pmoda": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_t_reorder_7_0_rpi_1_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_t_reorder_7_0_rpi_3_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_t_reorder_7_0_rpi_5_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"wire_distribution_network_rpi_t_reorder_7_0_rpi_7_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"xlconcat_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_6": {"name": "uartps",
"version": "3.6",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"qspips_v3_4": {"name": "qspips",
"version": "3.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_6": {"name": "cpu_cortexa9",
"version": "2.6",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_6": {"name": "cpu_cortexa9",
"version": "2.6",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrps_v1_0": {"name": "ddrps",
"version": "1.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emacps_v3_7": {"name": "emacps",
"version": "3.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbps_v2_4": {"name": "usbps",
"version": "2.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_5": {"name": "sdps",
"version": "3.5",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_i2c_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"iicps_v3_7": {"name": "iicps",
"version": "3.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iicps_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_i2c_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"iicps_v3_7": {"name": "iicps",
"version": "3.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/iicps_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpiops_v3_3": {"name": "gpiops",
"version": "3.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"devcfg_v3_5": {"name": "devcfg",
"version": "3.5",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"xadcps_v2_2": {"name": "xadcps",
"version": "2.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_4": {"name": "coresightps_dcc",
"version": "1.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_3": {"name": "dmaps",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v3_9": {"name": "scugic",
"version": "3.9",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scutimer_v2_1": {"name": "scutimer",
"version": "2.1",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scuwdt_v2_1": {"name": "scuwdt",
"version": "2.1",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_3": {"name": "dmaps",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:18:42.146
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:18:42.147
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:25.334
!MESSAGE XSCT Command: [disconnect tcfchan#6], Thread: Thread-628

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:25.341
!MESSAGE XSCT command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-628

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-28 15:19:26.375
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.377
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.405
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.406
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.441
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.441
!MESSAGE XSCT Command: [version -server], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.444
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.445
!MESSAGE XSCT Command: [version], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.447
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.448
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.473
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.473
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.515
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.516
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.531
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.532
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.561
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.562
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.583
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.584
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.688
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.689
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.719
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.719
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.773
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.774
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.797
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.798
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.835
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.835
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.852
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.852
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.896
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.897
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.960
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.962
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.968
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.969
!MESSAGE XSCT Command: [source /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/ps7_init.tcl], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.975
!MESSAGE XSCT command with result: [source /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/ps7_init.tcl], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:26.977
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:27.101
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:27.101
!MESSAGE XSCT Command: [rst -system], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:27.251
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:27.252
!MESSAGE XSCT Command: [after 3000], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:30.258
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:30.281
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:30.304
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:30.304
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:30.334
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:30.335
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:30.368
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:30.369
!MESSAGE XSCT Command: [fpga -file /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/base_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:32.758
!MESSAGE XSCT command with result: [fpga -file /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/base_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:32.794
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:32.920
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:32.921
!MESSAGE XSCT Command: [loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:32.953
!MESSAGE XSCT command with result: [loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, base_wrapper_2]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:32.954
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:32.958
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:32.959
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:33.032
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:33.033
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:34.347
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:34.347
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:34.376
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:34.377
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:34.384
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:34.385
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:34.462
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:34.463
!MESSAGE XSCT Command: [dow /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:35.480
!MESSAGE XSCT command with result: [dow /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:35.484
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:35.509
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:35.646
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:35.732
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:35.733
!MESSAGE XSCT Command: [con], Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:35.742
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-32

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:57.668
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-685

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:19:57.678
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-685

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-28 15:37:35.220
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:35.222
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:35.671
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:35.672
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:35.851
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:35.851
!MESSAGE XSCT Command: [version -server], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:35.860
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:35.861
!MESSAGE XSCT Command: [version], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:35.906
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:35.906
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:35.935
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:35.936
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:35.979
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:35.979
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:35.996
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:35.997
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.046
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.047
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.058
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.058
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.104
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.105
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.114
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.114
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.153
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.155
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.176
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.177
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.260
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.261
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.302
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.302
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.391
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.392
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.486
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.488
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.490
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.491
!MESSAGE XSCT Command: [source /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/ps7_init.tcl], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.496
!MESSAGE XSCT command with result: [source /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/ps7_init.tcl], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.497
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.613
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.614
!MESSAGE XSCT Command: [rst -system], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.890
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:36.891
!MESSAGE XSCT Command: [after 3000], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:39.897
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:39.916
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:39.936
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:39.936
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:39.975
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:39.976
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:40.025
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:40.026
!MESSAGE XSCT Command: [fpga -file /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/base_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:42.415
!MESSAGE XSCT command with result: [fpga -file /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/base_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:42.442
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:42.539
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:42.539
!MESSAGE XSCT Command: [loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:42.568
!MESSAGE XSCT command with result: [loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, base_wrapper_2]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:42.569
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:42.571
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:42.572
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:42.617
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:42.618
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:43.753
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:43.754
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:43.780
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:43.781
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:43.784
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:43.785
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:43.848
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:43.849
!MESSAGE XSCT Command: [dow /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:44.778
!MESSAGE XSCT command with result: [dow /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:44.778
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:44.821
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:44.941
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:45.001
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:45.002
!MESSAGE XSCT Command: [con], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:37:45.124
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:36.257
!MESSAGE XSCT Command: [disconnect tcfchan#8], Thread: Thread-815

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:36.260
!MESSAGE XSCT command with result: [disconnect tcfchan#8], Result: [null, ]. Thread: Thread-815

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-28 15:38:37.289
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.290
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.307
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.308
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.330
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.330
!MESSAGE XSCT Command: [version -server], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.333
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.333
!MESSAGE XSCT Command: [version], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.334
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.334
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.347
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.348
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.368
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.368
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.380
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.380
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.402
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.402
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.412
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.412
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.436
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.437
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.453
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.453
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.470
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.470
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.481
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.481
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.503
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.504
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.521
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.522
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.552
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.552
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.574
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.574
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.583
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.584
!MESSAGE XSCT Command: [source /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/ps7_init.tcl], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.586
!MESSAGE XSCT command with result: [source /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/ps7_init.tcl], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.587
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.657
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.658
!MESSAGE XSCT Command: [rst -system], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.793
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:37.794
!MESSAGE XSCT Command: [after 3000], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:40.800
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:40.818
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:40.842
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:40.842
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:40.880
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:40.880
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:40.922
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:40.923
!MESSAGE XSCT Command: [fpga -file /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/base_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:43.298
!MESSAGE XSCT command with result: [fpga -file /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/base_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:43.323
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:43.370
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:43.372
!MESSAGE XSCT Command: [loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:43.397
!MESSAGE XSCT command with result: [loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, base_wrapper_2]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:43.398
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:43.408
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:43.409
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:43.445
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:43.445
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:44.245
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:44.246
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:44.260
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:44.261
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:44.263
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:44.263
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:44.304
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:44.305
!MESSAGE XSCT Command: [dow /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:45.309
!MESSAGE XSCT command with result: [dow /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:45.311
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:45.353
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:45.540
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:45.753
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:45.754
!MESSAGE XSCT Command: [con], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:38:45.829
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.307
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.316
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.316
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.322
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.362
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.378
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"iop_arduino_PulseCounter_0": {"name": "PulseCounter",
"ver": "1.0",
},
"iop_arduino_arduino_gpio": {"name": "gpio",
"ver": "4.3",
},
"iop_arduino_iic_direct": {"name": "iic",
"ver": "3.4",
},
"iop_arduino_intc": {"name": "intc",
"ver": "3.7",
},
"iop_arduino_intr": {"name": "intrgpio",
"ver": "4.1",
},
"iop_arduino_io_switch": {"name": "io_switch",
"ver": "1.0",
},
"iop_arduino_lmb_lmb_bram_if_cntlr": {"name": "mailbox_bram",
"ver": "0.1",
},
"iop_arduino_spi_subsystem_spi_direct": {"name": "spi",
"ver": "4.4",
},
"iop_arduino_spi_subsystem_spi_shared": {"name": "spi",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_0": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_1": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_2": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_3": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_4": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_5": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_uartlite": {"name": "uartlite",
"ver": "3.2",
},
"iop_arduino_uartlite1": {"name": "uartlite",
"ver": "3.2",
},
"iop_arduino_xadc": {"name": "sysmon",
"ver": "7.4",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.7",
},
"ps7_i2c_1": {"name": "iicps",
"ver": "3.7",
},
"ps7_m_axi_gp0": {"name": "generic",
"ver": "2.0",
},
"ps7_m_axi_gp1": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"iop_arduino_mb": {"name": "cpu",
"ver": "2.7",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.756
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.761
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.762
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.768
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.790
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.793
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, pynqmb]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.795
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.800
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"pynqmb": "1.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.807
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "pynqmb" && VERSION == "1.0"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.817
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "pynqmb" && VERSION == "1.0"  && TYPE == "LIBRARY"}]], Result: [null, /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/pynqmb]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.825
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "pynqmb" && VERSION == "1.0"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.835
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "pynqmb" && VERSION == "1.0"  && TYPE == "LIBRARY"}]], Result: [null, /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/pynqmb]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.839
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:36.842
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:43.780
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:43.788
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:43.789
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:43.793
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:43.900
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:44.012
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"iop_arduino_mb": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-mlittle-endian -mxl-soft-mul -mcpu=v10.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "iop_arduino_timers_subsystem_timer_0",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"sleep_timer": {"category": "",
"value": "iop_arduino_timers_subsystem_timer_0",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:44.097
!MESSAGE XSCT Command: [hsi::utils::get_all_libs -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:44.114
!MESSAGE XSCT command with result: [hsi::utils::get_all_libs -json], Result: [null, {"libmetal_v1_4": {"name": "libmetal",
"version": "1.4",
"desc": "Libmetal Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/sw_services/libmetal_v1_4",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5 psu_cortexa53 microblaze",
},
"lwip202_v1_1": {"name": "lwip202",
"version": "1.1",
"desc": "lwip202 library: lwIP (light weight IP) is an open source TCP/IP stack configured for Xilinx hard and soft Ethernet MACs",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/sw_services/lwip202_v1_1",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"openamp_v1_5": {"name": "openamp",
"version": "1.5",
"desc": "OpenAmp Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lopen_amp,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/sw_services/openamp_v1_5",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5",
},
"pynqmb": {"name": "pynqmb",
"version": "1.0",
"desc": "PYNQ Microblaze library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group, -llibpynqmb, -lxil,-lgcc,-lc,--end-group",
"repo": "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/pynqmb",
"os": "standalone",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilffs_v3_9": {"name": "xilffs",
"version": "3.9",
"desc": "Generic Fat File System Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilffs_v3_9",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilflash_v4_4": {"name": "xilflash",
"version": "4.4",
"desc": "Xilinx Flash library for Intel/AMD CFI compliant parallel flash",
"compilerflags": "",
"linkerflags": "-lxilflash",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilflash_v4_4",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilfpga_v4_1": {"name": "xilfpga",
"version": "4.1",
"desc": "XilFPGA library provides an interface to the Linux or bare-metal users for configuring the PL over PCAP from PS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilfpga_v4_1",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilisf_v5_11": {"name": "xilisf",
"version": "5.11",
"desc": "Xilinx In-system and Serial Flash Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilisf,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilisf_v5_11",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilmfs_v2_3": {"name": "xilmfs",
"version": "2.3",
"desc": "Xilinx Memory File System",
"compilerflags": "",
"linkerflags": "",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilmfs_v2_3",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilpm_v2_3": {"name": "xilpm",
"version": "2.3",
"desc": "Power Management API Library for ZynqMP",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilpm_v2_3",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilrsa_v1_5": {"name": "xilrsa",
"version": "1.5",
"desc": "Xilinx RSA Library to access RSA and SHA software algorithms on Zynq",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilrsa_v1_5",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9",
},
"xilsecure_v3_1": {"name": "xilsecure",
"version": "3.1",
"desc": "Xilinx Secure Library provides interface to AES, RSA and SHA hardware engines on ZynqMP Soc",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilsecure_v3_1",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilskey_v6_5": {"name": "xilskey",
"version": "6.5",
"desc": "Xilinx Secure Key Library supports programming efuse and bbram",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilskey_v6_5",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:44.117
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:44.122
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, pynqmb]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:44.122
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:44.127
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"pynqmb": "1.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:44.216
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:51:44.228
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"iop_arduino_PulseCounter_0": {"name": "PulseCounter",
"ver": "1.0",
},
"iop_arduino_arduino_gpio": {"name": "gpio",
"ver": "4.3",
},
"iop_arduino_iic_direct": {"name": "iic",
"ver": "3.4",
},
"iop_arduino_intc": {"name": "intc",
"ver": "3.7",
},
"iop_arduino_intr": {"name": "intrgpio",
"ver": "4.1",
},
"iop_arduino_io_switch": {"name": "io_switch",
"ver": "1.0",
},
"iop_arduino_lmb_lmb_bram_if_cntlr": {"name": "mailbox_bram",
"ver": "0.1",
},
"iop_arduino_spi_subsystem_spi_direct": {"name": "spi",
"ver": "4.4",
},
"iop_arduino_spi_subsystem_spi_shared": {"name": "spi",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_0": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_1": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_2": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_3": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_4": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_5": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_uartlite": {"name": "uartlite",
"ver": "3.2",
},
"iop_arduino_uartlite1": {"name": "uartlite",
"ver": "3.2",
},
"iop_arduino_xadc": {"name": "sysmon",
"ver": "7.4",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.7",
},
"ps7_i2c_1": {"name": "iicps",
"ver": "3.7",
},
"ps7_m_axi_gp0": {"name": "generic",
"ver": "2.0",
},
"ps7_m_axi_gp1": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"iop_arduino_mb": {"name": "cpu",
"ver": "2.7",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:01.193
!MESSAGE XSCT Command: [::hsi::utils::set_comp_param -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss -parameter sleep_timer -value "iop_arduino_timers_subsystem_timer_0"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:01.200
!MESSAGE XSCT command with result: [::hsi::utils::set_comp_param -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss -parameter sleep_timer -value "iop_arduino_timers_subsystem_timer_0"], Result: [null, iop_arduino_timers_subsystem_timer_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:01.503
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:01.505
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:33.343
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:33.350
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:33.351
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:33.355
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:33.457
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:33.575
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"iop_arduino_mb": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-mlittle-endian -mxl-soft-mul -mcpu=v10.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "iop_arduino_timers_subsystem_timer_0",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"sleep_timer": {"category": "",
"value": "iop_arduino_timers_subsystem_timer_0",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:33.680
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:33.684
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, pynqmb]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:33.685
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:33.689
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"pynqmb": "1.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:33.769
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:33.778
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"iop_arduino_PulseCounter_0": {"name": "PulseCounter",
"ver": "1.0",
},
"iop_arduino_arduino_gpio": {"name": "gpio",
"ver": "4.3",
},
"iop_arduino_iic_direct": {"name": "iic",
"ver": "3.4",
},
"iop_arduino_intc": {"name": "intc",
"ver": "3.7",
},
"iop_arduino_intr": {"name": "intrgpio",
"ver": "4.1",
},
"iop_arduino_io_switch": {"name": "io_switch",
"ver": "1.0",
},
"iop_arduino_lmb_lmb_bram_if_cntlr": {"name": "mailbox_bram",
"ver": "0.1",
},
"iop_arduino_spi_subsystem_spi_direct": {"name": "spi",
"ver": "4.4",
},
"iop_arduino_spi_subsystem_spi_shared": {"name": "spi",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_0": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_1": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_2": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_3": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_4": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_5": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_uartlite": {"name": "uartlite",
"ver": "3.2",
},
"iop_arduino_uartlite1": {"name": "uartlite",
"ver": "3.2",
},
"iop_arduino_xadc": {"name": "sysmon",
"ver": "7.4",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.7",
},
"ps7_i2c_1": {"name": "iicps",
"ver": "3.7",
},
"ps7_m_axi_gp0": {"name": "generic",
"ver": "2.0",
},
"ps7_m_axi_gp1": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"iop_arduino_mb": {"name": "cpu",
"ver": "2.7",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:49.790
!MESSAGE XSCT Command: [::hsi::utils::set_comp_param -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss -parameter sleep_timer -value "none"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:49.794
!MESSAGE XSCT command with result: [::hsi::utils::set_comp_param -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss -parameter sleep_timer -value "none"], Result: [null, none]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:50.988
!MESSAGE XSCT Command: [::hsi::utils::update_mss -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -mss /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:50.993
!MESSAGE XSCT command with result: [::hsi::utils::update_mss -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -mss /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:51.016
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:51.018
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:51.052
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:51.059
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:51.059
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:51.064
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:51.099
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:51.102
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:51.103
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:51.105
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:51.126
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:51.129
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:51.129
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, pynqmb]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:51.130
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.097
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.099
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"pynqmb": "1.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.145
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.178
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.402
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.408
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.409
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.413
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.415
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.420
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, pynqmb]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.421
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.425
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"pynqmb": "1.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.426
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.437
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"iop_arduino_PulseCounter_0": {"name": "PulseCounter",
"ver": "1.0",
},
"iop_arduino_arduino_gpio": {"name": "gpio",
"ver": "4.3",
},
"iop_arduino_iic_direct": {"name": "iic",
"ver": "3.4",
},
"iop_arduino_intc": {"name": "intc",
"ver": "3.7",
},
"iop_arduino_intr": {"name": "intrgpio",
"ver": "4.1",
},
"iop_arduino_io_switch": {"name": "io_switch",
"ver": "1.0",
},
"iop_arduino_lmb_lmb_bram_if_cntlr": {"name": "mailbox_bram",
"ver": "0.1",
},
"iop_arduino_spi_subsystem_spi_direct": {"name": "spi",
"ver": "4.4",
},
"iop_arduino_spi_subsystem_spi_shared": {"name": "spi",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_0": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_1": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_2": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_3": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_4": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_5": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_uartlite": {"name": "uartlite",
"ver": "3.2",
},
"iop_arduino_uartlite1": {"name": "uartlite",
"ver": "3.2",
},
"iop_arduino_xadc": {"name": "sysmon",
"ver": "7.4",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.7",
},
"ps7_i2c_1": {"name": "iicps",
"ver": "3.7",
},
"ps7_m_axi_gp0": {"name": "generic",
"ver": "2.0",
},
"ps7_m_axi_gp1": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"iop_arduino_mb": {"name": "cpu",
"ver": "2.7",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.439
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.441
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.609
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.617
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.617
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.622
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.634
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.637
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, pynqmb]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.637
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.642
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"pynqmb": "1.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.691
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.693
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.826
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.831
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, pynqmb]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.832
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.837
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"pynqmb": "1.0",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.838
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.845
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"iop_arduino_PulseCounter_0": {"name": "PulseCounter",
"ver": "1.0",
},
"iop_arduino_arduino_gpio": {"name": "gpio",
"ver": "4.3",
},
"iop_arduino_iic_direct": {"name": "iic",
"ver": "3.4",
},
"iop_arduino_intc": {"name": "intc",
"ver": "3.7",
},
"iop_arduino_intr": {"name": "intrgpio",
"ver": "4.1",
},
"iop_arduino_io_switch": {"name": "io_switch",
"ver": "1.0",
},
"iop_arduino_lmb_lmb_bram_if_cntlr": {"name": "mailbox_bram",
"ver": "0.1",
},
"iop_arduino_spi_subsystem_spi_direct": {"name": "spi",
"ver": "4.4",
},
"iop_arduino_spi_subsystem_spi_shared": {"name": "spi",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_0": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_1": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_2": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_3": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_4": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_5": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_uartlite": {"name": "uartlite",
"ver": "3.2",
},
"iop_arduino_uartlite1": {"name": "uartlite",
"ver": "3.2",
},
"iop_arduino_xadc": {"name": "sysmon",
"ver": "7.4",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.7",
},
"ps7_i2c_1": {"name": "iicps",
"ver": "3.7",
},
"ps7_m_axi_gp0": {"name": "generic",
"ver": "2.0",
},
"ps7_m_axi_gp1": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"iop_arduino_mb": {"name": "cpu",
"ver": "2.7",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.848
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.853
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, pynqmb]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.861
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.864
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.885
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.891
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.892
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.897
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.897
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.900
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, pynqmb]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.901
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.904
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"pynqmb": "1.0",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.905
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.913
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"iop_arduino_PulseCounter_0": {"name": "PulseCounter",
"ver": "1.0",
},
"iop_arduino_arduino_gpio": {"name": "gpio",
"ver": "4.3",
},
"iop_arduino_iic_direct": {"name": "iic",
"ver": "3.4",
},
"iop_arduino_intc": {"name": "intc",
"ver": "3.7",
},
"iop_arduino_intr": {"name": "intrgpio",
"ver": "4.1",
},
"iop_arduino_io_switch": {"name": "io_switch",
"ver": "1.0",
},
"iop_arduino_lmb_lmb_bram_if_cntlr": {"name": "mailbox_bram",
"ver": "0.1",
},
"iop_arduino_spi_subsystem_spi_direct": {"name": "spi",
"ver": "4.4",
},
"iop_arduino_spi_subsystem_spi_shared": {"name": "spi",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_0": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_1": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_2": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_3": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_4": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_timers_subsystem_timer_5": {"name": "tmrctr",
"ver": "4.4",
},
"iop_arduino_uartlite": {"name": "uartlite",
"ver": "3.2",
},
"iop_arduino_uartlite1": {"name": "uartlite",
"ver": "3.2",
},
"iop_arduino_xadc": {"name": "sysmon",
"ver": "7.4",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.7",
},
"ps7_i2c_1": {"name": "iicps",
"ver": "3.7",
},
"ps7_m_axi_gp0": {"name": "generic",
"ver": "2.0",
},
"ps7_m_axi_gp1": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"iop_arduino_mb": {"name": "cpu",
"ver": "2.7",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.915
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.918
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, pynqmb]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.920
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:52:55.923
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.352
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.378
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.385
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.410
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.416
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.424
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.431
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.435
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.444
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.448
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.458
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.461
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.467
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.477
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.482
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.492
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.496
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.504
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.508
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.516
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.520
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.532
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.537
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.541
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.545
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.555
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.560
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.566
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.573
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.577
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.585
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.595
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.602
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.606
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.614
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.619
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.629
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.633
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.638
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.647
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.661
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.665
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.670
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.677
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.684
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:56.689
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:57.188
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:57.189
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:57.189
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:57.914
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:57.922
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:57.929
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:57.930
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:58.355
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:58.360
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:58.363
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:58.402
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:58.404
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:58.405
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:58.405
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:58.406
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:58.406
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:58.406
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:58.435
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:58.440
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:58.444
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:59.175
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:59.186
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:52:59.194
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:00.145
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:00.149
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:00.155
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:00.521
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:00.529
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:00.529
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:00.657
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:00.661
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:00.670
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:01.336
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:01.340
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:01.343
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:01.843
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:01.849
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:01.850
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:02.233
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:02.236
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:02.242
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:02.464
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:02.475
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:02.475
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:02.745
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:02.757
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:02.758
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:03.075
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:03.078
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:03.082
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:03.149
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:03.153
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:03.154
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:03.513
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:03.518
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:03.523
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:03.826
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:03.834
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:03.837
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:03.899
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:03.904
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:03.907
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:04.371
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:04.374
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:04.380
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:04.478
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:04.485
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:04.488
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:04.979
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:04.987
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:04.991
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:05.585
!MESSAGE Error
!STACK 0
java.lang.NullPointerException

!ENTRY org.eclipse.cdt.core 4 0 2019-03-28 15:53:05.601
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:53:37.083
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:53:37.091
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:53:37.091
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:53:37.096
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:53:37.098
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 15:53:37.101
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.managedbuilder.core 4 0 2019-03-28 15:53:47.101
!MESSAGE Unexpected error: Warning more than one options found for kind 32
!STACK 0
java.lang.Exception
	at org.eclipse.cdt.managedbuilder.core.ManagedBuilderCorePlugin.error(ManagedBuilderCorePlugin.java:226)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildEntryStorage.setUserEntries(BuildEntryStorage.java:667)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildEntryStorage.obtainEntriesFromLevel(BuildEntryStorage.java:151)
	at org.eclipse.cdt.core.settings.model.util.AbstractEntryStorage.setEntries(AbstractEntryStorage.java:63)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildLanguageData.setEntries(BuildLanguageData.java:103)
	at org.eclipse.cdt.internal.core.settings.model.CLanguageSetting.setSettingEntries(CLanguageSetting.java:336)
	at org.eclipse.cdt.internal.core.settings.model.CLanguageSetting.setSettingEntries(CLanguageSetting.java:325)
	at org.eclipse.cdt.ui.newui.AbstractLangsListTab.setSettingEntries(AbstractLangsListTab.java:855)
	at org.eclipse.cdt.ui.newui.AbstractLangsListTab.changeIt(AbstractLangsListTab.java:508)
	at org.eclipse.cdt.ui.newui.AbstractLangsListTab.performDelete(AbstractLangsListTab.java:576)
	at org.eclipse.cdt.ui.newui.AbstractLangsListTab.buttonPressed(AbstractLangsListTab.java:600)
	at org.eclipse.cdt.ui.newui.AbstractCPropertyTab.buttonPressed(AbstractCPropertyTab.java:273)
	at org.eclipse.cdt.ui.newui.AbstractCPropertyTab.access$0(AbstractCPropertyTab.java:270)
	at org.eclipse.cdt.ui.newui.AbstractCPropertyTab$1.widgetSelected(AbstractCPropertyTab.java:220)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:818)
	at org.eclipse.jface.window.Window.open(Window.java:794)
	at org.eclipse.ui.dialogs.PropertyDialogAction.run(PropertyDialogAction.java:157)
	at org.eclipse.jface.action.Action.runWithEvent(Action.java:473)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$4(ActionContributionItem.java:397)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.cdt.managedbuilder.core 4 0 2019-03-28 15:53:48.534
!MESSAGE Unexpected error: Warning more than one options found for kind 1
!STACK 0
java.lang.Exception
	at org.eclipse.cdt.managedbuilder.core.ManagedBuilderCorePlugin.error(ManagedBuilderCorePlugin.java:226)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildEntryStorage.setUserEntries(BuildEntryStorage.java:667)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildEntryStorage.obtainEntriesFromLevel(BuildEntryStorage.java:151)
	at org.eclipse.cdt.core.settings.model.util.AbstractEntryStorage.setEntries(AbstractEntryStorage.java:63)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildLanguageData.setEntries(BuildLanguageData.java:103)
	at org.eclipse.cdt.internal.core.settings.model.CLanguageSetting.setSettingEntries(CLanguageSetting.java:336)
	at org.eclipse.cdt.internal.core.settings.model.CLanguageSetting.setSettingEntries(CLanguageSetting.java:281)
	at org.eclipse.cdt.ui.newui.AbstractLangsListTab.performApply(AbstractLangsListTab.java:722)
	at org.eclipse.cdt.ui.newui.AbstractCPropertyTab.handleTabEvent(AbstractCPropertyTab.java:553)
	at org.eclipse.cdt.ui.newui.AbstractPage.forEach(AbstractPage.java:1059)
	at org.eclipse.cdt.ui.newui.AbstractPage$5.run(AbstractPage.java:673)
	at org.eclipse.ui.actions.WorkspaceModifyDelegatingOperation.execute(WorkspaceModifyDelegatingOperation.java:67)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:107)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:128)
	at org.eclipse.jface.operation.ModalContext.runInCurrentThread(ModalContext.java:437)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:353)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressManager$RunnableWithStatus.run(ProgressManager.java:1242)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager$5.run(ProgressManager.java:1092)
	at org.eclipse.swt.widgets.Synchronizer.syncExec(Synchronizer.java:233)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:145)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:5406)
	at org.eclipse.ui.internal.progress.ProgressManager.runInUI(ProgressManager.java:1089)
	at org.eclipse.cdt.ui.newui.AbstractPage.performSave(AbstractPage.java:692)
	at org.eclipse.cdt.ui.newui.AbstractPage.performApply(AbstractPage.java:545)
	at org.eclipse.jface.preference.PreferencePage$2.widgetSelected(PreferencePage.java:294)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:818)
	at org.eclipse.jface.window.Window.open(Window.java:794)
	at org.eclipse.ui.dialogs.PropertyDialogAction.run(PropertyDialogAction.java:157)
	at org.eclipse.jface.action.Action.runWithEvent(Action.java:473)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$4(ActionContributionItem.java:397)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.cdt.managedbuilder.core 4 0 2019-03-28 15:53:48.550
!MESSAGE Unexpected error: Warning more than one options found for kind 32
!STACK 0
java.lang.Exception
	at org.eclipse.cdt.managedbuilder.core.ManagedBuilderCorePlugin.error(ManagedBuilderCorePlugin.java:226)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildEntryStorage.setUserEntries(BuildEntryStorage.java:667)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildEntryStorage.obtainEntriesFromLevel(BuildEntryStorage.java:151)
	at org.eclipse.cdt.core.settings.model.util.AbstractEntryStorage.setEntries(AbstractEntryStorage.java:63)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildLanguageData.setEntries(BuildLanguageData.java:103)
	at org.eclipse.cdt.internal.core.settings.model.CLanguageSetting.setSettingEntries(CLanguageSetting.java:336)
	at org.eclipse.cdt.internal.core.settings.model.CLanguageSetting.setSettingEntries(CLanguageSetting.java:281)
	at org.eclipse.cdt.ui.newui.AbstractLangsListTab.performApply(AbstractLangsListTab.java:722)
	at org.eclipse.cdt.ui.newui.AbstractCPropertyTab.handleTabEvent(AbstractCPropertyTab.java:553)
	at org.eclipse.cdt.ui.newui.AbstractPage.forEach(AbstractPage.java:1059)
	at org.eclipse.cdt.ui.newui.AbstractPage$5.run(AbstractPage.java:673)
	at org.eclipse.ui.actions.WorkspaceModifyDelegatingOperation.execute(WorkspaceModifyDelegatingOperation.java:67)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:107)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:128)
	at org.eclipse.jface.operation.ModalContext.runInCurrentThread(ModalContext.java:437)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:353)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressManager$RunnableWithStatus.run(ProgressManager.java:1242)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager$5.run(ProgressManager.java:1092)
	at org.eclipse.swt.widgets.Synchronizer.syncExec(Synchronizer.java:233)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:145)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:5406)
	at org.eclipse.ui.internal.progress.ProgressManager.runInUI(ProgressManager.java:1089)
	at org.eclipse.cdt.ui.newui.AbstractPage.performSave(AbstractPage.java:692)
	at org.eclipse.cdt.ui.newui.AbstractPage.performApply(AbstractPage.java:545)
	at org.eclipse.jface.preference.PreferencePage$2.widgetSelected(PreferencePage.java:294)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:818)
	at org.eclipse.jface.window.Window.open(Window.java:794)
	at org.eclipse.ui.dialogs.PropertyDialogAction.run(PropertyDialogAction.java:157)
	at org.eclipse.jface.action.Action.runWithEvent(Action.java:473)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$4(ActionContributionItem.java:397)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.cdt.managedbuilder.core 4 0 2019-03-28 15:53:48.552
!MESSAGE Unexpected error: Warning more than one options found for kind 32
!STACK 0
java.lang.Exception
	at org.eclipse.cdt.managedbuilder.core.ManagedBuilderCorePlugin.error(ManagedBuilderCorePlugin.java:226)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildEntryStorage.setUserEntries(BuildEntryStorage.java:667)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildEntryStorage.obtainEntriesFromLevel(BuildEntryStorage.java:151)
	at org.eclipse.cdt.core.settings.model.util.AbstractEntryStorage.setEntries(AbstractEntryStorage.java:63)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildLanguageData.setEntries(BuildLanguageData.java:103)
	at org.eclipse.cdt.internal.core.settings.model.CLanguageSetting.setSettingEntries(CLanguageSetting.java:336)
	at org.eclipse.cdt.internal.core.settings.model.CLanguageSetting.setSettingEntries(CLanguageSetting.java:281)
	at org.eclipse.cdt.ui.newui.AbstractLangsListTab.performApply(AbstractLangsListTab.java:722)
	at org.eclipse.cdt.ui.newui.AbstractCPropertyTab.handleTabEvent(AbstractCPropertyTab.java:553)
	at org.eclipse.cdt.ui.newui.AbstractPage.forEach(AbstractPage.java:1059)
	at org.eclipse.cdt.ui.newui.AbstractPage$5.run(AbstractPage.java:673)
	at org.eclipse.ui.actions.WorkspaceModifyDelegatingOperation.execute(WorkspaceModifyDelegatingOperation.java:67)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:107)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:128)
	at org.eclipse.jface.operation.ModalContext.runInCurrentThread(ModalContext.java:437)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:353)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressManager$RunnableWithStatus.run(ProgressManager.java:1242)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager$5.run(ProgressManager.java:1092)
	at org.eclipse.swt.widgets.Synchronizer.syncExec(Synchronizer.java:233)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:145)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:5406)
	at org.eclipse.ui.internal.progress.ProgressManager.runInUI(ProgressManager.java:1089)
	at org.eclipse.cdt.ui.newui.AbstractPage.performSave(AbstractPage.java:692)
	at org.eclipse.cdt.ui.newui.AbstractPage.performApply(AbstractPage.java:545)
	at org.eclipse.jface.preference.PreferencePage$2.widgetSelected(PreferencePage.java:294)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:818)
	at org.eclipse.jface.window.Window.open(Window.java:794)
	at org.eclipse.ui.dialogs.PropertyDialogAction.run(PropertyDialogAction.java:157)
	at org.eclipse.jface.action.Action.runWithEvent(Action.java:473)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$4(ActionContributionItem.java:397)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.cdt.managedbuilder.core 4 0 2019-03-28 15:53:48.557
!MESSAGE Unexpected error: Warning more than one options found for kind 16
!STACK 0
java.lang.Exception
	at org.eclipse.cdt.managedbuilder.core.ManagedBuilderCorePlugin.error(ManagedBuilderCorePlugin.java:226)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildEntryStorage.setUserEntries(BuildEntryStorage.java:667)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildEntryStorage.obtainEntriesFromLevel(BuildEntryStorage.java:151)
	at org.eclipse.cdt.core.settings.model.util.AbstractEntryStorage.setEntries(AbstractEntryStorage.java:63)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildLanguageData.setEntries(BuildLanguageData.java:103)
	at org.eclipse.cdt.internal.core.settings.model.CLanguageSetting.setSettingEntries(CLanguageSetting.java:336)
	at org.eclipse.cdt.internal.core.settings.model.CLanguageSetting.setSettingEntries(CLanguageSetting.java:281)
	at org.eclipse.cdt.ui.newui.AbstractLangsListTab.performApply(AbstractLangsListTab.java:722)
	at org.eclipse.cdt.ui.newui.AbstractCPropertyTab.handleTabEvent(AbstractCPropertyTab.java:553)
	at org.eclipse.cdt.ui.newui.AbstractPage.forEach(AbstractPage.java:1059)
	at org.eclipse.cdt.ui.newui.AbstractPage$5.run(AbstractPage.java:673)
	at org.eclipse.ui.actions.WorkspaceModifyDelegatingOperation.execute(WorkspaceModifyDelegatingOperation.java:67)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:107)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:128)
	at org.eclipse.jface.operation.ModalContext.runInCurrentThread(ModalContext.java:437)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:353)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressManager$RunnableWithStatus.run(ProgressManager.java:1242)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager$5.run(ProgressManager.java:1092)
	at org.eclipse.swt.widgets.Synchronizer.syncExec(Synchronizer.java:233)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:145)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:5406)
	at org.eclipse.ui.internal.progress.ProgressManager.runInUI(ProgressManager.java:1089)
	at org.eclipse.cdt.ui.newui.AbstractPage.performSave(AbstractPage.java:692)
	at org.eclipse.cdt.ui.newui.AbstractPage.performApply(AbstractPage.java:545)
	at org.eclipse.jface.preference.PreferencePage$2.widgetSelected(PreferencePage.java:294)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:818)
	at org.eclipse.jface.window.Window.open(Window.java:794)
	at org.eclipse.ui.dialogs.PropertyDialogAction.run(PropertyDialogAction.java:157)
	at org.eclipse.jface.action.Action.runWithEvent(Action.java:473)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$4(ActionContributionItem.java:397)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.cdt.managedbuilder.core 4 0 2019-03-28 15:53:48.566
!MESSAGE Unexpected error: Warning more than one options found for kind 16
!STACK 0
java.lang.Exception
	at org.eclipse.cdt.managedbuilder.core.ManagedBuilderCorePlugin.error(ManagedBuilderCorePlugin.java:226)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildEntryStorage.setUserEntries(BuildEntryStorage.java:667)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildEntryStorage.obtainEntriesFromLevel(BuildEntryStorage.java:151)
	at org.eclipse.cdt.core.settings.model.util.AbstractEntryStorage.setEntries(AbstractEntryStorage.java:63)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildLanguageData.setEntries(BuildLanguageData.java:103)
	at org.eclipse.cdt.internal.core.settings.model.CLanguageSetting.setSettingEntries(CLanguageSetting.java:336)
	at org.eclipse.cdt.internal.core.settings.model.CLanguageSetting.setSettingEntries(CLanguageSetting.java:281)
	at org.eclipse.cdt.ui.newui.AbstractLangsListTab.performApply(AbstractLangsListTab.java:722)
	at org.eclipse.cdt.ui.newui.AbstractCPropertyTab.handleTabEvent(AbstractCPropertyTab.java:553)
	at org.eclipse.cdt.ui.newui.AbstractPage.forEach(AbstractPage.java:1059)
	at org.eclipse.cdt.ui.newui.AbstractPage$5.run(AbstractPage.java:673)
	at org.eclipse.ui.actions.WorkspaceModifyDelegatingOperation.execute(WorkspaceModifyDelegatingOperation.java:67)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:107)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:128)
	at org.eclipse.jface.operation.ModalContext.runInCurrentThread(ModalContext.java:437)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:353)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressManager$RunnableWithStatus.run(ProgressManager.java:1242)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager$5.run(ProgressManager.java:1092)
	at org.eclipse.swt.widgets.Synchronizer.syncExec(Synchronizer.java:233)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:145)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:5406)
	at org.eclipse.ui.internal.progress.ProgressManager.runInUI(ProgressManager.java:1089)
	at org.eclipse.cdt.ui.newui.AbstractPage.performSave(AbstractPage.java:692)
	at org.eclipse.cdt.ui.newui.AbstractPage.performApply(AbstractPage.java:545)
	at org.eclipse.jface.preference.PreferencePage$2.widgetSelected(PreferencePage.java:294)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:818)
	at org.eclipse.jface.window.Window.open(Window.java:794)
	at org.eclipse.ui.dialogs.PropertyDialogAction.run(PropertyDialogAction.java:157)
	at org.eclipse.jface.action.Action.runWithEvent(Action.java:473)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$4(ActionContributionItem.java:397)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:19.446
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:19.452
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:19.452
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:19.455
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:19.455
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:19.456
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.managedbuilder.core 4 0 2019-03-28 16:08:23.445
!MESSAGE Unexpected error: Warning more than one options found for kind 32
!STACK 0
java.lang.Exception
	at org.eclipse.cdt.managedbuilder.core.ManagedBuilderCorePlugin.error(ManagedBuilderCorePlugin.java:226)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildEntryStorage.setUserEntries(BuildEntryStorage.java:667)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildEntryStorage.obtainEntriesFromLevel(BuildEntryStorage.java:151)
	at org.eclipse.cdt.core.settings.model.util.AbstractEntryStorage.setEntries(AbstractEntryStorage.java:63)
	at org.eclipse.cdt.managedbuilder.internal.dataprovider.BuildLanguageData.setEntries(BuildLanguageData.java:103)
	at org.eclipse.cdt.internal.core.settings.model.CLanguageSetting.setSettingEntries(CLanguageSetting.java:336)
	at org.eclipse.cdt.internal.core.settings.model.CLanguageSetting.setSettingEntries(CLanguageSetting.java:325)
	at org.eclipse.cdt.ui.newui.AbstractLangsListTab.setSettingEntries(AbstractLangsListTab.java:855)
	at org.eclipse.cdt.ui.newui.AbstractLangsListTab.changeIt(AbstractLangsListTab.java:508)
	at org.eclipse.cdt.ui.newui.AbstractLangsListTab.performDelete(AbstractLangsListTab.java:576)
	at org.eclipse.cdt.ui.newui.AbstractLangsListTab.buttonPressed(AbstractLangsListTab.java:600)
	at org.eclipse.cdt.ui.newui.AbstractCPropertyTab.buttonPressed(AbstractCPropertyTab.java:273)
	at org.eclipse.cdt.ui.newui.AbstractCPropertyTab.access$0(AbstractCPropertyTab.java:270)
	at org.eclipse.cdt.ui.newui.AbstractCPropertyTab$1.widgetSelected(AbstractCPropertyTab.java:220)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:818)
	at org.eclipse.jface.window.Window.open(Window.java:794)
	at org.eclipse.ui.dialogs.PropertyDialogAction.run(PropertyDialogAction.java:157)
	at org.eclipse.jface.action.Action.runWithEvent(Action.java:473)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$4(ActionContributionItem.java:397)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:44.932
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:44.937
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:44.937
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:44.946
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:44.947
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:44.948
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:57.375
!MESSAGE XSCT Command: [disconnect tcfchan#9], Thread: Thread-1145

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:57.398
!MESSAGE XSCT command with result: [disconnect tcfchan#9], Result: [null, ]. Thread: Thread-1145

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-28 16:08:58.408
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.411
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.422
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.422
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.462
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.462
!MESSAGE XSCT Command: [version -server], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.466
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.466
!MESSAGE XSCT Command: [version], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.468
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.469
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.487
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.487
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.548
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.551
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.573
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.573
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.611
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.612
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.633
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.634
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.672
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.673
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.708
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.709
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.744
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.745
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.760
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.760
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.802
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.803
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.827
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.827
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.877
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.877
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.932
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.932
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.934
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.935
!MESSAGE XSCT Command: [source /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/ps7_init.tcl], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.938
!MESSAGE XSCT command with result: [source /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/ps7_init.tcl], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:58.938
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:59.037
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:59.038
!MESSAGE XSCT Command: [rst -system], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:59.173
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:08:59.174
!MESSAGE XSCT Command: [after 3000], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:02.179
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:02.194
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:02.206
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:02.207
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:02.235
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:02.235
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:02.265
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:02.266
!MESSAGE XSCT Command: [fpga -file /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/base_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:04.653
!MESSAGE XSCT command with result: [fpga -file /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/base_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:04.708
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:04.801
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:04.802
!MESSAGE XSCT Command: [loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:04.832
!MESSAGE XSCT command with result: [loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, base_wrapper_2]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:04.833
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:04.838
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:04.839
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:04.906
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:04.907
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:05.760
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:05.760
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:05.783
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:05.783
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:05.786
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:05.787
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:05.821
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:05.822
!MESSAGE XSCT Command: [dow /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:06.842
!MESSAGE XSCT command with result: [dow /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/arduino_10DOF_IMU/Debug/arduino_10DOF_IMU.elf], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:06.843
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:06.875
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:07.014
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:07.107
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:07.108
!MESSAGE XSCT Command: [con], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 16:09:07.131
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:25.878
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.010
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.011
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.042
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.045
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.386
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"iop_arduino_mb": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-mlittle-endian -mxl-soft-mul -mcpu=v10.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "iop_arduino_timers_subsystem_timer_0",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.395
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.402
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.402
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.416
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss], Result: [null, {"procname": "iop_pmoda_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.417
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.428
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.429
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.442
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss], Result: [null, {"procname": "iop_pmodb_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.442
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.447
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.447
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.458
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss], Result: [null, {"procname": "iop_rpi_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.469
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.472
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.477
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.484
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.484
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.497
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.498
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.709
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"iop_arduino_mb": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-mlittle-endian -mxl-soft-mul -mcpu=v10.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "iop_arduino_timers_subsystem_timer_0",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.711
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.716
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.716
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.729
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss], Result: [null, {"procname": "iop_pmoda_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.730
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.736
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.736
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.745
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss], Result: [null, {"procname": "iop_pmodb_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.746
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.754
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.754
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.760
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss], Result: [null, {"procname": "iop_rpi_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.771
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.776
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.777
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.781
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.784
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.788
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.792
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.801
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.801
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.811
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:26.811
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.037
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"iop_arduino_mb": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-mlittle-endian -mxl-soft-mul -mcpu=v10.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "iop_arduino_timers_subsystem_timer_0",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.039
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.044
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.044
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.051
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss], Result: [null, {"procname": "iop_pmoda_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.052
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.057
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.058
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.066
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss], Result: [null, {"procname": "iop_pmodb_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.067
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.071
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.072
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.080
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss], Result: [null, {"procname": "iop_rpi_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.082
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.085
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.087
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.091
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.103
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.106
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.107
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.153
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.158
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -os standalone -processor iop_arduino_mb -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.275
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -os standalone -processor iop_arduino_mb -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.278
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -os standalone -processor iop_arduino_mb -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.378
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -os standalone -processor iop_arduino_mb -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.477
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.480
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.488
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -os standalone -processor iop_arduino_mb -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:11:27.649
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -os standalone -processor iop_arduino_mb -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY org.eclipse.cdt.ui 4 4 2019-03-29 14:21:05.143
!MESSAGE Error
!STACK 1
org.eclipse.core.runtime.CoreException: Cannot create managed project with NULL configuration
	at org.eclipse.cdt.managedbuilder.ui.wizards.MBSWizardHandler.setProjectDescription(MBSWizardHandler.java:582)
	at org.eclipse.cdt.managedbuilder.ui.wizards.MBSWizardHandler.createProject(MBSWizardHandler.java:558)
	at org.eclipse.cdt.ui.wizards.CDTCommonProjectWizard$1$1$1.run(CDTCommonProjectWizard.java:259)
	at org.eclipse.ui.actions.WorkspaceModifyDelegatingOperation.execute(WorkspaceModifyDelegatingOperation.java:67)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:107)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:128)
	at org.eclipse.jface.operation.ModalContext.runInCurrentThread(ModalContext.java:437)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:353)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:993)
	at org.eclipse.cdt.ui.wizards.CDTCommonProjectWizard$1$1.run(CDTCommonProjectWizard.java:268)
	at org.eclipse.ui.internal.UILockListener.doPendingWork(UILockListener.java:162)
	at org.eclipse.ui.internal.UISynchronizer$3.run(UISynchronizer.java:154)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4528)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4146)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:165)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:369)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:993)
	at org.eclipse.cdt.ui.wizards.CDTCommonProjectWizard.invokeRunnable(CDTCommonProjectWizard.java:177)
	at org.eclipse.cdt.ui.wizards.CDTCommonProjectWizard.getProject(CDTCommonProjectWizard.java:155)
	at org.eclipse.cdt.ui.wizards.CDTCommonProjectWizard.performFinish(CDTCommonProjectWizard.java:193)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:790)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:423)
	at org.eclipse.jface.dialogs.Dialog$2.widgetSelected(Dialog.java:618)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:818)
	at org.eclipse.jface.window.Window.open(Window.java:794)
	at org.eclipse.ui.actions.NewProjectAction.run(NewProjectAction.java:115)
	at org.eclipse.jface.action.Action.runWithEvent(Action.java:473)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$4(ActionContributionItem.java:397)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 1 org.eclipse.cdt.managedbuilder.ui 4 0 2019-03-29 14:21:05.149
!MESSAGE Cannot create managed project with NULL configuration

!ENTRY org.eclipse.cdt.core 1 0 2019-03-29 14:21:05.378
!MESSAGE Indexed 'sensor_fusion' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.ui.navigator 4 2 2019-03-29 14:21:28.207
!MESSAGE Problems occurred when invoking code from plug-in: "org.eclipse.ui.navigator".
!STACK 0
java.lang.NullPointerException
	at ilg.gnuarmeclipse.managedbuild.cross.ui.GnuArmPropertyTester.test(GnuArmPropertyTester.java:51)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.failsEnablement(RegistryPageContributor.java:306)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.isApplicableTo(RegistryPageContributor.java:248)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:216)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:235)
	at org.eclipse.ui.dialogs.PropertyDialogAction.hasPropertyPagesFor(PropertyDialogAction.java:106)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:148)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:128)
	at org.eclipse.ui.internal.navigator.resources.actions.PropertiesActionProvider.fillContextMenu(PropertiesActionProvider.java:63)
	at org.eclipse.ui.navigator.NavigatorActionService$2.run(NavigatorActionService.java:225)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.navigator.NavigatorActionService.addCommonActionProviderMenu(NavigatorActionService.java:219)
	at org.eclipse.ui.navigator.NavigatorActionService.fillContextMenu(NavigatorActionService.java:174)
	at org.eclipse.ui.navigator.CommonNavigatorManager.fillContextMenu(CommonNavigatorManager.java:267)
	at org.eclipse.ui.navigator.CommonNavigatorManager$3.menuAboutToShow(CommonNavigatorManager.java:283)
	at org.eclipse.jface.action.MenuManager.fireAboutToShow(MenuManager.java:339)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1366)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1345)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:198)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4595)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4133)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.ui.navigator 4 0 2019-03-29 14:21:28.362
!MESSAGE java.lang.NullPointerException
!STACK 0
java.lang.NullPointerException
	at ilg.gnuarmeclipse.managedbuild.cross.ui.GnuArmPropertyTester.test(GnuArmPropertyTester.java:51)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.failsEnablement(RegistryPageContributor.java:306)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.isApplicableTo(RegistryPageContributor.java:248)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:216)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:235)
	at org.eclipse.ui.dialogs.PropertyDialogAction.hasPropertyPagesFor(PropertyDialogAction.java:106)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:148)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:128)
	at org.eclipse.ui.internal.navigator.resources.actions.PropertiesActionProvider.fillContextMenu(PropertiesActionProvider.java:63)
	at org.eclipse.ui.navigator.NavigatorActionService$2.run(NavigatorActionService.java:225)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.navigator.NavigatorActionService.addCommonActionProviderMenu(NavigatorActionService.java:219)
	at org.eclipse.ui.navigator.NavigatorActionService.fillContextMenu(NavigatorActionService.java:174)
	at org.eclipse.ui.navigator.CommonNavigatorManager.fillContextMenu(CommonNavigatorManager.java:267)
	at org.eclipse.ui.navigator.CommonNavigatorManager$3.menuAboutToShow(CommonNavigatorManager.java:283)
	at org.eclipse.jface.action.MenuManager.fireAboutToShow(MenuManager.java:339)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1366)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1345)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:198)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4595)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4133)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.ui.navigator 4 2 2019-03-29 14:21:29.143
!MESSAGE Problems occurred when invoking code from plug-in: "org.eclipse.ui.navigator".
!STACK 0
java.lang.NullPointerException
	at ilg.gnuarmeclipse.managedbuild.cross.ui.GnuArmPropertyTester.test(GnuArmPropertyTester.java:51)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.failsEnablement(RegistryPageContributor.java:306)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.isApplicableTo(RegistryPageContributor.java:248)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:216)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:235)
	at org.eclipse.ui.dialogs.PropertyDialogAction.hasPropertyPagesFor(PropertyDialogAction.java:106)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:148)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:128)
	at org.eclipse.ui.internal.navigator.resources.actions.PropertiesActionProvider.fillContextMenu(PropertiesActionProvider.java:63)
	at org.eclipse.ui.navigator.NavigatorActionService$2.run(NavigatorActionService.java:225)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.navigator.NavigatorActionService.addCommonActionProviderMenu(NavigatorActionService.java:219)
	at org.eclipse.ui.navigator.NavigatorActionService.fillContextMenu(NavigatorActionService.java:174)
	at org.eclipse.ui.navigator.CommonNavigatorManager.fillContextMenu(CommonNavigatorManager.java:267)
	at org.eclipse.ui.navigator.CommonNavigatorManager$3.menuAboutToShow(CommonNavigatorManager.java:283)
	at org.eclipse.jface.action.MenuManager.fireAboutToShow(MenuManager.java:339)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1366)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1345)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:198)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4595)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4133)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.ui.navigator 4 0 2019-03-29 14:21:29.248
!MESSAGE java.lang.NullPointerException
!STACK 0
java.lang.NullPointerException
	at ilg.gnuarmeclipse.managedbuild.cross.ui.GnuArmPropertyTester.test(GnuArmPropertyTester.java:51)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.failsEnablement(RegistryPageContributor.java:306)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.isApplicableTo(RegistryPageContributor.java:248)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:216)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:235)
	at org.eclipse.ui.dialogs.PropertyDialogAction.hasPropertyPagesFor(PropertyDialogAction.java:106)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:148)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:128)
	at org.eclipse.ui.internal.navigator.resources.actions.PropertiesActionProvider.fillContextMenu(PropertiesActionProvider.java:63)
	at org.eclipse.ui.navigator.NavigatorActionService$2.run(NavigatorActionService.java:225)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.navigator.NavigatorActionService.addCommonActionProviderMenu(NavigatorActionService.java:219)
	at org.eclipse.ui.navigator.NavigatorActionService.fillContextMenu(NavigatorActionService.java:174)
	at org.eclipse.ui.navigator.CommonNavigatorManager.fillContextMenu(CommonNavigatorManager.java:267)
	at org.eclipse.ui.navigator.CommonNavigatorManager$3.menuAboutToShow(CommonNavigatorManager.java:283)
	at org.eclipse.jface.action.MenuManager.fireAboutToShow(MenuManager.java:339)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1366)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1345)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:198)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4595)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4133)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.ui.navigator 4 2 2019-03-29 14:21:29.491
!MESSAGE Problems occurred when invoking code from plug-in: "org.eclipse.ui.navigator".
!STACK 0
java.lang.NullPointerException
	at ilg.gnuarmeclipse.managedbuild.cross.ui.GnuArmPropertyTester.test(GnuArmPropertyTester.java:51)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.failsEnablement(RegistryPageContributor.java:306)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.isApplicableTo(RegistryPageContributor.java:248)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:216)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:235)
	at org.eclipse.ui.dialogs.PropertyDialogAction.hasPropertyPagesFor(PropertyDialogAction.java:106)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:148)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:128)
	at org.eclipse.ui.internal.navigator.resources.actions.PropertiesActionProvider.fillContextMenu(PropertiesActionProvider.java:63)
	at org.eclipse.ui.navigator.NavigatorActionService$2.run(NavigatorActionService.java:225)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.navigator.NavigatorActionService.addCommonActionProviderMenu(NavigatorActionService.java:219)
	at org.eclipse.ui.navigator.NavigatorActionService.fillContextMenu(NavigatorActionService.java:174)
	at org.eclipse.ui.navigator.CommonNavigatorManager.fillContextMenu(CommonNavigatorManager.java:267)
	at org.eclipse.ui.navigator.CommonNavigatorManager$3.menuAboutToShow(CommonNavigatorManager.java:283)
	at org.eclipse.jface.action.MenuManager.fireAboutToShow(MenuManager.java:339)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1366)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1345)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:198)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4595)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4133)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.ui.navigator 4 0 2019-03-29 14:21:29.593
!MESSAGE java.lang.NullPointerException
!STACK 0
java.lang.NullPointerException
	at ilg.gnuarmeclipse.managedbuild.cross.ui.GnuArmPropertyTester.test(GnuArmPropertyTester.java:51)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.failsEnablement(RegistryPageContributor.java:306)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.isApplicableTo(RegistryPageContributor.java:248)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:216)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:235)
	at org.eclipse.ui.dialogs.PropertyDialogAction.hasPropertyPagesFor(PropertyDialogAction.java:106)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:148)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:128)
	at org.eclipse.ui.internal.navigator.resources.actions.PropertiesActionProvider.fillContextMenu(PropertiesActionProvider.java:63)
	at org.eclipse.ui.navigator.NavigatorActionService$2.run(NavigatorActionService.java:225)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.navigator.NavigatorActionService.addCommonActionProviderMenu(NavigatorActionService.java:219)
	at org.eclipse.ui.navigator.NavigatorActionService.fillContextMenu(NavigatorActionService.java:174)
	at org.eclipse.ui.navigator.CommonNavigatorManager.fillContextMenu(CommonNavigatorManager.java:267)
	at org.eclipse.ui.navigator.CommonNavigatorManager$3.menuAboutToShow(CommonNavigatorManager.java:283)
	at org.eclipse.jface.action.MenuManager.fireAboutToShow(MenuManager.java:339)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1366)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1345)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:198)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4595)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4133)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.ui.navigator 4 2 2019-03-29 14:21:37.305
!MESSAGE Problems occurred when invoking code from plug-in: "org.eclipse.ui.navigator".
!STACK 0
java.lang.NullPointerException
	at ilg.gnuarmeclipse.managedbuild.cross.ui.GnuArmPropertyTester.test(GnuArmPropertyTester.java:51)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.failsEnablement(RegistryPageContributor.java:306)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.isApplicableTo(RegistryPageContributor.java:248)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:216)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:235)
	at org.eclipse.ui.dialogs.PropertyDialogAction.hasPropertyPagesFor(PropertyDialogAction.java:106)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:148)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:128)
	at org.eclipse.ui.internal.navigator.resources.actions.PropertiesActionProvider.fillContextMenu(PropertiesActionProvider.java:63)
	at org.eclipse.ui.navigator.NavigatorActionService$2.run(NavigatorActionService.java:225)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.navigator.NavigatorActionService.addCommonActionProviderMenu(NavigatorActionService.java:219)
	at org.eclipse.ui.navigator.NavigatorActionService.fillContextMenu(NavigatorActionService.java:174)
	at org.eclipse.ui.navigator.CommonNavigatorManager.fillContextMenu(CommonNavigatorManager.java:267)
	at org.eclipse.ui.navigator.CommonNavigatorManager$3.menuAboutToShow(CommonNavigatorManager.java:283)
	at org.eclipse.jface.action.MenuManager.fireAboutToShow(MenuManager.java:339)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1366)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1345)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:198)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4595)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4133)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.ui.navigator 4 0 2019-03-29 14:21:37.407
!MESSAGE java.lang.NullPointerException
!STACK 0
java.lang.NullPointerException
	at ilg.gnuarmeclipse.managedbuild.cross.ui.GnuArmPropertyTester.test(GnuArmPropertyTester.java:51)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.failsEnablement(RegistryPageContributor.java:306)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.isApplicableTo(RegistryPageContributor.java:248)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:216)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:235)
	at org.eclipse.ui.dialogs.PropertyDialogAction.hasPropertyPagesFor(PropertyDialogAction.java:106)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:148)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:128)
	at org.eclipse.ui.internal.navigator.resources.actions.PropertiesActionProvider.fillContextMenu(PropertiesActionProvider.java:63)
	at org.eclipse.ui.navigator.NavigatorActionService$2.run(NavigatorActionService.java:225)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.navigator.NavigatorActionService.addCommonActionProviderMenu(NavigatorActionService.java:219)
	at org.eclipse.ui.navigator.NavigatorActionService.fillContextMenu(NavigatorActionService.java:174)
	at org.eclipse.ui.navigator.CommonNavigatorManager.fillContextMenu(CommonNavigatorManager.java:267)
	at org.eclipse.ui.navigator.CommonNavigatorManager$3.menuAboutToShow(CommonNavigatorManager.java:283)
	at org.eclipse.jface.action.MenuManager.fireAboutToShow(MenuManager.java:339)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1366)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1345)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:198)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4595)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4133)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.ui.navigator 4 2 2019-03-29 14:22:04.822
!MESSAGE Problems occurred when invoking code from plug-in: "org.eclipse.ui.navigator".
!STACK 0
java.lang.NullPointerException
	at ilg.gnuarmeclipse.managedbuild.cross.ui.GnuArmPropertyTester.test(GnuArmPropertyTester.java:51)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.failsEnablement(RegistryPageContributor.java:306)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.isApplicableTo(RegistryPageContributor.java:248)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:216)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:235)
	at org.eclipse.ui.dialogs.PropertyDialogAction.hasPropertyPagesFor(PropertyDialogAction.java:106)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:148)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:128)
	at org.eclipse.ui.internal.navigator.resources.actions.PropertiesActionProvider.fillContextMenu(PropertiesActionProvider.java:63)
	at org.eclipse.ui.navigator.NavigatorActionService$2.run(NavigatorActionService.java:225)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.navigator.NavigatorActionService.addCommonActionProviderMenu(NavigatorActionService.java:219)
	at org.eclipse.ui.navigator.NavigatorActionService.fillContextMenu(NavigatorActionService.java:174)
	at org.eclipse.ui.navigator.CommonNavigatorManager.fillContextMenu(CommonNavigatorManager.java:267)
	at org.eclipse.ui.navigator.CommonNavigatorManager$3.menuAboutToShow(CommonNavigatorManager.java:283)
	at org.eclipse.jface.action.MenuManager.fireAboutToShow(MenuManager.java:339)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1366)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1345)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:198)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4595)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4133)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.ui.navigator 4 0 2019-03-29 14:22:04.974
!MESSAGE java.lang.NullPointerException
!STACK 0
java.lang.NullPointerException
	at ilg.gnuarmeclipse.managedbuild.cross.ui.GnuArmPropertyTester.test(GnuArmPropertyTester.java:51)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.failsEnablement(RegistryPageContributor.java:306)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.isApplicableTo(RegistryPageContributor.java:248)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:216)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:235)
	at org.eclipse.ui.dialogs.PropertyDialogAction.hasPropertyPagesFor(PropertyDialogAction.java:106)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:148)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:128)
	at org.eclipse.ui.internal.navigator.resources.actions.PropertiesActionProvider.fillContextMenu(PropertiesActionProvider.java:63)
	at org.eclipse.ui.navigator.NavigatorActionService$2.run(NavigatorActionService.java:225)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.navigator.NavigatorActionService.addCommonActionProviderMenu(NavigatorActionService.java:219)
	at org.eclipse.ui.navigator.NavigatorActionService.fillContextMenu(NavigatorActionService.java:174)
	at org.eclipse.ui.navigator.CommonNavigatorManager.fillContextMenu(CommonNavigatorManager.java:267)
	at org.eclipse.ui.navigator.CommonNavigatorManager$3.menuAboutToShow(CommonNavigatorManager.java:283)
	at org.eclipse.jface.action.MenuManager.fireAboutToShow(MenuManager.java:339)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1366)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1345)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:198)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4595)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4133)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.ui.navigator 4 2 2019-03-29 14:22:32.708
!MESSAGE Problems occurred when invoking code from plug-in: "org.eclipse.ui.navigator".
!STACK 0
java.lang.NullPointerException
	at ilg.gnuarmeclipse.managedbuild.cross.ui.GnuArmPropertyTester.test(GnuArmPropertyTester.java:51)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.failsEnablement(RegistryPageContributor.java:306)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.isApplicableTo(RegistryPageContributor.java:248)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:216)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:235)
	at org.eclipse.ui.dialogs.PropertyDialogAction.hasPropertyPagesFor(PropertyDialogAction.java:106)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:148)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:128)
	at org.eclipse.ui.internal.navigator.resources.actions.PropertiesActionProvider.fillContextMenu(PropertiesActionProvider.java:63)
	at org.eclipse.ui.navigator.NavigatorActionService$2.run(NavigatorActionService.java:225)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.navigator.NavigatorActionService.addCommonActionProviderMenu(NavigatorActionService.java:219)
	at org.eclipse.ui.navigator.NavigatorActionService.fillContextMenu(NavigatorActionService.java:174)
	at org.eclipse.ui.navigator.CommonNavigatorManager.fillContextMenu(CommonNavigatorManager.java:267)
	at org.eclipse.ui.navigator.CommonNavigatorManager$3.menuAboutToShow(CommonNavigatorManager.java:283)
	at org.eclipse.jface.action.MenuManager.fireAboutToShow(MenuManager.java:339)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1366)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1345)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:198)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4595)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4133)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.ui.navigator 4 0 2019-03-29 14:22:32.809
!MESSAGE java.lang.NullPointerException
!STACK 0
java.lang.NullPointerException
	at ilg.gnuarmeclipse.managedbuild.cross.ui.GnuArmPropertyTester.test(GnuArmPropertyTester.java:51)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.failsEnablement(RegistryPageContributor.java:306)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.isApplicableTo(RegistryPageContributor.java:248)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:216)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:235)
	at org.eclipse.ui.dialogs.PropertyDialogAction.hasPropertyPagesFor(PropertyDialogAction.java:106)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:148)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:128)
	at org.eclipse.ui.internal.navigator.resources.actions.PropertiesActionProvider.fillContextMenu(PropertiesActionProvider.java:63)
	at org.eclipse.ui.navigator.NavigatorActionService$2.run(NavigatorActionService.java:225)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.navigator.NavigatorActionService.addCommonActionProviderMenu(NavigatorActionService.java:219)
	at org.eclipse.ui.navigator.NavigatorActionService.fillContextMenu(NavigatorActionService.java:174)
	at org.eclipse.ui.navigator.CommonNavigatorManager.fillContextMenu(CommonNavigatorManager.java:267)
	at org.eclipse.ui.navigator.CommonNavigatorManager$3.menuAboutToShow(CommonNavigatorManager.java:283)
	at org.eclipse.jface.action.MenuManager.fireAboutToShow(MenuManager.java:339)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1366)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1345)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:198)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4595)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4133)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.ui.navigator 4 2 2019-03-29 14:24:08.710
!MESSAGE Problems occurred when invoking code from plug-in: "org.eclipse.ui.navigator".
!STACK 0
java.lang.NullPointerException
	at ilg.gnuarmeclipse.managedbuild.cross.ui.GnuArmPropertyTester.test(GnuArmPropertyTester.java:51)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.failsEnablement(RegistryPageContributor.java:306)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.isApplicableTo(RegistryPageContributor.java:248)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:216)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:235)
	at org.eclipse.ui.dialogs.PropertyDialogAction.hasPropertyPagesFor(PropertyDialogAction.java:106)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:148)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:128)
	at org.eclipse.ui.internal.navigator.resources.actions.PropertiesActionProvider.fillContextMenu(PropertiesActionProvider.java:63)
	at org.eclipse.ui.navigator.NavigatorActionService$2.run(NavigatorActionService.java:225)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.navigator.NavigatorActionService.addCommonActionProviderMenu(NavigatorActionService.java:219)
	at org.eclipse.ui.navigator.NavigatorActionService.fillContextMenu(NavigatorActionService.java:174)
	at org.eclipse.ui.navigator.CommonNavigatorManager.fillContextMenu(CommonNavigatorManager.java:267)
	at org.eclipse.ui.navigator.CommonNavigatorManager$3.menuAboutToShow(CommonNavigatorManager.java:283)
	at org.eclipse.jface.action.MenuManager.fireAboutToShow(MenuManager.java:339)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1366)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1345)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:198)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4595)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4133)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY org.eclipse.ui.navigator 4 0 2019-03-29 14:24:08.812
!MESSAGE java.lang.NullPointerException
!STACK 0
java.lang.NullPointerException
	at ilg.gnuarmeclipse.managedbuild.cross.ui.GnuArmPropertyTester.test(GnuArmPropertyTester.java:51)
	at org.eclipse.core.internal.expressions.Property.test(Property.java:58)
	at org.eclipse.core.internal.expressions.TestExpression.evaluate(TestExpression.java:100)
	at org.eclipse.core.internal.expressions.CompositeExpression.evaluateAnd(CompositeExpression.java:53)
	at org.eclipse.core.internal.expressions.AndExpression.evaluate(AndExpression.java:31)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.failsEnablement(RegistryPageContributor.java:306)
	at org.eclipse.ui.internal.dialogs.RegistryPageContributor.isApplicableTo(RegistryPageContributor.java:248)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:216)
	at org.eclipse.ui.internal.dialogs.PropertyPageContributorManager.getApplicableContributors(PropertyPageContributorManager.java:235)
	at org.eclipse.ui.dialogs.PropertyDialogAction.hasPropertyPagesFor(PropertyDialogAction.java:106)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:148)
	at org.eclipse.ui.dialogs.PropertyDialogAction.isApplicableForSelection(PropertyDialogAction.java:128)
	at org.eclipse.ui.internal.navigator.resources.actions.PropertiesActionProvider.fillContextMenu(PropertiesActionProvider.java:63)
	at org.eclipse.ui.navigator.NavigatorActionService$2.run(NavigatorActionService.java:225)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.ui.navigator.NavigatorActionService.addCommonActionProviderMenu(NavigatorActionService.java:219)
	at org.eclipse.ui.navigator.NavigatorActionService.fillContextMenu(NavigatorActionService.java:174)
	at org.eclipse.ui.navigator.CommonNavigatorManager.fillContextMenu(CommonNavigatorManager.java:267)
	at org.eclipse.ui.navigator.CommonNavigatorManager$3.menuAboutToShow(CommonNavigatorManager.java:283)
	at org.eclipse.jface.action.MenuManager.fireAboutToShow(MenuManager.java:339)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:470)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1366)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1345)
	at org.eclipse.swt.widgets.Menu._setVisible(Menu.java:198)
	at org.eclipse.swt.widgets.Display.runPopups(Display.java:4595)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4133)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:17.840
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:17.845
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:17.846
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:17.854
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:17.855
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.018
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"iop_arduino_mb": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-mlittle-endian -mxl-soft-mul -mcpu=v10.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "iop_arduino_timers_subsystem_timer_0",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.019
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.024
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.025
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.030
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss], Result: [null, {"procname": "iop_pmoda_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.030
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.033
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.033
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.039
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss], Result: [null, {"procname": "iop_pmodb_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.039
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.042
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.043
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.050
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss], Result: [null, {"procname": "iop_rpi_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.050
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.054
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.057
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.062
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.063
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.067
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.068
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.188
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"iop_arduino_mb": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-mlittle-endian -mxl-soft-mul -mcpu=v10.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "iop_arduino_timers_subsystem_timer_0",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.189
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.193
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.193
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.199
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss], Result: [null, {"procname": "iop_pmoda_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.199
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.201
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.201
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.205
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss], Result: [null, {"procname": "iop_pmodb_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.206
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.208
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.208
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.212
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss], Result: [null, {"procname": "iop_rpi_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.215
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.217
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.218
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.220
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.221
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.222
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.224
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.227
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.227
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.233
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"procname": "iop_arduino_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.233
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.336
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_arduino_mb/system.mss], Result: [null, {"iop_arduino_mb": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-mlittle-endian -mxl-soft-mul -mcpu=v10.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "iop_arduino_timers_subsystem_timer_0",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "iop_arduino_timers_subsystem_timer_0 iop_arduino_timers_subsystem_timer_1 iop_arduino_timers_subsystem_timer_2 iop_arduino_timers_subsystem_timer_3 iop_arduino_timers_subsystem_timer_4 iop_arduino_timers_subsystem_timer_5",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "iop_arduino_lmb_lmb_bram_if_cntlr iop_arduino_uartlite iop_arduino_uartlite1 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.338
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.340
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.341
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.346
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmoda_mb/system.mss], Result: [null, {"procname": "iop_pmoda_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.347
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.349
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.349
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.353
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_pmodb_mb/system.mss], Result: [null, {"procname": "iop_pmodb_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.354
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.357
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.357
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.362
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/bsp_iop_rpi_mb/system.mss], Result: [null, {"procname": "iop_rpi_mb",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.363
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.365
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.367
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.370
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.375
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.379
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.379
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.391
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.394
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -os standalone -processor iop_arduino_mb -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.457
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -os standalone -processor iop_arduino_mb -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.459
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -os standalone -processor iop_arduino_mb -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.502
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -os standalone -processor iop_arduino_mb -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.580
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.583
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.589
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -os standalone -processor iop_arduino_mb -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-29 14:25:18.659
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf -os standalone -processor iop_arduino_mb -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2019-03-29 14:27:38.048
!MESSAGE Indexed 'sensor_fusion' (0 sources, 0 headers) in 0.001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 15:13:06.220
!MESSAGE XSCT Command: [disconnect tcfchan#10], Thread: Thread-1303

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 15:13:06.413
!MESSAGE XSCT command with result: [disconnect tcfchan#10], Result: [null, ]. Thread: Thread-1303
!SESSION 2019-04-01 15:14:18.891 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64

!ENTRY org.eclipse.ui 2 0 2019-04-01 15:15:09.164
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-04-01 15:15:09.164
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2019-04-01 15:15:13.944
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-04-01 15:15:13.944
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:15:45.966
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:15:45.967
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:15:45.994
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:15:45.996
!MESSAGE XSCT Command: [setws /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:15:49.596
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:15:49.597
!MESSAGE XSCT command with result: [setws /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo], Result: [null, ]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:15:49.608
!MESSAGE XSCT Command: [::hsi::utils::add_repo "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo"], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:15:49.853
!MESSAGE XSCT command with result: [::hsi::utils::add_repo "/home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo"], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:15:50.157
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:16:04.743
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:32.863
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:32.871
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Wed Mar 27 17:42:41 2019",
"vivado_version": "2018.2",
"part": "xc7z020clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:32.896
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:32.997
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, {"audio_codec_ctrl_0": {"hier_name": "audio_codec_ctrl_0",
"type": "audio_codec_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"btns_gpio": {"hier_name": "btns_gpio",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_10MHz": {"hier_name": "clk_wiz_10MHz",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"concat_interrupts": {"hier_name": "concat_interrupts",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"concat_pmodb": {"hier_name": "concat_pmodb",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"concat_rp": {"hier_name": "concat_rp",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"constant_8bit_0": {"hier_name": "constant_8bit_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"iop_arduino_PulseCounter_0": {"hier_name": "iop_arduino_PulseCounter_0",
"type": "PulseCounter",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_arduino_gpio": {"hier_name": "iop_arduino_arduino_gpio",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_dff_en_reset_vector_0": {"hier_name": "iop_arduino_dff_en_reset_vector_0",
"type": "dff_en_reset_vector",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_iic_direct": {"hier_name": "iop_arduino_iic_direct",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_intc": {"hier_name": "iop_arduino_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"iop_arduino_interrupt_concat": {"hier_name": "iop_arduino_interrupt_concat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"iop_arduino_intr": {"hier_name": "iop_arduino_intr",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_io_switch": {"hier_name": "iop_arduino_io_switch",
"type": "io_switch",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"iop_arduino_lmb_dlmb_v10": {"hier_name": "iop_arduino_lmb_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"iop_arduino_lmb_ilmb_v10": {"hier_name": "iop_arduino_lmb_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"iop_arduino_lmb_lmb_bram": {"hier_name": "iop_arduino_lmb_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"iop_arduino_lmb_lmb_bram_if_cntlr": {"hier_name": "iop_arduino_lmb_lmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"iop_arduino_logic_1": {"hier_name": "iop_arduino_logic_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"iop_arduino_mb": {"hier_name": "iop_arduino_mb",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"iop_arduino_mb_bram_ctrl": {"hier_name": "iop_arduino_mb_bram_ctrl",
"type": "axi_bram_ctrl",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"iop_arduino_microblaze_0_axi_periph": {"hier_name": "iop_arduino_microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"iop_arduino_rst_clk_wiz_1_100M": {"hier_name": "iop_arduino_rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_spi_subsystem_spi_direct": {"hier_name": "iop_arduino_spi_subsystem_spi_direct",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"iop_arduino_spi_subsystem_spi_shared": {"hier_name": "iop_arduino_spi_subsystem_spi_shared",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"iop_arduino_timers_subsystem_mb3_timer_capture_0": {"hier_name": "iop_arduino_timers_subsystem_mb3_timer_capture_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_mb3_timer_capture_1": {"hier_name": "iop_arduino_timers_subsystem_mb3_timer_capture_1",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_mb3_timer_capture_2": {"hier_name": "iop_arduino_timers_subsystem_mb3_timer_capture_2",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_mb3_timer_capture_3": {"hier_name": "iop_arduino_timers_subsystem_mb3_timer_capture_3",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_mb3_timer_capture_4": {"hier_name": "iop_arduino_timers_subsystem_mb3_timer_capture_4",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_mb3_timer_capture_5": {"hier_name": "iop_arduino_timers_subsystem_mb3_timer_capture_5",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_mb3_timer_capture_6": {"hier_name": "iop_arduino_timers_subsystem_mb3_timer_capture_6",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_mb3_timer_capture_7": {"hier_name": "iop_arduino_timers_subsystem_mb3_timer_capture_7",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_mb3_timer_generate": {"hier_name": "iop_arduino_timers_subsystem_mb3_timer_generate",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_mb3_timer_pwm": {"hier_name": "iop_arduino_timers_subsystem_mb3_timer_pwm",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_mb3_timers_interrupt": {"hier_name": "iop_arduino_timers_subsystem_mb3_timers_interrupt",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_timer_0": {"hier_name": "iop_arduino_timers_subsystem_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_timer_1": {"hier_name": "iop_arduino_timers_subsystem_timer_1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_timer_2": {"hier_name": "iop_arduino_timers_subsystem_timer_2",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_timer_3": {"hier_name": "iop_arduino_timers_subsystem_timer_3",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_timer_4": {"hier_name": "iop_arduino_timers_subsystem_timer_4",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_timers_subsystem_timer_5": {"hier_name": "iop_arduino_timers_subsystem_timer_5",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_uartlite": {"hier_name": "iop_arduino_uartlite",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_uartlite1": {"hier_name": "iop_arduino_uartlite1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_arduino_xadc": {"hier_name": "iop_arduino_xadc",
"type": "xadc_wiz",
"version": "3.3",
"ip_type": "PERIPHERAL",
},
"iop_interrupts": {"hier_name": "iop_interrupts",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"iop_pmoda_dff_en_reset_vector_0": {"hier_name": "iop_pmoda_dff_en_reset_vector_0",
"type": "dff_en_reset_vector",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"iop_pmoda_gpio": {"hier_name": "iop_pmoda_gpio",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_pmoda_iic": {"hier_name": "iop_pmoda_iic",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_pmoda_intc": {"hier_name": "iop_pmoda_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"iop_pmoda_intr": {"hier_name": "iop_pmoda_intr",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_pmoda_intr_concat": {"hier_name": "iop_pmoda_intr_concat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"iop_pmoda_io_switch": {"hier_name": "iop_pmoda_io_switch",
"type": "io_switch",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"iop_pmoda_lmb_dlmb_v10": {"hier_name": "iop_pmoda_lmb_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"iop_pmoda_lmb_ilmb_v10": {"hier_name": "iop_pmoda_lmb_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"iop_pmoda_lmb_lmb_bram": {"hier_name": "iop_pmoda_lmb_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"iop_pmoda_lmb_lmb_bram_if_cntlr": {"hier_name": "iop_pmoda_lmb_lmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"iop_pmoda_logic_1": {"hier_name": "iop_pmoda_logic_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"iop_pmoda_mb": {"hier_name": "iop_pmoda_mb",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"iop_pmoda_mb_bram_ctrl": {"hier_name": "iop_pmoda_mb_bram_ctrl",
"type": "axi_bram_ctrl",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"iop_pmoda_microblaze_0_axi_periph": {"hier_name": "iop_pmoda_microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"iop_pmoda_rst_clk_wiz_1_100M": {"hier_name": "iop_pmoda_rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"iop_pmoda_spi": {"hier_name": "iop_pmoda_spi",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"iop_pmoda_timer": {"hier_name": "iop_pmoda_timer",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_pmodb_dff_en_reset_vector_0": {"hier_name": "iop_pmodb_dff_en_reset_vector_0",
"type": "dff_en_reset_vector",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"iop_pmodb_gpio": {"hier_name": "iop_pmodb_gpio",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_pmodb_iic": {"hier_name": "iop_pmodb_iic",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_pmodb_intc": {"hier_name": "iop_pmodb_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"iop_pmodb_intr": {"hier_name": "iop_pmodb_intr",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_pmodb_intr_concat": {"hier_name": "iop_pmodb_intr_concat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"iop_pmodb_io_switch": {"hier_name": "iop_pmodb_io_switch",
"type": "io_switch",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"iop_pmodb_lmb_dlmb_v10": {"hier_name": "iop_pmodb_lmb_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"iop_pmodb_lmb_ilmb_v10": {"hier_name": "iop_pmodb_lmb_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"iop_pmodb_lmb_lmb_bram": {"hier_name": "iop_pmodb_lmb_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"iop_pmodb_lmb_lmb_bram_if_cntlr": {"hier_name": "iop_pmodb_lmb_lmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"iop_pmodb_logic_1": {"hier_name": "iop_pmodb_logic_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"iop_pmodb_mb": {"hier_name": "iop_pmodb_mb",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"iop_pmodb_mb_bram_ctrl": {"hier_name": "iop_pmodb_mb_bram_ctrl",
"type": "axi_bram_ctrl",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"iop_pmodb_microblaze_0_axi_periph": {"hier_name": "iop_pmodb_microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"iop_pmodb_rst_clk_wiz_1_100M": {"hier_name": "iop_pmodb_rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"iop_pmodb_spi": {"hier_name": "iop_pmodb_spi",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"iop_pmodb_timer": {"hier_name": "iop_pmodb_timer",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_rpi_dff_en_reset_vector_0": {"hier_name": "iop_rpi_dff_en_reset_vector_0",
"type": "dff_en_reset_vector",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"iop_rpi_iic_subsystem_iic_0": {"hier_name": "iop_rpi_iic_subsystem_iic_0",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_rpi_iic_subsystem_iic_1": {"hier_name": "iop_rpi_iic_subsystem_iic_1",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_rpi_intc": {"hier_name": "iop_rpi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"iop_rpi_intr": {"hier_name": "iop_rpi_intr",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_rpi_intr_concat": {"hier_name": "iop_rpi_intr_concat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"iop_rpi_io_switch": {"hier_name": "iop_rpi_io_switch",
"type": "io_switch",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"iop_rpi_lmb_dlmb_v10": {"hier_name": "iop_rpi_lmb_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"iop_rpi_lmb_ilmb_v10": {"hier_name": "iop_rpi_lmb_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"iop_rpi_lmb_lmb_bram": {"hier_name": "iop_rpi_lmb_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"iop_rpi_lmb_lmb_bram_if_cntlr": {"hier_name": "iop_rpi_lmb_lmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"iop_rpi_logic_1": {"hier_name": "iop_rpi_logic_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"iop_rpi_mb": {"hier_name": "iop_rpi_mb",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"iop_rpi_mb_bram_ctrl": {"hier_name": "iop_rpi_mb_bram_ctrl",
"type": "axi_bram_ctrl",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"iop_rpi_microblaze_0_axi_periph": {"hier_name": "iop_rpi_microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"iop_rpi_rpi_gpio": {"hier_name": "iop_rpi_rpi_gpio",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_rpi_rst_clk_wiz_1_100M": {"hier_name": "iop_rpi_rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"iop_rpi_spi_subsystem_spi_0": {"hier_name": "iop_rpi_spi_subsystem_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"iop_rpi_spi_subsystem_spi_1": {"hier_name": "iop_rpi_spi_subsystem_spi_1",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"iop_rpi_timers_subsystem_mb4_timer_pwm": {"hier_name": "iop_rpi_timers_subsystem_mb4_timer_pwm",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"iop_rpi_timers_subsystem_mb4_timers_interrupt": {"hier_name": "iop_rpi_timers_subsystem_mb4_timers_interrupt",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"iop_rpi_timers_subsystem_timer_0": {"hier_name": "iop_rpi_timers_subsystem_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_rpi_timers_subsystem_timer_1": {"hier_name": "iop_rpi_timers_subsystem_timer_1",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"iop_rpi_uartlite": {"hier_name": "iop_rpi_uartlite",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"leds_gpio": {"hier_name": "leds_gpio",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"logic_1": {"hier_name": "logic_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"mb_iop_arduino_intr_ack": {"hier_name": "mb_iop_arduino_intr_ack",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mb_iop_arduino_reset": {"hier_name": "mb_iop_arduino_reset",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mb_iop_pmoda_intr_ack": {"hier_name": "mb_iop_pmoda_intr_ack",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mb_iop_pmoda_reset": {"hier_name": "mb_iop_pmoda_reset",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mb_iop_pmodb_intr_ack": {"hier_name": "mb_iop_pmodb_intr_ack",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mb_iop_pmodb_reset": {"hier_name": "mb_iop_pmodb_reset",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mb_iop_rpi_intr_ack": {"hier_name": "mb_iop_rpi_intr_ack",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mb_iop_rpi_reset": {"hier_name": "mb_iop_rpi_reset",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"pmoda_rp_pin_sel": {"hier_name": "pmoda_rp_pin_sel",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ps7_0": {"hier_name": "ps7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"ps7_0_axi_periph1": {"hier_name": "ps7_0_axi_periph1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"ps7_0_axi_periph_1": {"hier_name": "ps7_0_axi_periph_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rgbleds_gpio": {"hier_name": "rgbleds_gpio",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_fclk0": {"hier_name": "rst_ps7_0_fclk0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_fclk1": {"hier_name": "rst_ps7_0_fclk1",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_fclk3": {"hier_name": "rst_ps7_0_fclk3",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"slice_pmodb_gpio": {"hier_name": "slice_pmodb_gpio",
"type": "interface_slice",
"version": "1.0",
"ip_type": "MONITOR",
},
"switches_gpio": {"hier_name": "switches_gpio",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"system_interrupts": {"hier_name": "system_interrupts",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"trace_analyzer_pi_axi_dma_0": {"hier_name": "trace_analyzer_pi_axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"trace_analyzer_pi_axis_data_fifo_0": {"hier_name": "trace_analyzer_pi_axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trace_analyzer_pi_constant_tkeep_tstrb": {"hier_name": "trace_analyzer_pi_constant_tkeep_tstrb",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trace_analyzer_pi_trace_cntrl_64_0": {"hier_name": "trace_analyzer_pi_trace_cntrl_64_0",
"type": "trace_cntrl_64",
"version": "1.4",
"ip_type": "PERIPHERAL",
},
"trace_analyzer_pmodb_axi_dma_0": {"hier_name": "trace_analyzer_pmodb_axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"trace_analyzer_pmodb_axis_data_fifo_0": {"hier_name": "trace_analyzer_pmodb_axis_data_fifo_0",
"type": "axis_data_fifo",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trace_analyzer_pmodb_constant_tkeep_tstrb": {"hier_name": "trace_analyzer_pmodb_constant_tkeep_tstrb",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"trace_analyzer_pmodb_trace_cntrl_32_0": {"hier_name": "trace_analyzer_pmodb_trace_cntrl_32_0",
"type": "trace_cntrl_32",
"version": "1.4",
"ip_type": "PERIPHERAL",
},
"video_axi_interconnect_0": {"hier_name": "video_axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"video_axi_mem_intercon": {"hier_name": "video_axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"video_axi_vdma": {"hier_name": "video_axi_vdma",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"video_hdmi_in_axis_register_slice_0": {"hier_name": "video_hdmi_in_axis_register_slice_0",
"type": "axis_register_slice",
"version": "1.1",
"ip_type": "BUS",
},
"video_hdmi_in_color_convert": {"hier_name": "video_hdmi_in_color_convert",
"type": "color_convert",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"video_hdmi_in_frontend_axi_gpio_hdmiin": {"hier_name": "video_hdmi_in_frontend_axi_gpio_hdmiin",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"video_hdmi_in_frontend_color_swap_0": {"hier_name": "video_hdmi_in_frontend_color_swap_0",
"type": "color_swap",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"video_hdmi_in_frontend_dvi2rgb_0": {"hier_name": "video_hdmi_in_frontend_dvi2rgb_0",
"type": "dvi2rgb",
"version": "1.7",
"ip_type": "PERIPHERAL",
},
"video_hdmi_in_frontend_v_vid_in_axi4s_0": {"hier_name": "video_hdmi_in_frontend_v_vid_in_axi4s_0",
"type": "v_vid_in_axi4s",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"video_hdmi_in_frontend_vtc_in": {"hier_name": "video_hdmi_in_frontend_vtc_in",
"type": "v_tc",
"version": "6.1",
"ip_type": "PERIPHERAL",
},
"video_hdmi_in_pixel_pack": {"hier_name": "video_hdmi_in_pixel_pack",
"type": "pixel_pack",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"video_hdmi_out_axis_register_slice_0": {"hier_name": "video_hdmi_out_axis_register_slice_0",
"type": "axis_register_slice",
"version": "1.1",
"ip_type": "BUS",
},
"video_hdmi_out_color_convert": {"hier_name": "video_hdmi_out_color_convert",
"type": "color_convert",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"video_hdmi_out_frontend_axi_dynclk": {"hier_name": "video_hdmi_out_frontend_axi_dynclk",
"type": "axi_dynclk",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"video_hdmi_out_frontend_color_swap_0": {"hier_name": "video_hdmi_out_frontend_color_swap_0",
"type": "color_swap",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"video_hdmi_out_frontend_hdmi_out_hpd_video": {"hier_name": "video_hdmi_out_frontend_hdmi_out_hpd_video",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"video_hdmi_out_frontend_rgb2dvi_0": {"hier_name": "video_hdmi_out_frontend_rgb2dvi_0",
"type": "rgb2dvi",
"version": "1.2",
"ip_type": "PERIPHERAL",
},
"video_hdmi_out_frontend_v_axi4s_vid_out_0": {"hier_name": "video_hdmi_out_frontend_v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"video_hdmi_out_frontend_vtc_out": {"hier_name": "video_hdmi_out_frontend_vtc_out",
"type": "v_tc",
"version": "6.1",
"ip_type": "PERIPHERAL",
},
"video_hdmi_out_pixel_unpack": {"hier_name": "video_hdmi_out_pixel_unpack",
"type": "pixel_unpack",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"video_proc_sys_reset_pixelclk": {"hier_name": "video_proc_sys_reset_pixelclk",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"video_xlconcat_0": {"hier_name": "video_xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_collector_pmoda_rpi": {"hier_name": "wire_distribution_network_collector_pmoda_rpi",
"type": "wire_distributor",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_collector_rpi_27_8": {"hier_name": "wire_distribution_network_collector_rpi_27_8",
"type": "wire_distributor",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_distributor_pmoda": {"hier_name": "wire_distribution_network_distributor_pmoda",
"type": "wire_distributor",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_distributor_rpi": {"hier_name": "wire_distribution_network_distributor_rpi",
"type": "wire_distributor",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_pmoda_rpi_o_sel": {"hier_name": "wire_distribution_network_pmoda_rpi_o_sel",
"type": "mux_vector",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_pmoda_rpi_t_sel": {"hier_name": "wire_distribution_network_pmoda_rpi_t_sel",
"type": "mux_vector",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_i_27_0": {"hier_name": "wire_distribution_network_rpi_i_27_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_1_0": {"hier_name": "wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_1_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_3_2": {"hier_name": "wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_3_2",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_5_4": {"hier_name": "wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_5_4",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_7_6": {"hier_name": "wire_distribution_network_rpi_i_reorder_7_0_pmoda_rpi_7_6",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_i_reorder_7_0_rpi2pmoda": {"hier_name": "wire_distribution_network_rpi_i_reorder_7_0_rpi2pmoda",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_o_27_8": {"hier_name": "wire_distribution_network_rpi_o_27_8",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_o_reorder_7_0_rpi2pmoda": {"hier_name": "wire_distribution_network_rpi_o_reorder_7_0_rpi2pmoda",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_o_reorder_7_0_rpi_1_0": {"hier_name": "wire_distribution_network_rpi_o_reorder_7_0_rpi_1_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_o_reorder_7_0_rpi_3_2": {"hier_name": "wire_distribution_network_rpi_o_reorder_7_0_rpi_3_2",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_o_reorder_7_0_rpi_5_4": {"hier_name": "wire_distribution_network_rpi_o_reorder_7_0_rpi_5_4",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_o_reorder_7_0_rpi_7_6": {"hier_name": "wire_distribution_network_rpi_o_reorder_7_0_rpi_7_6",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_t_27_8": {"hier_name": "wire_distribution_network_rpi_t_27_8",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_t_reorder_7_0_rpi2pmoda": {"hier_name": "wire_distribution_network_rpi_t_reorder_7_0_rpi2pmoda",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_t_reorder_7_0_rpi_1_0": {"hier_name": "wire_distribution_network_rpi_t_reorder_7_0_rpi_1_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_t_reorder_7_0_rpi_3_2": {"hier_name": "wire_distribution_network_rpi_t_reorder_7_0_rpi_3_2",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_t_reorder_7_0_rpi_5_4": {"hier_name": "wire_distribution_network_rpi_t_reorder_7_0_rpi_5_4",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"wire_distribution_network_rpi_t_reorder_7_0_rpi_7_6": {"hier_name": "wire_distribution_network_rpi_t_reorder_7_0_rpi_7_6",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_1": {"hier_name": "ps7_i2c_1",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp1": {"hier_name": "ps7_m_axi_gp1",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.776
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_arduino_mb C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.781
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_arduino_mb C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.782
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_arduino_mb C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.786
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_arduino_mb C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.787
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_arduino_mb C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.795
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_arduino_mb C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.797
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmoda_mb C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.801
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmoda_mb C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.802
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmoda_mb C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.806
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmoda_mb C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.807
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmoda_mb C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.810
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmoda_mb C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.812
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmodb_mb C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.815
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmodb_mb C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.816
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmodb_mb C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.822
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmodb_mb C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.823
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmodb_mb C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.827
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmodb_mb C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.828
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_rpi_mb C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.832
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_rpi_mb C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.833
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_rpi_mb C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.837
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_rpi_mb C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.838
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_rpi_mb C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:33.842
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_rpi_mb C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2019-04-01 15:51:41.327
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:41.349
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:41.390
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:41.393
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_arduino_mb], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:41.705
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_arduino_mb], Result: [null, {"iop_arduino_PulseCounter_0": {},
"iop_arduino_arduino_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "20",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "20",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "20",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "20",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_arduino_iic_direct": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_arduino_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "12",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "12",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "12",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "12",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "12",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "12",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_arduino_intr": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_arduino_io_switch": {},
"iop_arduino_lmb_lmb_bram_if_cntlr": {},
"iop_arduino_spi_subsystem_spi_direct": {},
"iop_arduino_spi_subsystem_spi_shared": {},
"iop_arduino_timers_subsystem_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_arduino_timers_subsystem_timer_1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_arduino_timers_subsystem_timer_2": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_arduino_timers_subsystem_timer_3": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_arduino_timers_subsystem_timer_4": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_arduino_timers_subsystem_timer_5": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_arduino_uartlite": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_arduino_uartlite1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_arduino_xadc": {},
"ps7_ethernet_0": {},
"ps7_gpio_0": {},
"ps7_i2c_0": {},
"ps7_i2c_1": {},
"ps7_m_axi_gp0": {},
"ps7_m_axi_gp1": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_sd_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:41.744
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_arduino_mb], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:41.788
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_arduino_mb], Result: [null, {"iop_arduino_intr_S_AXI": {"name": "iop_arduino_intr",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_arduino_gpio_S_AXI": {"name": "iop_arduino_arduino_gpio",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_uartlite_S_AXI": {"name": "iop_arduino_uartlite",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_uartlite1_S_AXI": {"name": "iop_arduino_uartlite1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_iic_direct_S_AXI": {"name": "iop_arduino_iic_direct",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_intc_s_axi": {"name": "iop_arduino_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_timers_subsystem_timer_0_S_AXI": {"name": "iop_arduino_timers_subsystem_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_timers_subsystem_timer_1_S_AXI": {"name": "iop_arduino_timers_subsystem_timer_1",
"base": "0x41C10000",
"high": "0x41C1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_timers_subsystem_timer_2_S_AXI": {"name": "iop_arduino_timers_subsystem_timer_2",
"base": "0x41C20000",
"high": "0x41C2FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_timers_subsystem_timer_3_S_AXI": {"name": "iop_arduino_timers_subsystem_timer_3",
"base": "0x41C30000",
"high": "0x41C3FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_timers_subsystem_timer_4_S_AXI": {"name": "iop_arduino_timers_subsystem_timer_4",
"base": "0x41C40000",
"high": "0x41C4FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_timers_subsystem_timer_5_S_AXI": {"name": "iop_arduino_timers_subsystem_timer_5",
"base": "0x41C50000",
"high": "0x41C5FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_spi_subsystem_spi_shared_AXI_LITE": {"name": "iop_arduino_spi_subsystem_spi_shared",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_spi_subsystem_spi_direct_AXI_LITE": {"name": "iop_arduino_spi_subsystem_spi_direct",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_io_switch_S_AXI": {"name": "iop_arduino_io_switch",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_xadc_s_axi_lite": {"name": "iop_arduino_xadc",
"base": "0x44A30000",
"high": "0x44A3FFFF",
"size": "65536",
"slaveintf": "s_axi_lite",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_PulseCounter_0_S_AXI": {"name": "iop_arduino_PulseCounter_0",
"base": "0x44A40000",
"high": "0x44A4FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_m_axi_gp0_S_AXI_GP0": {"name": "ps7_m_axi_gp0",
"base": "0x60000000",
"high": "0x7FFFFFFF",
"size": "536870912",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_m_axi_gp1_S_AXI_GP0": {"name": "ps7_m_axi_gp1",
"base": "0x80000000",
"high": "0xBFFFFFFF",
"size": "1073741824",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0_S_AXI_GP0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0_S_AXI_GP0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0_S_AXI_GP0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0_S_AXI_GP0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0_S_AXI_GP0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0_S_AXI_GP0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_0_S_AXI_GP0": {"name": "ps7_i2c_0",
"base": "0xE0004000",
"high": "0xE0004FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_1_S_AXI_GP0": {"name": "ps7_i2c_1",
"base": "0xE0005000",
"high": "0xE0005FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0_S_AXI_GP0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "S_AXI_GP0",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_arduino_lmb_lmb_bram_if_cntlr_SLMB1_Mem": {"name": "iop_arduino_lmb_lmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0003FFFF",
"size": "262144",
"slaveintf": "SLMB1",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:41.792
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:41.826
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf], Result: [null, {"iop_arduino_mb": {"bscan": "2",
"index": "2",
},
"iop_pmoda_mb": {"bscan": "2",
"index": "0",
},
"iop_pmodb_mb": {"bscan": "2",
"index": "1",
},
"iop_rpi_mb": {"bscan": "2",
"index": "3",
},
"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:41.828
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmoda_mb], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:41.975
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmoda_mb], Result: [null, {"iop_pmoda_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_pmoda_iic": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_pmoda_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "3",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "3",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "3",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "3",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "3",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "3",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_pmoda_intr": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_pmoda_io_switch": {},
"iop_pmoda_lmb_lmb_bram_if_cntlr": {},
"iop_pmoda_spi": {},
"iop_pmoda_timer": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_ethernet_0": {},
"ps7_gpio_0": {},
"ps7_i2c_0": {},
"ps7_i2c_1": {},
"ps7_m_axi_gp0": {},
"ps7_m_axi_gp1": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_sd_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:41.988
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmoda_mb], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:42.023
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmoda_mb], Result: [null, {"iop_pmoda_gpio_S_AXI": {"name": "iop_pmoda_gpio",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_pmoda_intr_S_AXI": {"name": "iop_pmoda_intr",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_pmoda_iic_S_AXI": {"name": "iop_pmoda_iic",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_pmoda_intc_s_axi": {"name": "iop_pmoda_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_pmoda_timer_S_AXI": {"name": "iop_pmoda_timer",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_pmoda_spi_AXI_LITE": {"name": "iop_pmoda_spi",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_pmoda_io_switch_S_AXI": {"name": "iop_pmoda_io_switch",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_m_axi_gp0_S_AXI_GP0": {"name": "ps7_m_axi_gp0",
"base": "0x60000000",
"high": "0x7FFFFFFF",
"size": "536870912",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_m_axi_gp1_S_AXI_GP0": {"name": "ps7_m_axi_gp1",
"base": "0x80000000",
"high": "0xBFFFFFFF",
"size": "1073741824",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0_S_AXI_GP0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0_S_AXI_GP0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0_S_AXI_GP0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0_S_AXI_GP0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0_S_AXI_GP0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0_S_AXI_GP0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_0_S_AXI_GP0": {"name": "ps7_i2c_0",
"base": "0xE0004000",
"high": "0xE0004FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_1_S_AXI_GP0": {"name": "ps7_i2c_1",
"base": "0xE0005000",
"high": "0xE0005FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0_S_AXI_GP0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "S_AXI_GP0",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_pmoda_lmb_lmb_bram_if_cntlr_SLMB1_Mem": {"name": "iop_pmoda_lmb_lmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB1",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:42.025
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmodb_mb], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:42.203
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmodb_mb], Result: [null, {"iop_pmodb_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_pmodb_iic": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_pmodb_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "3",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "3",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "3",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "3",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "3",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "3",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_pmodb_intr": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_pmodb_io_switch": {},
"iop_pmodb_lmb_lmb_bram_if_cntlr": {},
"iop_pmodb_spi": {},
"iop_pmodb_timer": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_ethernet_0": {},
"ps7_gpio_0": {},
"ps7_i2c_0": {},
"ps7_i2c_1": {},
"ps7_m_axi_gp0": {},
"ps7_m_axi_gp1": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_sd_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:42.219
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmodb_mb], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:42.233
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_pmodb_mb], Result: [null, {"iop_pmodb_gpio_S_AXI": {"name": "iop_pmodb_gpio",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_pmodb_intr_S_AXI": {"name": "iop_pmodb_intr",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_pmodb_iic_S_AXI": {"name": "iop_pmodb_iic",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_pmodb_intc_s_axi": {"name": "iop_pmodb_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_pmodb_timer_S_AXI": {"name": "iop_pmodb_timer",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_pmodb_spi_AXI_LITE": {"name": "iop_pmodb_spi",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_pmodb_io_switch_S_AXI": {"name": "iop_pmodb_io_switch",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_m_axi_gp0_S_AXI_GP0": {"name": "ps7_m_axi_gp0",
"base": "0x60000000",
"high": "0x7FFFFFFF",
"size": "536870912",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_m_axi_gp1_S_AXI_GP0": {"name": "ps7_m_axi_gp1",
"base": "0x80000000",
"high": "0xBFFFFFFF",
"size": "1073741824",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0_S_AXI_GP0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0_S_AXI_GP0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0_S_AXI_GP0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0_S_AXI_GP0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0_S_AXI_GP0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0_S_AXI_GP0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_0_S_AXI_GP0": {"name": "ps7_i2c_0",
"base": "0xE0004000",
"high": "0xE0004FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_1_S_AXI_GP0": {"name": "ps7_i2c_1",
"base": "0xE0005000",
"high": "0xE0005FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0_S_AXI_GP0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "S_AXI_GP0",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_pmodb_lmb_lmb_bram_if_cntlr_SLMB1_Mem": {"name": "iop_pmodb_lmb_lmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB1",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:42.235
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_rpi_mb], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:42.360
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_rpi_mb], Result: [null, {"iop_rpi_iic_subsystem_iic_0": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_rpi_iic_subsystem_iic_1": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"MSB of Slave Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Compare Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "1",
"fields": {"General Purpose Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_rpi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "8",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "8",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "8",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "8",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "8",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_rpi_intr": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_rpi_io_switch": {},
"iop_rpi_lmb_lmb_bram_if_cntlr": {},
"iop_rpi_rpi_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "28",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "28",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "28",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "28",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_rpi_spi_subsystem_spi_0": {},
"iop_rpi_spi_subsystem_spi_1": {},
"iop_rpi_timers_subsystem_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_rpi_timers_subsystem_timer_1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_rpi_uartlite": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_ethernet_0": {},
"ps7_gpio_0": {},
"ps7_i2c_0": {},
"ps7_i2c_1": {},
"ps7_m_axi_gp0": {},
"ps7_m_axi_gp1": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_sd_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:42.371
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_rpi_mb], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:42.390
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf iop_rpi_mb], Result: [null, {"iop_rpi_intr_S_AXI": {"name": "iop_rpi_intr",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_rpi_rpi_gpio_S_AXI": {"name": "iop_rpi_rpi_gpio",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_rpi_uartlite_S_AXI": {"name": "iop_rpi_uartlite",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_rpi_iic_subsystem_iic_0_S_AXI": {"name": "iop_rpi_iic_subsystem_iic_0",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_rpi_iic_subsystem_iic_1_S_AXI": {"name": "iop_rpi_iic_subsystem_iic_1",
"base": "0x40810000",
"high": "0x4081FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_rpi_intc_s_axi": {"name": "iop_rpi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_rpi_timers_subsystem_timer_0_S_AXI": {"name": "iop_rpi_timers_subsystem_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_rpi_timers_subsystem_timer_1_S_AXI": {"name": "iop_rpi_timers_subsystem_timer_1",
"base": "0x41C10000",
"high": "0x41C1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_rpi_spi_subsystem_spi_1_AXI_LITE": {"name": "iop_rpi_spi_subsystem_spi_1",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_rpi_spi_subsystem_spi_0_AXI_LITE": {"name": "iop_rpi_spi_subsystem_spi_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_rpi_io_switch_S_AXI": {"name": "iop_rpi_io_switch",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_m_axi_gp0_S_AXI_GP0": {"name": "ps7_m_axi_gp0",
"base": "0x60000000",
"high": "0x7FFFFFFF",
"size": "536870912",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_m_axi_gp1_S_AXI_GP0": {"name": "ps7_m_axi_gp1",
"base": "0x80000000",
"high": "0xBFFFFFFF",
"size": "1073741824",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0_S_AXI_GP0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0_S_AXI_GP0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0_S_AXI_GP0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0_S_AXI_GP0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0_S_AXI_GP0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0_S_AXI_GP0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_0_S_AXI_GP0": {"name": "ps7_i2c_0",
"base": "0xE0004000",
"high": "0xE0004FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_1_S_AXI_GP0": {"name": "ps7_i2c_1",
"base": "0xE0005000",
"high": "0xE0005FFF",
"size": "4096",
"slaveintf": "S_AXI_GP0",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0_S_AXI_GP0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "S_AXI_GP0",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_rpi_lmb_lmb_bram_if_cntlr_SLMB1_Mem": {"name": "iop_rpi_lmb_lmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0000FFFF",
"size": "65536",
"slaveintf": "SLMB1",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:42.392
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:42.941
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0], Result: [null, {"audio_codec_ctrl_0": {},
"btns_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_arduino_mb_bram_ctrl": {},
"iop_pmoda_mb_bram_ctrl": {},
"iop_pmodb_mb_bram_ctrl": {},
"iop_rpi_mb_bram_ctrl": {},
"leds_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_i2c_0": {},
"ps7_i2c_1": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
"rgbleds_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "6",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "6",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"switches_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "2",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"system_interrupts": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "15",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "15",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "15",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "15",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "15",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "15",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"trace_analyzer_pi_axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"trace_analyzer_pi_trace_cntrl_64_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"trigger_V_1": {"description": "Data signal of trigger_V",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"trigger_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of trigger_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"trigger_V_2": {"description": "Data signal of trigger_V",
"address_offset": "20",
"access": "write-only",
"size": "32",
"fields": {"trigger_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 Data signal of trigger_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"length_r": {"description": "Data signal of length_r",
"address_offset": "28",
"access": "write-only",
"size": "32",
"fields": {"length_r": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of length_r",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"trace_analyzer_pmodb_axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"trace_analyzer_pmodb_trace_cntrl_32_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"trigger_V": {"description": "Data signal of trigger_V",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"trigger_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of trigger_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"length_r": {"description": "Data signal of length_r",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"length_r": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of length_r",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"video_axi_vdma": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"video_hdmi_in_color_convert": {"c1_c1_V": {"description": "Data signal of c1_c1_V",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"c1_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c1_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c1_c2_V": {"description": "Data signal of c1_c2_V",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"c1_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c1_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c1_c3_V": {"description": "Data signal of c1_c3_V",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"c1_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c1_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c2_c1_V": {"description": "Data signal of c2_c1_V",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"c2_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c2_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c2_c2_V": {"description": "Data signal of c2_c2_V",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"c2_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c2_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c2_c3_V": {"description": "Data signal of c2_c3_V",
"address_offset": "56",
"access": "write-only",
"size": "32",
"fields": {"c2_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c2_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c3_c1_V": {"description": "Data signal of c3_c1_V",
"address_offset": "64",
"access": "write-only",
"size": "32",
"fields": {"c3_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c3_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c3_c2_V": {"description": "Data signal of c3_c2_V",
"address_offset": "72",
"access": "write-only",
"size": "32",
"fields": {"c3_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c3_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c3_c3_V": {"description": "Data signal of c3_c3_V",
"address_offset": "80",
"access": "write-only",
"size": "32",
"fields": {"c3_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c3_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"bias_c1_V": {"description": "Data signal of bias_c1_V",
"address_offset": "88",
"access": "write-only",
"size": "32",
"fields": {"bias_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of bias_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"bias_c2_V": {"description": "Data signal of bias_c2_V",
"address_offset": "96",
"access": "write-only",
"size": "32",
"fields": {"bias_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of bias_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"bias_c3_V": {"description": "Data signal of bias_c3_V",
"address_offset": "104",
"access": "write-only",
"size": "32",
"fields": {"bias_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of bias_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"video_hdmi_in_frontend_axi_gpio_hdmiin": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"video_hdmi_in_frontend_vtc_in": {},
"video_hdmi_in_pixel_pack": {"mode": {"description": "Data signal of mode",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"mode": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of mode",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"alpha_V": {"description": "Data signal of alpha_V",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"alpha_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of alpha_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"video_hdmi_out_color_convert": {"c1_c1_V": {"description": "Data signal of c1_c1_V",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"c1_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c1_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c1_c2_V": {"description": "Data signal of c1_c2_V",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"c1_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c1_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c1_c3_V": {"description": "Data signal of c1_c3_V",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"c1_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c1_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c2_c1_V": {"description": "Data signal of c2_c1_V",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"c2_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c2_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c2_c2_V": {"description": "Data signal of c2_c2_V",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"c2_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c2_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c2_c3_V": {"description": "Data signal of c2_c3_V",
"address_offset": "56",
"access": "write-only",
"size": "32",
"fields": {"c2_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c2_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c3_c1_V": {"description": "Data signal of c3_c1_V",
"address_offset": "64",
"access": "write-only",
"size": "32",
"fields": {"c3_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c3_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c3_c2_V": {"description": "Data signal of c3_c2_V",
"address_offset": "72",
"access": "write-only",
"size": "32",
"fields": {"c3_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c3_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c3_c3_V": {"description": "Data signal of c3_c3_V",
"address_offset": "80",
"access": "write-only",
"size": "32",
"fields": {"c3_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c3_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"bias_c1_V": {"description": "Data signal of bias_c1_V",
"address_offset": "88",
"access": "write-only",
"size": "32",
"fields": {"bias_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of bias_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"bias_c2_V": {"description": "Data signal of bias_c2_V",
"address_offset": "96",
"access": "write-only",
"size": "32",
"fields": {"bias_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of bias_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"bias_c3_V": {"description": "Data signal of bias_c3_V",
"address_offset": "104",
"access": "write-only",
"size": "32",
"fields": {"bias_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of bias_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"video_hdmi_out_frontend_axi_dynclk": {},
"video_hdmi_out_frontend_hdmi_out_hpd_video": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"video_hdmi_out_frontend_vtc_out": {},
"video_hdmi_out_pixel_unpack": {"mode": {"description": "Data signal of mode",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"mode": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of mode",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:42.980
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:43.151
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0], Result: [null, {"switches_gpio_S_AXI": {"name": "switches_gpio",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"btns_gpio_S_AXI": {"name": "btns_gpio",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"video_hdmi_in_frontend_axi_gpio_hdmiin_S_AXI": {"name": "video_hdmi_in_frontend_axi_gpio_hdmiin",
"base": "0x41220000",
"high": "0x4122FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"video_hdmi_out_frontend_hdmi_out_hpd_video_S_AXI": {"name": "video_hdmi_out_frontend_hdmi_out_hpd_video",
"base": "0x41230000",
"high": "0x4123FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"rgbleds_gpio_S_AXI": {"name": "rgbleds_gpio",
"base": "0x41240000",
"high": "0x4124FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"leds_gpio_S_AXI": {"name": "leds_gpio",
"base": "0x41250000",
"high": "0x4125FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"system_interrupts_s_axi": {"name": "system_interrupts",
"base": "0x41800000",
"high": "0x4180FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"video_axi_vdma_S_AXI_LITE": {"name": "video_axi_vdma",
"base": "0x43000000",
"high": "0x4300FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"audio_codec_ctrl_0_S_AXI": {"name": "audio_codec_ctrl_0",
"base": "0x43C00000",
"high": "0x43C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"video_hdmi_out_frontend_axi_dynclk_s00_axi": {"name": "video_hdmi_out_frontend_axi_dynclk",
"base": "0x43C10000",
"high": "0x43C1FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"video_hdmi_out_frontend_vtc_out_ctrl": {"name": "video_hdmi_out_frontend_vtc_out",
"base": "0x43C20000",
"high": "0x43C2FFFF",
"size": "65536",
"slaveintf": "ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"video_hdmi_in_frontend_vtc_in_ctrl": {"name": "video_hdmi_in_frontend_vtc_in",
"base": "0x43C30000",
"high": "0x43C3FFFF",
"size": "65536",
"slaveintf": "ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"video_hdmi_in_pixel_pack_s_axi_AXILiteS": {"name": "video_hdmi_in_pixel_pack",
"base": "0x43C40000",
"high": "0x43C4FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"video_hdmi_in_color_convert_s_axi_AXILiteS": {"name": "video_hdmi_in_color_convert",
"base": "0x43C50000",
"high": "0x43C5FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"video_hdmi_out_color_convert_s_axi_AXILiteS": {"name": "video_hdmi_out_color_convert",
"base": "0x43C60000",
"high": "0x43C6FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"video_hdmi_out_pixel_unpack_s_axi_AXILiteS": {"name": "video_hdmi_out_pixel_unpack",
"base": "0x43C70000",
"high": "0x43C7FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"trace_analyzer_pmodb_axi_dma_0_S_AXI_LITE": {"name": "trace_analyzer_pmodb_axi_dma_0",
"base": "0x80420000",
"high": "0x8042FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"trace_analyzer_pi_axi_dma_0_S_AXI_LITE": {"name": "trace_analyzer_pi_axi_dma_0",
"base": "0x80430000",
"high": "0x8043FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"trace_analyzer_pi_trace_cntrl_64_0_s_axi_trace_cntrl": {"name": "trace_analyzer_pi_trace_cntrl_64_0",
"base": "0x83C10000",
"high": "0x83C1FFFF",
"size": "65536",
"slaveintf": "s_axi_trace_cntrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"trace_analyzer_pmodb_trace_cntrl_32_0_s_axi_trace_cntrl": {"name": "trace_analyzer_pmodb_trace_cntrl_32_0",
"base": "0x83C20000",
"high": "0x83C2FFFF",
"size": "65536",
"slaveintf": "s_axi_trace_cntrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_0": {"name": "ps7_i2c_0",
"base": "0xE0004000",
"high": "0xE0004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_1": {"name": "ps7_i2c_1",
"base": "0xE0005000",
"high": "0xE0005FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"iop_pmoda_mb_bram_ctrl_S_AXI_Mem0": {"name": "iop_pmoda_mb_bram_ctrl",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
"iop_pmodb_mb_bram_ctrl_S_AXI_Mem0": {"name": "iop_pmodb_mb_bram_ctrl",
"base": "0x42000000",
"high": "0x4200FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
"iop_arduino_mb_bram_ctrl_S_AXI_Mem0": {"name": "iop_arduino_mb_bram_ctrl",
"base": "0x44000000",
"high": "0x4403FFFF",
"size": "262144",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
"iop_rpi_mb_bram_ctrl_S_AXI_Mem0": {"name": "iop_rpi_mb_bram_ctrl",
"base": "0x46000000",
"high": "0x4600FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:43.158
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:43.164
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:43.167
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:43.170
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:43.171
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:43.175
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:43.176
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:43.180
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:43.182
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0 C_FREQ], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:43.187
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:43.188
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:43.190
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:43.193
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_1], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-04-01 15:51:43.779
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/junhonglin/Xilinx/PYNQ_Car/Robot/sw_repo/hw_base/system.hdf ps7_cortexa9_1], Result: [null, {"audio_codec_ctrl_0": {},
"btns_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"iop_arduino_mb_bram_ctrl": {},
"iop_pmoda_mb_bram_ctrl": {},
"iop_pmodb_mb_bram_ctrl": {},
"iop_rpi_mb_bram_ctrl": {},
"leds_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_i2c_0": {},
"ps7_i2c_1": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
"rgbleds_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "6",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "6",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"switches_gpio": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "2",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "2",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"system_interrupts": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "15",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "15",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "15",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "15",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "15",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "15",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"trace_analyzer_pi_axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"trace_analyzer_pi_trace_cntrl_64_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"trigger_V_1": {"description": "Data signal of trigger_V",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"trigger_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of trigger_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"trigger_V_2": {"description": "Data signal of trigger_V",
"address_offset": "20",
"access": "write-only",
"size": "32",
"fields": {"trigger_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 Data signal of trigger_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"length_r": {"description": "Data signal of length_r",
"address_offset": "28",
"access": "write-only",
"size": "32",
"fields": {"length_r": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of length_r",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"trace_analyzer_pmodb_axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"trace_analyzer_pmodb_trace_cntrl_32_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"trigger_V": {"description": "Data signal of trigger_V",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"trigger_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of trigger_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"length_r": {"description": "Data signal of length_r",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"length_r": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of length_r",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"video_axi_vdma": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"video_hdmi_in_color_convert": {"c1_c1_V": {"description": "Data signal of c1_c1_V",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"c1_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c1_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c1_c2_V": {"description": "Data signal of c1_c2_V",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"c1_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c1_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c1_c3_V": {"description": "Data signal of c1_c3_V",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"c1_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c1_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c2_c1_V": {"description": "Data signal of c2_c1_V",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"c2_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c2_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c2_c2_V": {"description": "Data signal of c2_c2_V",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"c2_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c2_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c2_c3_V": {"description": "Data signal of c2_c3_V",
"address_offset": "56",
"access": "write-only",
"size": "32",
"fields": {"c2_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c2_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c3_c1_V": {"description": "Data signal of c3_c1_V",
"address_offset": "64",
"access": "write-only",
"size": "32",
"fields": {"c3_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c3_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c3_c2_V": {"description": "Data signal of c3_c2_V",
"address_offset": "72",
"access": "write-only",
"size": "32",
"fields": {"c3_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c3_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c3_c3_V": {"description": "Data signal of c3_c3_V",
"address_offset": "80",
"access": "write-only",
"size": "32",
"fields": {"c3_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c3_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"bias_c1_V": {"description": "Data signal of bias_c1_V",
"address_offset": "88",
"access": "write-only",
"size": "32",
"fields": {"bias_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of bias_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"bias_c2_V": {"description": "Data signal of bias_c2_V",
"address_offset": "96",
"access": "write-only",
"size": "32",
"fields": {"bias_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of bias_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"bias_c3_V": {"description": "Data signal of bias_c3_V",
"address_offset": "104",
"access": "write-only",
"size": "32",
"fields": {"bias_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of bias_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"video_hdmi_in_frontend_axi_gpio_hdmiin": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"video_hdmi_in_frontend_vtc_in": {},
"video_hdmi_in_pixel_pack": {"mode": {"description": "Data signal of mode",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"mode": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of mode",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"alpha_V": {"description": "Data signal of alpha_V",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"alpha_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of alpha_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"video_hdmi_out_color_convert": {"c1_c1_V": {"description": "Data signal of c1_c1_V",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"c1_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c1_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c1_c2_V": {"description": "Data signal of c1_c2_V",
"address_offset": "24",
"access": "write-only",
"size": "32",
"fields": {"c1_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c1_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c1_c3_V": {"description": "Data signal of c1_c3_V",
"address_offset": "32",
"access": "write-only",
"size": "32",
"fields": {"c1_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c1_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c2_c1_V": {"description": "Data signal of c2_c1_V",
"address_offset": "40",
"access": "write-only",
"size": "32",
"fields": {"c2_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c2_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c2_c2_V": {"description": "Data signal of c2_c2_V",
"address_offset": "48",
"access": "write-only",
"size": "32",
"fields": {"c2_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c2_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c2_c3_V": {"description": "Data signal of c2_c3_V",
"address_offset": "56",
"access": "write-only",
"size": "32",
"fields": {"c2_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c2_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c3_c1_V": {"description": "Data signal of c3_c1_V",
"address_offset": "64",
"access": "write-only",
"size": "32",
"fields": {"c3_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c3_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c3_c2_V": {"description": "Data signal of c3_c2_V",
"address_offset": "72",
"access": "write-only",
"size": "32",
"fields": {"c3_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c3_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"c3_c3_V": {"description": "Data signal of c3_c3_V",
"address_offset": "80",
"access": "write-only",
"size": "32",
"fields": {"c3_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of c3_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"bias_c1_V": {"description": "Data signal of bias_c1_V",
"address_offset": "88",
"access": "write-only",
"size": "32",
"fields": {"bias_c1_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of bias_c1_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"bias_c2_V": {"description": "Data signal of bias_c2_V",
"address_offset": "96",
"access": "write-only",
"size": "32",
"fields": {"bias_c2_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of bias_c2_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
"bias_c3_V": {"description": "Data signal of bias_c3_V",
"address_offset": "104",
"access": "write-only",
"size": "32",
"fields": {"bias_c3_V": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "10",
"desc": "Bit 9 to 0 Data signal of bias_c3_V",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
},
},
"video_hdmi_out_frontend_axi_dynclk": {},
"video_hdmi_out_frontend_hdmi_out_hpd_video": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"video_hdmi_out_frontend_vtc_out": {},
"video_hdmi_out_pixel_unpack": {"mode": {"description": "Data signal of mode",
"address_offset": "16",
"access": "write-only",
"size": "32",
"fields": {"mode": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 Data signal of mode",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
}]. Thread: Worker-10
