#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar  2 13:32:17 2018
# Process ID: 5696
# Current directory: C:/Progetto_Reti_Logiche/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5500 C:\Progetto_Reti_Logiche\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Progetto_Reti_Logiche/project_reti_logiche/vivado.log
# Journal file: C:/Progetto_Reti_Logiche/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation -simset sim_4 -mode post-synthesis -type functional
source project_tb.tcl
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
close_design
close_design
launch_simulation -simset sim_4
source project_tb.tcl
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
close_sim
launch_simulation -simset sim_4
source project_tb.tcl
close_sim
launch_simulation -simset sim_4
source project_tb.tcl
launch_simulation -simset sim_3
source project_tb.tcl
launch_simulation -simset sim_2
source project_tb.tcl
launch_simulation
source project_tb.tcl
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
current_sim simulation_4
close_sim
launch_simulation -simset sim_4
source project_tb.tcl
current_sim simulation_5
close_sim
launch_simulation -simset sim_3
source project_tb.tcl
current_sim simulation_6
close_sim
launch_simulation -simset sim_2
source project_tb.tcl
current_sim simulation_7
close_sim
launch_simulation
source project_tb.tcl
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
current_sim simulation_8
close_sim
launch_simulation -simset sim_4
source project_tb.tcl
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
close_sim
launch_simulation -simset sim_4
source project_tb.tcl
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
close_sim
launch_simulation -simset sim_4
source project_tb.tcl
close_sim
current_sim simulation_11
launch_simulation -simset sim_4
source project_tb.tcl
reset_run impl_1
close_sim
launch_simulation -simset sim_4
source project_tb.tcl
close_sim
launch_simulation -simset sim_4
source project_tb.tcl
close_sim
launch_simulation -simset sim_4
source project_tb.tcl
close_sim
launch_simulation -simset sim_4
source project_tb.tcl
close_sim
launch_simulation -simset sim_4
source project_tb.tcl
current_sim simulation_9
close_sim
launch_simulation -simset sim_3
source project_tb.tcl
current_sim simulation_10
close_sim
launch_simulation -simset sim_2
source project_tb.tcl
current_sim simulation_11
close_sim
launch_simulation
source project_tb.tcl
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
current_sim simulation_1
close_sim
launch_simulation -simset sim_4 -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -simset sim_3 -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -simset sim_2 -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -simset sim_4 -mode post-implementation -type functional
source project_tb.tcl
launch_simulation -simset sim_3 -mode post-implementation -type functional
source project_tb.tcl
launch_simulation -simset sim_2 -mode post-implementation -type functional
source project_tb.tcl
launch_simulation -mode post-implementation -type functional
source project_tb.tcl
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
current_sim simulation_21
close_sim
launch_simulation -simset sim_3
source project_tb.tcl
current_sim simulation_22
close_sim
launch_simulation -simset sim_2
source project_tb.tcl
current_sim simulation_23
close_sim
launch_simulation
source project_tb.tcl
close_sim
current_sim simulation_33
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
close_sim
current_sim simulation_33
close_sim
current_sim simulation_32
close_sim
current_sim simulation_31
close_sim
current_sim simulation_30
close_sim
current_sim simulation_29
close_sim
current_sim simulation_28
close_sim
current_sim simulation_27
close_sim
current_sim simulation_26
close_sim
current_sim simulation_25
close_sim
current_sim simulation_24
close_sim
close_sim
close_design
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
launch_simulation -simset sim_4
source project_tb.tcl
launch_simulation -simset sim_3
source project_tb.tcl
close_sim
current_sim simulation_39
close_sim
close_sim
launch_simulation -simset sim_3
source project_tb.tcl
launch_simulation -simset sim_2
source project_tb.tcl
launch_simulation
source project_tb.tcl
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_sim
launch_simulation
source project_tb.tcl
launch_simulation -simset sim_4
source project_tb.tcl
current_sim simulation_44
close_sim
launch_simulation
source project_tb.tcl
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
close_design
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -simset sim_4 -mode post-synthesis -type functional
source project_tb.tcl
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
close_sim
current_sim simulation_51
close_sim
current_sim simulation_50
close_sim
current_sim simulation_45
close_sim
current_sim simulation_42
close_sim
close_sim
