// Seed: 2189442349
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout tri0 id_1;
  assign id_1 = -1'b0;
  static logic id_8, id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    output supply0 id_0,
    input  supply1 id_1,
    output uwire   id_2
);
  wire id_4;
  ;
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
