// Seed: 3183682799
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    output id_2,
    input  id_3
);
  assign id_2 = id_3;
  type_6(
      id_3 & id_0, id_0
  );
  logic id_4;
  logic id_5 = 1;
endmodule
