Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jun 15 19:58:43 2017
| Host         : DESKTOP-V9D0PGF running 64-bit major release  (build 9200)
| Command      : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
| Design       : main
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 23
+----------+----------+-----------------------------------------------------+------------+
| Rule     | Severity | Description                                         | Violations |
+----------+----------+-----------------------------------------------------+------------+
| CFGBVS-1 | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| PDRC-153 | Warning  | Gated clock check                                   | 22         |
+----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net inst_Green_Goblin_att/E[0] is a gated clock net sourced by a combinational pin inst_Green_Goblin_att/Wolvie_life_offset_reg[16]_i_2/O, cell inst_Green_Goblin_att/Wolvie_life_offset_reg[16]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net inst_Green_Goblin_att/Sbam_enable is a gated clock net sourced by a combinational pin inst_Green_Goblin_att/Sbam_cntH_reg[5]_i_2/O, cell inst_Green_Goblin_att/Sbam_cntH_reg[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net inst_Green_Goblin_jump/GreenGoblin_offset_reg[3][0] is a gated clock net sourced by a combinational pin inst_Green_Goblin_jump/GreenGoblin_image_reg[1]_i_2/O, cell inst_Green_Goblin_jump/GreenGoblin_image_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net inst_Wolvie_att/brom_util_addr_reg[16][0] is a gated clock net sourced by a combinational pin inst_Wolvie_att/GreenGoblin_life_offset_reg[16]_i_2/O, cell inst_Wolvie_att/GreenGoblin_life_offset_reg[16]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net inst_Wolvie_jump/E[0] is a gated clock net sourced by a combinational pin inst_Wolvie_jump/Wolvie_image_reg[3]_i_2/O, cell inst_Wolvie_jump/Wolvie_image_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net inst_Wolvie_mov/movement_enable_reg_i_1_n_0 is a gated clock net sourced by a combinational pin inst_Wolvie_mov/movement_enable_reg_i_1/O, cell inst_Wolvie_mov/movement_enable_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net inst_graphic/GreenGoblin_Life_enable is a gated clock net sourced by a combinational pin inst_graphic/GreenGoblin_Life_cntV_reg[3]_i_2/O, cell inst_graphic/GreenGoblin_Life_cntV_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net inst_graphic/GreenGoblin_head_enable is a gated clock net sourced by a combinational pin inst_graphic/GreenGoblin_head_cntV_reg[4]_i_2/O, cell inst_graphic/GreenGoblin_head_cntV_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net inst_graphic/Pedana1_offset_reg[11]/G0 is a gated clock net sourced by a combinational pin inst_graphic/Pedana1_offset_reg[11]/L3_2/O, cell inst_graphic/Pedana1_offset_reg[11]/L3_2 (in inst_graphic/Pedana1_offset_reg[11] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net inst_graphic/Pedana1_offset_reg[14]/G0 is a gated clock net sourced by a combinational pin inst_graphic/Pedana1_offset_reg[14]/L3_2/O, cell inst_graphic/Pedana1_offset_reg[14]/L3_2 (in inst_graphic/Pedana1_offset_reg[14] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net inst_graphic/Pedana2_offset_reg[11]/G0 is a gated clock net sourced by a combinational pin inst_graphic/Pedana2_offset_reg[11]/L3_2/O, cell inst_graphic/Pedana2_offset_reg[11]/L3_2 (in inst_graphic/Pedana2_offset_reg[11] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net inst_graphic/Pedana2_offset_reg[14]/G0 is a gated clock net sourced by a combinational pin inst_graphic/Pedana2_offset_reg[14]/L3_2/O, cell inst_graphic/Pedana2_offset_reg[14]/L3_2 (in inst_graphic/Pedana2_offset_reg[14] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net inst_graphic/Pedana2_offset_reg[15]_i_1_n_0 is a gated clock net sourced by a combinational pin inst_graphic/Pedana2_offset_reg[15]_i_1/O, cell inst_graphic/Pedana2_offset_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net inst_graphic/Pedana3_offset_reg[11]/G0 is a gated clock net sourced by a combinational pin inst_graphic/Pedana3_offset_reg[11]/L3_2/O, cell inst_graphic/Pedana3_offset_reg[11]/L3_2 (in inst_graphic/Pedana3_offset_reg[11] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net inst_graphic/Pedana3_offset_reg[14]/G0 is a gated clock net sourced by a combinational pin inst_graphic/Pedana3_offset_reg[14]/L3_2/O, cell inst_graphic/Pedana3_offset_reg[14]/L3_2 (in inst_graphic/Pedana3_offset_reg[14] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net inst_graphic/Pedana3_offset_reg[15]_i_1_n_0 is a gated clock net sourced by a combinational pin inst_graphic/Pedana3_offset_reg[15]_i_1/O, cell inst_graphic/Pedana3_offset_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net inst_graphic/Wolvie_enable29_out is a gated clock net sourced by a combinational pin inst_graphic/Wolvie_cntH_reg[6]_i_2/O, cell inst_graphic/Wolvie_cntH_reg[6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net inst_graphic/Wolvie_head_cntH_reg[4]_i_3_n_0 is a gated clock net sourced by a combinational pin inst_graphic/Wolvie_head_cntH_reg[4]_i_3/O, cell inst_graphic/Wolvie_head_cntH_reg[4]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net inst_graphic/Wolvie_offset_reg[15]_i_2_n_0 is a gated clock net sourced by a combinational pin inst_graphic/Wolvie_offset_reg[15]_i_2/O, cell inst_graphic/Wolvie_offset_reg[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net inst_graphic/brom_top_addr_reg[13]_3[0] is a gated clock net sourced by a combinational pin inst_graphic/Heart_cntH_reg[5]_i_2/O, cell inst_graphic/Heart_cntH_reg[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net inst_graphic/eqOp is a gated clock net sourced by a combinational pin inst_graphic/Pedana1_offset_reg[15]_i_1/O, cell inst_graphic/Pedana1_offset_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net inst_graphic/load is a gated clock net sourced by a combinational pin inst_graphic/Wolvie_Life_cntH_reg[6]_i_3/O, cell inst_graphic/Wolvie_Life_cntH_reg[6]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


