Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Nov 20 14:29:44 2022
| Host         : DESKTOP-G6JBKFV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (370)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (532)
5. checking no_input_delay (0)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (370)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: display/h_count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/h_count_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/h_count_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/h_count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/h_count_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/h_count_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/h_count_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/h_count_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/h_count_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/h_count_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/v_count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/v_count_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/v_count_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/v_count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/v_count_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/v_count_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/v_count_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/v_count_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/v_count_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/v_count_reg[9]/Q (HIGH)

 There are 287 register/latch pins with no clock driven by root clock pin: div_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jabba/segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (532)
--------------------------------------------------
 There are 532 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.317      -71.580                     14                  248        0.186        0.000                      0                  248        4.500        0.000                       0                   152  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.317      -71.580                     14                  248        0.186        0.000                      0                  248        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -5.317ns,  Total Violation      -71.580ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.317ns  (required time - arrival time)
  Source:                 jabba/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jabba/dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.280ns  (logic 6.110ns (39.986%)  route 9.170ns (60.014%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.055    jabba/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  jabba/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  jabba/XLXI_7/U0/DO[14]
                         net (fo=4, routed)           1.101     7.369    jabba/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[26])
                                                      3.656    11.025 r  jabba/dig35/P[26]
                         net (fo=8, routed)           1.264    12.290    jabba/dig35_n_79
    SLICE_X12Y75         LUT6 (Prop_lut6_I4_O)        0.124    12.414 r  jabba/dig3[3]_i_57/O
                         net (fo=3, routed)           0.950    13.364    jabba/dig3[3]_i_57_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I1_O)        0.124    13.488 r  jabba/dig3[3]_i_54/O
                         net (fo=3, routed)           0.421    13.909    jabba/dig3[3]_i_54_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.033 r  jabba/dig3[3]_i_43/O
                         net (fo=13, routed)          0.518    14.551    jabba/dig3[3]_i_43_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    14.675 r  jabba/dig3[3]_i_38/O
                         net (fo=7, routed)           1.157    15.832    jabba/dig3[3]_i_38_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.956 r  jabba/dig3[3]_i_33/O
                         net (fo=7, routed)           0.737    16.693    jabba/dig3[3]_i_33_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.817 r  jabba/dig3[3]_i_27/O
                         net (fo=9, routed)           0.841    17.658    jabba/dig3[3]_i_27_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.782 r  jabba/dig3[3]_i_20/O
                         net (fo=7, routed)           0.672    18.454    jabba/dig3[3]_i_20_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.124    18.578 r  jabba/dig4[3]_i_5/O
                         net (fo=9, routed)           0.742    19.320    jabba/dig4[3]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.124    19.444 r  jabba/dig4[3]_i_3/O
                         net (fo=8, routed)           0.767    20.211    jabba/dig4[3]_i_3_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124    20.335 r  jabba/dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    20.335    jabba/dig4[1]_i_1_n_0
    SLICE_X9Y77          FDRE                                         r  jabba/dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.426    14.767    jabba/clk_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  jabba/dig4_reg[1]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.029    15.019    jabba/dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -20.335    
  -------------------------------------------------------------------
                         slack                                 -5.317    

Slack (VIOLATED) :        -5.292ns  (required time - arrival time)
  Source:                 jabba/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jabba/dig3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.309ns  (logic 6.110ns (39.911%)  route 9.199ns (60.089%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.055    jabba/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  jabba/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  jabba/XLXI_7/U0/DO[14]
                         net (fo=4, routed)           1.101     7.369    jabba/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[26])
                                                      3.656    11.025 r  jabba/dig35/P[26]
                         net (fo=8, routed)           1.264    12.290    jabba/dig35_n_79
    SLICE_X12Y75         LUT6 (Prop_lut6_I4_O)        0.124    12.414 r  jabba/dig3[3]_i_57/O
                         net (fo=3, routed)           0.950    13.364    jabba/dig3[3]_i_57_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I1_O)        0.124    13.488 r  jabba/dig3[3]_i_54/O
                         net (fo=3, routed)           0.421    13.909    jabba/dig3[3]_i_54_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.033 r  jabba/dig3[3]_i_43/O
                         net (fo=13, routed)          0.518    14.551    jabba/dig3[3]_i_43_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    14.675 r  jabba/dig3[3]_i_38/O
                         net (fo=7, routed)           1.157    15.832    jabba/dig3[3]_i_38_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.956 r  jabba/dig3[3]_i_33/O
                         net (fo=7, routed)           0.737    16.693    jabba/dig3[3]_i_33_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.817 r  jabba/dig3[3]_i_27/O
                         net (fo=9, routed)           0.841    17.658    jabba/dig3[3]_i_27_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.782 r  jabba/dig3[3]_i_20/O
                         net (fo=7, routed)           0.606    18.389    jabba/dig3[3]_i_20_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I2_O)        0.124    18.513 r  jabba/dig3[3]_i_22/O
                         net (fo=1, routed)           0.817    19.330    jabba/dig3[3]_i_22_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.124    19.454 r  jabba/dig3[3]_i_10/O
                         net (fo=5, routed)           0.786    20.240    jabba/dig3[3]_i_10_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.124    20.364 r  jabba/dig3[0]_i_1/O
                         net (fo=1, routed)           0.000    20.364    jabba/p_1_in[0]
    SLICE_X8Y79          FDRE                                         r  jabba/dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.429    14.770    jabba/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  jabba/dig3_reg[0]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.079    15.072    jabba/dig3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -20.364    
  -------------------------------------------------------------------
                         slack                                 -5.292    

Slack (VIOLATED) :        -5.269ns  (required time - arrival time)
  Source:                 jabba/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jabba/dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.282ns  (logic 6.110ns (39.981%)  route 9.172ns (60.019%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.055    jabba/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  jabba/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  jabba/XLXI_7/U0/DO[14]
                         net (fo=4, routed)           1.101     7.369    jabba/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[26])
                                                      3.656    11.025 r  jabba/dig35/P[26]
                         net (fo=8, routed)           1.264    12.290    jabba/dig35_n_79
    SLICE_X12Y75         LUT6 (Prop_lut6_I4_O)        0.124    12.414 r  jabba/dig3[3]_i_57/O
                         net (fo=3, routed)           0.950    13.364    jabba/dig3[3]_i_57_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I1_O)        0.124    13.488 r  jabba/dig3[3]_i_54/O
                         net (fo=3, routed)           0.421    13.909    jabba/dig3[3]_i_54_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.033 r  jabba/dig3[3]_i_43/O
                         net (fo=13, routed)          0.518    14.551    jabba/dig3[3]_i_43_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    14.675 r  jabba/dig3[3]_i_38/O
                         net (fo=7, routed)           1.157    15.832    jabba/dig3[3]_i_38_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.956 r  jabba/dig3[3]_i_33/O
                         net (fo=7, routed)           0.737    16.693    jabba/dig3[3]_i_33_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.817 r  jabba/dig3[3]_i_27/O
                         net (fo=9, routed)           0.841    17.658    jabba/dig3[3]_i_27_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.782 r  jabba/dig3[3]_i_20/O
                         net (fo=7, routed)           0.672    18.454    jabba/dig3[3]_i_20_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.124    18.578 r  jabba/dig4[3]_i_5/O
                         net (fo=9, routed)           0.716    19.294    jabba/dig4[3]_i_5_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124    19.418 r  jabba/dig3[3]_i_11/O
                         net (fo=8, routed)           0.795    20.213    jabba/dig3[3]_i_11_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.124    20.337 r  jabba/dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    20.337    jabba/dig5[0]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  jabba/dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    jabba/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  jabba/dig5_reg[0]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.077    15.069    jabba/dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -20.337    
  -------------------------------------------------------------------
                         slack                                 -5.269    

Slack (VIOLATED) :        -5.255ns  (required time - arrival time)
  Source:                 jabba/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jabba/dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.221ns  (logic 6.110ns (40.142%)  route 9.111ns (59.858%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.055    jabba/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  jabba/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  jabba/XLXI_7/U0/DO[14]
                         net (fo=4, routed)           1.101     7.369    jabba/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[26])
                                                      3.656    11.025 r  jabba/dig35/P[26]
                         net (fo=8, routed)           1.264    12.290    jabba/dig35_n_79
    SLICE_X12Y75         LUT6 (Prop_lut6_I4_O)        0.124    12.414 r  jabba/dig3[3]_i_57/O
                         net (fo=3, routed)           0.950    13.364    jabba/dig3[3]_i_57_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I1_O)        0.124    13.488 r  jabba/dig3[3]_i_54/O
                         net (fo=3, routed)           0.421    13.909    jabba/dig3[3]_i_54_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.033 r  jabba/dig3[3]_i_43/O
                         net (fo=13, routed)          0.518    14.551    jabba/dig3[3]_i_43_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    14.675 r  jabba/dig3[3]_i_38/O
                         net (fo=7, routed)           1.157    15.832    jabba/dig3[3]_i_38_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.956 r  jabba/dig3[3]_i_33/O
                         net (fo=7, routed)           0.737    16.693    jabba/dig3[3]_i_33_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.817 r  jabba/dig3[3]_i_27/O
                         net (fo=9, routed)           0.841    17.658    jabba/dig3[3]_i_27_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.782 r  jabba/dig3[3]_i_20/O
                         net (fo=7, routed)           0.672    18.454    jabba/dig3[3]_i_20_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.124    18.578 r  jabba/dig4[3]_i_5/O
                         net (fo=9, routed)           0.716    19.294    jabba/dig4[3]_i_5_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124    19.418 r  jabba/dig3[3]_i_11/O
                         net (fo=8, routed)           0.733    20.152    jabba/dig3[3]_i_11_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124    20.276 r  jabba/dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    20.276    jabba/p_1_in[1]
    SLICE_X9Y77          FDRE                                         r  jabba/dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.426    14.767    jabba/clk_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  jabba/dig3_reg[1]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.031    15.021    jabba/dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -20.276    
  -------------------------------------------------------------------
                         slack                                 -5.255    

Slack (VIOLATED) :        -5.174ns  (required time - arrival time)
  Source:                 jabba/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jabba/dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.142ns  (logic 6.110ns (40.353%)  route 9.032ns (59.647%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.055    jabba/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  jabba/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  jabba/XLXI_7/U0/DO[14]
                         net (fo=4, routed)           1.101     7.369    jabba/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[26])
                                                      3.656    11.025 r  jabba/dig35/P[26]
                         net (fo=8, routed)           1.264    12.290    jabba/dig35_n_79
    SLICE_X12Y75         LUT6 (Prop_lut6_I4_O)        0.124    12.414 r  jabba/dig3[3]_i_57/O
                         net (fo=3, routed)           0.950    13.364    jabba/dig3[3]_i_57_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I1_O)        0.124    13.488 r  jabba/dig3[3]_i_54/O
                         net (fo=3, routed)           0.421    13.909    jabba/dig3[3]_i_54_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.033 r  jabba/dig3[3]_i_43/O
                         net (fo=13, routed)          0.518    14.551    jabba/dig3[3]_i_43_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    14.675 r  jabba/dig3[3]_i_38/O
                         net (fo=7, routed)           1.157    15.832    jabba/dig3[3]_i_38_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.956 r  jabba/dig3[3]_i_33/O
                         net (fo=7, routed)           0.737    16.693    jabba/dig3[3]_i_33_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.817 r  jabba/dig3[3]_i_27/O
                         net (fo=9, routed)           0.841    17.658    jabba/dig3[3]_i_27_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.782 r  jabba/dig3[3]_i_20/O
                         net (fo=7, routed)           0.672    18.454    jabba/dig3[3]_i_20_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.124    18.578 r  jabba/dig4[3]_i_5/O
                         net (fo=9, routed)           0.742    19.320    jabba/dig4[3]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.124    19.444 r  jabba/dig4[3]_i_3/O
                         net (fo=8, routed)           0.628    20.072    jabba/dig4[3]_i_3_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I1_O)        0.124    20.196 r  jabba/dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    20.196    jabba/dig4[3]_i_1_n_0
    SLICE_X9Y78          FDRE                                         r  jabba/dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    jabba/clk_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  jabba/dig4_reg[3]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.031    15.023    jabba/dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -20.196    
  -------------------------------------------------------------------
                         slack                                 -5.174    

Slack (VIOLATED) :        -5.173ns  (required time - arrival time)
  Source:                 jabba/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jabba/dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.142ns  (logic 6.110ns (40.352%)  route 9.032ns (59.648%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.055    jabba/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  jabba/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  jabba/XLXI_7/U0/DO[14]
                         net (fo=4, routed)           1.101     7.369    jabba/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[26])
                                                      3.656    11.025 r  jabba/dig35/P[26]
                         net (fo=8, routed)           1.264    12.290    jabba/dig35_n_79
    SLICE_X12Y75         LUT6 (Prop_lut6_I4_O)        0.124    12.414 r  jabba/dig3[3]_i_57/O
                         net (fo=3, routed)           0.950    13.364    jabba/dig3[3]_i_57_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I1_O)        0.124    13.488 r  jabba/dig3[3]_i_54/O
                         net (fo=3, routed)           0.421    13.909    jabba/dig3[3]_i_54_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.033 r  jabba/dig3[3]_i_43/O
                         net (fo=13, routed)          0.518    14.551    jabba/dig3[3]_i_43_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    14.675 r  jabba/dig3[3]_i_38/O
                         net (fo=7, routed)           1.157    15.832    jabba/dig3[3]_i_38_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.956 r  jabba/dig3[3]_i_33/O
                         net (fo=7, routed)           0.737    16.693    jabba/dig3[3]_i_33_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.817 r  jabba/dig3[3]_i_27/O
                         net (fo=9, routed)           0.841    17.658    jabba/dig3[3]_i_27_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.782 r  jabba/dig3[3]_i_20/O
                         net (fo=7, routed)           0.672    18.454    jabba/dig3[3]_i_20_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.124    18.578 r  jabba/dig4[3]_i_5/O
                         net (fo=9, routed)           0.716    19.294    jabba/dig4[3]_i_5_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124    19.418 r  jabba/dig3[3]_i_11/O
                         net (fo=8, routed)           0.654    20.073    jabba/dig3[3]_i_11_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124    20.197 r  jabba/dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    20.197    jabba/p_1_in[2]
    SLICE_X9Y79          FDRE                                         r  jabba/dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.429    14.770    jabba/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  jabba/dig3_reg[2]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.031    15.024    jabba/dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -20.197    
  -------------------------------------------------------------------
                         slack                                 -5.173    

Slack (VIOLATED) :        -5.167ns  (required time - arrival time)
  Source:                 jabba/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jabba/dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.133ns  (logic 6.110ns (40.375%)  route 9.023ns (59.625%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.055    jabba/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  jabba/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  jabba/XLXI_7/U0/DO[14]
                         net (fo=4, routed)           1.101     7.369    jabba/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[26])
                                                      3.656    11.025 r  jabba/dig35/P[26]
                         net (fo=8, routed)           1.264    12.290    jabba/dig35_n_79
    SLICE_X12Y75         LUT6 (Prop_lut6_I4_O)        0.124    12.414 r  jabba/dig3[3]_i_57/O
                         net (fo=3, routed)           0.950    13.364    jabba/dig3[3]_i_57_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I1_O)        0.124    13.488 r  jabba/dig3[3]_i_54/O
                         net (fo=3, routed)           0.421    13.909    jabba/dig3[3]_i_54_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.033 r  jabba/dig3[3]_i_43/O
                         net (fo=13, routed)          0.518    14.551    jabba/dig3[3]_i_43_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    14.675 r  jabba/dig3[3]_i_38/O
                         net (fo=7, routed)           1.157    15.832    jabba/dig3[3]_i_38_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.956 r  jabba/dig3[3]_i_33/O
                         net (fo=7, routed)           0.737    16.693    jabba/dig3[3]_i_33_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.817 r  jabba/dig3[3]_i_27/O
                         net (fo=9, routed)           0.841    17.658    jabba/dig3[3]_i_27_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.782 r  jabba/dig3[3]_i_20/O
                         net (fo=7, routed)           0.672    18.454    jabba/dig3[3]_i_20_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.124    18.578 r  jabba/dig4[3]_i_5/O
                         net (fo=9, routed)           0.497    19.075    jabba/dig4[3]_i_5_n_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I4_O)        0.124    19.199 r  jabba/dig4[3]_i_4/O
                         net (fo=9, routed)           0.865    20.064    jabba/dig4[3]_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124    20.188 r  jabba/dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    20.188    jabba/dig4[2]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  jabba/dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.429    14.770    jabba/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  jabba/dig4_reg[2]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.029    15.022    jabba/dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -20.188    
  -------------------------------------------------------------------
                         slack                                 -5.167    

Slack (VIOLATED) :        -5.081ns  (required time - arrival time)
  Source:                 jabba/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jabba/dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.050ns  (logic 6.110ns (40.598%)  route 8.940ns (59.402%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.055    jabba/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  jabba/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  jabba/XLXI_7/U0/DO[14]
                         net (fo=4, routed)           1.101     7.369    jabba/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[26])
                                                      3.656    11.025 r  jabba/dig35/P[26]
                         net (fo=8, routed)           1.264    12.290    jabba/dig35_n_79
    SLICE_X12Y75         LUT6 (Prop_lut6_I4_O)        0.124    12.414 r  jabba/dig3[3]_i_57/O
                         net (fo=3, routed)           0.950    13.364    jabba/dig3[3]_i_57_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I1_O)        0.124    13.488 r  jabba/dig3[3]_i_54/O
                         net (fo=3, routed)           0.421    13.909    jabba/dig3[3]_i_54_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.033 r  jabba/dig3[3]_i_43/O
                         net (fo=13, routed)          0.518    14.551    jabba/dig3[3]_i_43_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    14.675 r  jabba/dig3[3]_i_38/O
                         net (fo=7, routed)           1.157    15.832    jabba/dig3[3]_i_38_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.956 r  jabba/dig3[3]_i_33/O
                         net (fo=7, routed)           0.737    16.693    jabba/dig3[3]_i_33_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.817 r  jabba/dig3[3]_i_27/O
                         net (fo=9, routed)           0.841    17.658    jabba/dig3[3]_i_27_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.782 r  jabba/dig3[3]_i_20/O
                         net (fo=7, routed)           0.672    18.454    jabba/dig3[3]_i_20_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.124    18.578 r  jabba/dig4[3]_i_5/O
                         net (fo=9, routed)           0.599    19.177    jabba/dig4[3]_i_5_n_0
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.124    19.301 r  jabba/dig3[3]_i_9/O
                         net (fo=4, routed)           0.680    19.981    jabba/dig3[3]_i_9_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I3_O)        0.124    20.105 r  jabba/dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    20.105    jabba/dig4[0]_i_1_n_0
    SLICE_X11Y78         FDRE                                         r  jabba/dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.429    14.770    jabba/clk_IBUF_BUFG
    SLICE_X11Y78         FDRE                                         r  jabba/dig4_reg[0]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X11Y78         FDRE (Setup_fdre_C_D)        0.032    15.025    jabba/dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -20.105    
  -------------------------------------------------------------------
                         slack                                 -5.081    

Slack (VIOLATED) :        -5.071ns  (required time - arrival time)
  Source:                 jabba/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jabba/dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.037ns  (logic 6.110ns (40.634%)  route 8.927ns (59.366%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.055    jabba/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  jabba/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  jabba/XLXI_7/U0/DO[14]
                         net (fo=4, routed)           1.101     7.369    jabba/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[26])
                                                      3.656    11.025 r  jabba/dig35/P[26]
                         net (fo=8, routed)           1.264    12.290    jabba/dig35_n_79
    SLICE_X12Y75         LUT6 (Prop_lut6_I4_O)        0.124    12.414 r  jabba/dig3[3]_i_57/O
                         net (fo=3, routed)           0.950    13.364    jabba/dig3[3]_i_57_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I1_O)        0.124    13.488 r  jabba/dig3[3]_i_54/O
                         net (fo=3, routed)           0.421    13.909    jabba/dig3[3]_i_54_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.033 r  jabba/dig3[3]_i_43/O
                         net (fo=13, routed)          0.518    14.551    jabba/dig3[3]_i_43_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    14.675 r  jabba/dig3[3]_i_38/O
                         net (fo=7, routed)           1.157    15.832    jabba/dig3[3]_i_38_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.956 r  jabba/dig3[3]_i_33/O
                         net (fo=7, routed)           0.737    16.693    jabba/dig3[3]_i_33_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.817 r  jabba/dig3[3]_i_27/O
                         net (fo=9, routed)           0.841    17.658    jabba/dig3[3]_i_27_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.782 r  jabba/dig3[3]_i_20/O
                         net (fo=7, routed)           0.672    18.454    jabba/dig3[3]_i_20_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.124    18.578 r  jabba/dig4[3]_i_5/O
                         net (fo=9, routed)           0.599    19.177    jabba/dig4[3]_i_5_n_0
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.124    19.301 r  jabba/dig3[3]_i_9/O
                         net (fo=4, routed)           0.666    19.967    jabba/dig3[3]_i_9_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.124    20.091 r  jabba/dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    20.091    jabba/p_1_in[3]
    SLICE_X9Y78          FDRE                                         r  jabba/dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.428    14.769    jabba/clk_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  jabba/dig3_reg[3]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.029    15.021    jabba/dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -20.091    
  -------------------------------------------------------------------
                         slack                                 -5.071    

Slack (VIOLATED) :        -5.068ns  (required time - arrival time)
  Source:                 jabba/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jabba/dig6_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.035ns  (logic 6.110ns (40.638%)  route 8.925ns (59.362%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.055    jabba/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  jabba/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  jabba/XLXI_7/U0/DO[14]
                         net (fo=4, routed)           1.101     7.369    jabba/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[26])
                                                      3.656    11.025 r  jabba/dig35/P[26]
                         net (fo=8, routed)           1.264    12.290    jabba/dig35_n_79
    SLICE_X12Y75         LUT6 (Prop_lut6_I4_O)        0.124    12.414 r  jabba/dig3[3]_i_57/O
                         net (fo=3, routed)           0.950    13.364    jabba/dig3[3]_i_57_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I1_O)        0.124    13.488 r  jabba/dig3[3]_i_54/O
                         net (fo=3, routed)           0.421    13.909    jabba/dig3[3]_i_54_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.033 r  jabba/dig3[3]_i_43/O
                         net (fo=13, routed)          0.518    14.551    jabba/dig3[3]_i_43_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    14.675 r  jabba/dig3[3]_i_38/O
                         net (fo=7, routed)           1.157    15.832    jabba/dig3[3]_i_38_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    15.956 r  jabba/dig3[3]_i_33/O
                         net (fo=7, routed)           0.737    16.693    jabba/dig3[3]_i_33_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.817 r  jabba/dig3[3]_i_27/O
                         net (fo=9, routed)           0.841    17.658    jabba/dig3[3]_i_27_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I4_O)        0.124    17.782 r  jabba/dig3[3]_i_20/O
                         net (fo=7, routed)           0.672    18.454    jabba/dig3[3]_i_20_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.124    18.578 r  jabba/dig4[3]_i_5/O
                         net (fo=9, routed)           0.742    19.320    jabba/dig4[3]_i_5_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.124    19.444 r  jabba/dig4[3]_i_3/O
                         net (fo=8, routed)           0.522    19.966    jabba/dig4[3]_i_3_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.124    20.090 r  jabba/dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    20.090    jabba/dig6[0]_i_1_n_0
    SLICE_X11Y79         FDSE                                         r  jabba/dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.430    14.771    jabba/clk_IBUF_BUFG
    SLICE_X11Y79         FDSE                                         r  jabba/dig6_reg[0]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X11Y79         FDSE (Setup_fdse_C_D)        0.029    15.023    jabba/dig6_reg[0]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -20.090    
  -------------------------------------------------------------------
                         slack                                 -5.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 display/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.549     1.432    display/clk_IBUF_BUFG
    SLICE_X47Y74         FDRE                                         r  display/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  display/h_count_reg[5]/Q
                         net (fo=123, routed)         0.133     1.706    display/h_count_reg_n_0_[5]
    SLICE_X46Y74         LUT4 (Prop_lut4_I1_O)        0.045     1.751 r  display/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.751    display/h_count[6]_i_1_n_0
    SLICE_X46Y74         FDRE                                         r  display/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    display/clk_IBUF_BUFG
    SLICE_X46Y74         FDRE                                         r  display/h_count_reg[6]/C
                         clock pessimism             -0.498     1.445    
    SLICE_X46Y74         FDRE (Hold_fdre_C_D)         0.120     1.565    display/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 display/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.010%)  route 0.155ns (44.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.551     1.434    display/clk_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  display/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  display/h_count_reg[0]/Q
                         net (fo=25, routed)          0.155     1.730    display/h_count_reg_n_0_[0]
    SLICE_X48Y74         LUT5 (Prop_lut5_I2_O)        0.048     1.778 r  display/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.778    display/h_count[3]_i_1_n_0
    SLICE_X48Y74         FDRE                                         r  display/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.817     1.945    display/clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  display/h_count_reg[3]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.107     1.554    display/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 display/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.499%)  route 0.131ns (38.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.549     1.432    display/clk_IBUF_BUFG
    SLICE_X46Y74         FDRE                                         r  display/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  display/h_count_reg[6]/Q
                         net (fo=124, routed)         0.131     1.727    display/h_count_reg_n_0_[6]
    SLICE_X47Y74         LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  display/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.772    display/data0[9]
    SLICE_X47Y74         FDRE                                         r  display/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.816     1.943    display/clk_IBUF_BUFG
    SLICE_X47Y74         FDRE                                         r  display/h_count_reg[9]/C
                         clock pessimism             -0.498     1.445    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.092     1.537    display/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 display/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.614%)  route 0.155ns (45.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.551     1.434    display/clk_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  display/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  display/h_count_reg[0]/Q
                         net (fo=25, routed)          0.155     1.730    display/h_count_reg_n_0_[0]
    SLICE_X48Y74         LUT4 (Prop_lut4_I2_O)        0.045     1.775 r  display/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.775    display/h_count[2]_i_1_n_0
    SLICE_X48Y74         FDRE                                         r  display/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.817     1.945    display/clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  display/h_count_reg[2]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.091     1.538    display/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 display/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.454%)  route 0.156ns (45.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.551     1.434    display/clk_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  display/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  display/h_count_reg[0]/Q
                         net (fo=25, routed)          0.156     1.731    display/h_count_reg_n_0_[0]
    SLICE_X48Y74         LUT3 (Prop_lut3_I1_O)        0.045     1.776 r  display/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.776    display/h_count[1]_i_1_n_0
    SLICE_X48Y74         FDRE                                         r  display/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.817     1.945    display/clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  display/h_count_reg[1]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.092     1.539    display/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    clk_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.641    cnt[14]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.787 r  cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.787    cnt_reg[15]_i_1_n_5
    SLICE_X47Y73         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.817     1.944    clk_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X47Y73         FDRE (Hold_fdre_C_D)         0.105     1.538    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.550     1.433    clk_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  cnt_reg[13]/Q
                         net (fo=1, routed)           0.105     1.679    cnt[13]
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.794 r  cnt_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.794    cnt_reg[15]_i_1_n_7
    SLICE_X47Y73         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.817     1.944    clk_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X47Y73         FDRE (Hold_fdre_C_D)         0.105     1.538    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 display/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.247ns (65.363%)  route 0.131ns (34.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.552     1.435    display/clk_IBUF_BUFG
    SLICE_X42Y70         FDRE                                         r  display/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.148     1.583 r  display/v_count_reg[4]/Q
                         net (fo=7, routed)           0.131     1.714    display/v_count_reg_n_0_[4]
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.099     1.813 r  display/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.813    display/v_count[5]_i_1_n_0
    SLICE_X42Y70         FDRE                                         r  display/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.820     1.947    display/clk_IBUF_BUFG
    SLICE_X42Y70         FDRE                                         r  display/v_count_reg[5]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.121     1.556    display/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 jabba/delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jabba/sw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.231ns (62.937%)  route 0.136ns (37.063%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.548     1.431    jabba/clk_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  jabba/delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 f  jabba/delay_reg[2]/Q
                         net (fo=2, routed)           0.063     1.635    jabba/delay_reg_n_0_[2]
    SLICE_X29Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.680 r  jabba/delay[0]_i_3/O
                         net (fo=3, routed)           0.073     1.753    jabba/delay[0]_i_3_n_0
    SLICE_X29Y75         LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  jabba/sw_i_1/O
                         net (fo=1, routed)           0.000     1.798    jabba/sw_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  jabba/sw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.815     1.942    jabba/clk_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  jabba/sw_reg/C
                         clock pessimism             -0.498     1.444    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.092     1.536    jabba/sw_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.552     1.435    display/clk_IBUF_BUFG
    SLICE_X47Y72         FDRE                                         r  display/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  display/v_count_reg[0]/Q
                         net (fo=25, routed)          0.168     1.744    display/v_count_reg_n_0_[0]
    SLICE_X47Y72         LUT4 (Prop_lut4_I3_O)        0.045     1.789 r  display/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.789    display/v_count[0]_i_1_n_0
    SLICE_X47Y72         FDRE                                         r  display/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.818     1.946    display/clk_IBUF_BUFG
    SLICE_X47Y72         FDRE                                         r  display/v_count_reg[0]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.091     1.526    display/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      jabba/XLXI_7/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X47Y73   cnt_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X47Y73   cnt_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X47Y73   cnt_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y76   jabba/delay_reg[7]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y76   jabba/delay_reg[8]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y77   jabba/delay_reg[9]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y74   direction_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y75   direction_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X42Y70   display/v_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X42Y70   display/v_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X42Y70   display/v_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X42Y70   display/v_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X42Y70   display/v_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y70   jabba/segment1/XLXI_47/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y68   jabba/segment1/XLXI_47/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y68   jabba/segment1/XLXI_47/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y68   jabba/segment1/XLXI_47/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y68   jabba/segment1/XLXI_47/count_reg[24]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y76   jabba/delay_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y76   jabba/delay_reg[8]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y77   jabba/delay_reg[9]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y77   jabba/delay_reg[9]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y74   direction_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   direction_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X47Y74   display/h_count_reg[5]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X46Y74   display/h_count_reg[6]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X46Y74   display/h_count_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X46Y74   display/h_count_reg[8]/C



