Keith Bowman , James Tschanz , Chris Wilkerson , Shih-Lien Lu , Tanay Karnik , Vivek De , Shekhar Borkar, Circuit techniques for dynamic variation tolerance, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629915]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Niket K. Choudhary , Salil V. Wadhavkar , Tanmay A. Shah , Hiran Mayukh , Jayneel Gandhi , Brandon H. Dwiel , Sandeep Navada , Hashem H. Najaf-abadi , Eric Rotenberg, FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000067]
Sandeep Dhar , Dragan Maksimović , Bruno Kranzen, Closed-loop adaptive voltage scaling controller for standard-cell ASICs, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566437]
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
Fujimura, Y., Hirabayashi, O., Sasaki, T., Suzuki, A., Kawasumi, A., Takeyama, Y., Kushida, K., Fukano, G., Katayama, A., Niki, Y., and Yabe, T. 2010. A configurable sram with constant-negative-level write buffer for low voltage operation with 0.149μm<sup>2</sup> cell in 32nm high-k/metal gate cmos. InProceedings of ISSCC.
Brian Greskamp , Josep Torrellas, Paceline: Improving Single-Thread Performance in Nanoscale CMPs through Core Overclocking, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.213-224, September 15-19, 2007[doi>10.1109/PACT.2007.52]
Greskamp, B., Wan, L., Karpuzcu, W., Cook, J., Torrellas, J., Chen, D., and Zilles, C. 2009. Blueshift: Designing processors for timing speculation from the ground up. InProceedings of HPCA.
Hamerly, G., Perelman, E., Lau, J., and Calder, B. 2005. Simpoint 3.0: Faster and more flexible program analysis. InProceedings of JILP.
A. Hartstein , Thomas R. Puzak, Optimum Power/Performance Pipeline Depth, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.117, December 03-05, 2003
Intel Corporation 2008.Intel Atom Processor Z5xx Series. Intel Corporation. http://www.intel.com/.
Kahng, A., Kang, S., Kumar, R., and Sartori, J. 2010a. Designing processors from the ground up to allow voltage/reliability tradeoffs. InProceedings of HPCA.
Andrew B. Kahng , Seokhyeong Kang , Rakesh Kumar , John Sartori, Recovery-driven design: a power minimization methodology for error-tolerant processor modules, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837481]
Andrew B. Kahng , Seokhyeong Kang , Rakesh Kumar , John Sartori, Slack redistribution for graceful degradation under voltage overscaling, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Kehl, T. 1993. Hardware self-tuning and circuit performance monitoring. InProceedings of ICCD, 188--192.
Xiaoyao Liang , David Brooks, Microarchitecture parameter selection to optimize system performance under process variation, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233587]
Sriram Narayanan , John Sartori , Rakesh Kumar , Douglas L. Jones, Scalable stochastic processors, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Subbarao Palacharla , Norman P. Jouppi , J. E. Smith, Complexity-effective superscalar processors, Proceedings of the 24th annual international symposium on Computer architecture, p.206-218, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264201]
Yan Pan , Joonho Kong , Serkan Ozdemir , Gokhan Memik , Sung Woo Chung, Selective wordline voltage boosting for caches to manage yield under process variations, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629929]
Smruti Sarangi , Brian Greskamp , Abhishek Tiwari , Josep Torrellas, EVAL: Utilizing processors with variation-induced timing errors, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.423-434, November 08-12, 2008[doi>10.1109/MICRO.2008.4771810]
John Sartori , Rakesh Kumar, Overscaling-friendly timing speculation architectures, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785533]
Tullsen, D. M. 1996. Simulation and modeling of a simultaneous multithreading processor. InProceedings of the 22nd Annual Computer Measurement Group Conference.
