  Setting attribute of root '/': 'stdout_log' = genus.log.23-01-26_11-01
  Setting attribute of root '/': 'command_log' = genus.cmd.23-01-26_11-01
WARNING: This version of the tool is 327 days old.
@genus:root: 1> set top_design fifo1_sramb
fifo1_sramb
@genus:root: 2> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 11:28:45 PST 2023)...
#@ Begin verbose source ../scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 11:28:45 PST 2023)...
#@ Begin verbose source ../../fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source ../../fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 11:28:45 PST 2023)...
#@ Begin verbose source ../scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source ../scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library

Threads Configured:8
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW1024x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1446)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW1024x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1884)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2760)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2322)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3636)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3198)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4074)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4512)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4950)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW32x50' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5388)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW32x50'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 24300 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 24301 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 24302 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5826)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6264)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6702)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7578)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7140)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x34' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8016)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x34'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8454)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x16' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8892)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x16'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 9748)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x4' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 10604)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x4'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-525'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-526'.
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)

  Message Summary for Library all 4 libraries:
  ********************************************
  Missing sequential block in the sequential cell. [LBR-526]: 36
  Missing clock pin in the sequential cell. [LBR-525]: 38
  Missing a function attribute in the output pin definition. [LBR-518]: 76
  An attribute is used before it is defined. [LBR-511]: 12
  An unsupported construct was detected in this library. [LBR-40]: 77
  ********************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
        : This is a common source of delay calculation confusion and should be avoided.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
        : The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
        : Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: fifo1_sramb, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: fifo1_sramb, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   #source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 11:28:46 PST 2023)...
#@ Begin verbose source ../scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source ../scripts/genus-add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
        : If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
        : The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
        : Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 11:28:47 PST 2023)...
#@ Begin verbose source ../../constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 20: set wclk_period 1.280
set wclk_period 1.280
@file(fifo1_sramb.sdc) 21: set rclk_period 1.280
set rclk_period 1.280
@file(fifo1_sramb.sdc) 25: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 27: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.sdc) 29: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.sdc) 32: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.sdc) 36: set_clock_latency 0.1 [all_clocks]
set_clock_latency 0.1 [all_clocks]
@file(fifo1_sramb.sdc) 42: set wclk2x_transition [expr $wclk2x_period * 0.1666 ]
set wclk2x_transition [expr $wclk2x_period * 0.1666 ]
@file(fifo1_sramb.sdc) 43: set rclk_transition [expr $rclk_period * 0.1666 ]
set rclk_transition [expr $rclk_period * 0.1666 ]
@file(fifo1_sramb.sdc) 44: set wclk_transition [expr $wclk_period * 0.1666 ]
set wclk_transition [expr $wclk_period * 0.1666 ]
@file(fifo1_sramb.sdc) 46: set wclk2x_uncertainity [expr $wclk2x_period * 0.1 ]
set wclk2x_uncertainity [expr $wclk2x_period * 0.1 ]
@file(fifo1_sramb.sdc) 47: set rclk_uncertainity [expr $rclk_period * 0.1 ]
set rclk_uncertainity [expr $rclk_period * 0.1 ]
@file(fifo1_sramb.sdc) 48: set wclk_uncertainity [expr $wclk_period * 0.1]
set wclk_uncertainity [expr $wclk_period * 0.1]
@file(fifo1_sramb.sdc) 50: set_max_transition $wclk2x_transition [get_clocks wclk2x]
set_max_transition $wclk2x_transition [get_clocks wclk2x]
@file(fifo1_sramb.sdc) 51: set_max_transition $rclk_transition [get_clocks rclk]
set_max_transition $rclk_transition [get_clocks rclk]
@file(fifo1_sramb.sdc) 52: set_max_transition $wclk_transition [get_clocks wclk]
set_max_transition $wclk_transition [get_clocks wclk]
@file(fifo1_sramb.sdc) 55: set_clock_uncertainty -setup $wclk2x_uncertainity [get_clocks wclk2x]
set_clock_uncertainty -setup $wclk2x_uncertainity [get_clocks wclk2x]
@file(fifo1_sramb.sdc) 56: set_clock_uncertainty -setup $rclk_uncertainity [get_clocks rclk]
set_clock_uncertainty -setup $rclk_uncertainity [get_clocks rclk]
@file(fifo1_sramb.sdc) 57: set_clock_uncertainty -setup $wclk_uncertainity [get_clocks wclk]
set_clock_uncertainty -setup $wclk_uncertainity [get_clocks wclk]
@file(fifo1_sramb.sdc) 59: set_clock_uncertainty -hold $wclk2x_uncertainity [get_clocks wclk2x]
set_clock_uncertainty -hold $wclk2x_uncertainity [get_clocks wclk2x]
@file(fifo1_sramb.sdc) 60: set_clock_uncertainty -hold $rclk_uncertainity [get_clocks rclk]
set_clock_uncertainty -hold $rclk_uncertainity [get_clocks rclk]
@file(fifo1_sramb.sdc) 61: set_clock_uncertainty -hold $wclk_uncertainity [get_clocks wclk]
set_clock_uncertainty -hold $wclk_uncertainity [get_clocks wclk]
@file(fifo1_sramb.sdc) 71: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 72: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 84: set wclk2x_DELAY 0 
set wclk2x_DELAY 0 
@file(fifo1_sramb.sdc) 85: set rclk_DELAY 0
set rclk_DELAY 0
@file(fifo1_sramb.sdc) 86: set wclk_DELAY 0
set wclk_DELAY 0
@file(fifo1_sramb.sdc) 90: set_input_delay -0.619 -clock [get_clocks rclk] [get_ports rinc]
set_input_delay -0.619 -clock [get_clocks rclk] [get_ports rinc]
@file(fifo1_sramb.sdc) 91: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[0]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[0]]
@file(fifo1_sramb.sdc) 92: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[1]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[1]]
@file(fifo1_sramb.sdc) 93: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[2]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[2]]
@file(fifo1_sramb.sdc) 94: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[3]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[3]]
@file(fifo1_sramb.sdc) 95: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[4]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[4]]
@file(fifo1_sramb.sdc) 96: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[5]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[5]]
@file(fifo1_sramb.sdc) 97: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[6]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[6]]
@file(fifo1_sramb.sdc) 98: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[7]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[7]]
@file(fifo1_sramb.sdc) 99: set_input_delay -0.619 -clock [get_clocks wclk] [get_ports winc]
set_input_delay -0.619 -clock [get_clocks wclk] [get_ports winc]
@file(fifo1_sramb.sdc) 103: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[0]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[0]]
@file(fifo1_sramb.sdc) 104: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[1]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[1]]
@file(fifo1_sramb.sdc) 105: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[2]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[2]]
@file(fifo1_sramb.sdc) 106: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[3]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[3]]
@file(fifo1_sramb.sdc) 107: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[4]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[4]]
@file(fifo1_sramb.sdc) 108: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[5]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[5]]
@file(fifo1_sramb.sdc) 109: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[6]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[6]]
@file(fifo1_sramb.sdc) 110: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[7]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[7]]
@file(fifo1_sramb.sdc) 111: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rempty]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rempty]
@file(fifo1_sramb.sdc) 112: set_output_delay -0.523 -clock [get_clocks wclk] [get_ports wfull]
set_output_delay -0.523 -clock [get_clocks wclk] [get_ports wfull]
@file(fifo1_sramb.sdc) 128: set_drive 0.002 [get_ports rinc]
set_drive 0.002 [get_ports rinc]
@file(fifo1_sramb.sdc) 129: set_drive 0.002 [get_ports wdata_in[0]]
set_drive 0.002 [get_ports wdata_in[0]]
@file(fifo1_sramb.sdc) 130: set_drive 0.002 [get_ports wdata_in[1]]
set_drive 0.002 [get_ports wdata_in[1]]
@file(fifo1_sramb.sdc) 131: set_drive 0.002 [get_ports wdata_in[2]]
set_drive 0.002 [get_ports wdata_in[2]]
@file(fifo1_sramb.sdc) 132: set_drive 0.002 [get_ports wdata_in[3]]
set_drive 0.002 [get_ports wdata_in[3]]
@file(fifo1_sramb.sdc) 133: set_drive 0.002 [get_ports wdata_in[4]]
set_drive 0.002 [get_ports wdata_in[4]]
@file(fifo1_sramb.sdc) 134: set_drive 0.002 [get_ports wdata_in[5]]
set_drive 0.002 [get_ports wdata_in[5]]
@file(fifo1_sramb.sdc) 135: set_drive 0.002 [get_ports wdata_in[6]]
set_drive 0.002 [get_ports wdata_in[6]]
@file(fifo1_sramb.sdc) 136: set_drive 0.002 [get_ports wdata_in[7]]
set_drive 0.002 [get_ports wdata_in[7]]
@file(fifo1_sramb.sdc) 137: set_drive 0.002 [get_ports winc]
set_drive 0.002 [get_ports winc]
@file(fifo1_sramb.sdc) 143: set_load 0.001 [get_ports rdata[0]]
set_load 0.001 [get_ports rdata[0]]
@file(fifo1_sramb.sdc) 144: set_load 0.001 [get_ports rdata[1]]
set_load 0.001 [get_ports rdata[1]]
@file(fifo1_sramb.sdc) 145: set_load 0.001 [get_ports rdata[2]]
set_load 0.001 [get_ports rdata[2]]
@file(fifo1_sramb.sdc) 146: set_load 0.001 [get_ports rdata[3]]
set_load 0.001 [get_ports rdata[3]]
@file(fifo1_sramb.sdc) 147: set_load 0.001 [get_ports rdata[4]]
set_load 0.001 [get_ports rdata[4]]
@file(fifo1_sramb.sdc) 148: set_load 0.001 [get_ports rdata[5]]
set_load 0.001 [get_ports rdata[5]]
@file(fifo1_sramb.sdc) 149: set_load 0.001 [get_ports rdata[6]]
set_load 0.001 [get_ports rdata[6]]
@file(fifo1_sramb.sdc) 150: set_load 0.001 [get_ports rdata[7]]
set_load 0.001 [get_ports rdata[7]]
@file(fifo1_sramb.sdc) 151: set_load 0.001 [get_ports rempty]
set_load 0.001 [get_ports rempty]
@file(fifo1_sramb.sdc) 152: set_load 0.001 [get_ports wfull]
set_load 0.001 [get_ports wfull]
@file(fifo1_sramb.sdc) 155: group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
@file(fifo1_sramb.sdc) 156: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sramb.sdc) 157: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
#@ End verbose source ../../constraints/fifo1_sramb.sdc
@file(genus.tcl) 66: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 68: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
##Generic Timing Info for library domain: _default_ typical gate delay: 88.6 ps std_slew: 14.8 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:47 (Jan26) |  237.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.058s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 1
mux_rd_cs_n_71_18 
SOP DEBUG : Module= fifomem_DATASIZE8_ADDRSIZE10, Cluster= ctl_raddr_71_18, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_raddr_71_18.
Number of non-ctl's : 1
mux_wr_cs_n_86_18 
SOP DEBUG : Module= fifomem_DATASIZE8_ADDRSIZE10, Cluster= ctl_waddr_86_18, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_waddr_86_18.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          live_trim(4) sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_5_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
CDN_DP_region_5_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_5_0_c0 in wptr_full_ADDRSIZE10: area: 149269206 ,dp = 3 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_5_0_c1 in wptr_full_ADDRSIZE10: area: 120462868 ,dp = 2 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_5_0_c2 in wptr_full_ADDRSIZE10: area: 120462868 ,dp = 2 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_5_0_c3 in wptr_full_ADDRSIZE10: area: 120462868 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_5_0_c4 in wptr_full_ADDRSIZE10: area: 120462868 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_5_0_c5 in wptr_full_ADDRSIZE10: area: 120462868 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_5_0_c6 in wptr_full_ADDRSIZE10: area: 120462868 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_5_0_c7 in wptr_full_ADDRSIZE10: area: 484470230 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 1992  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  1992  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_5_0_c6 in wptr_full_ADDRSIZE10: area: 120462868 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 120462868.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_5_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        149269206          120462868          120462868          120462868          120462868          120462868          120462868          484470230  
##>            WNS          +126.40            +126.40            +126.40            +126.40            +126.40            +126.40            +126.40            -199.20  
##>            TNS                0                  0                  0                  0                  0                  0                  0               1992  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_5_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START              149269206 (      )    107374308.80 (        )             0 (        )              
##> datapath_rewrite_one_def       START              149269206 ( +0.00)    107374308.80 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              149269206 ( +0.00)    107374308.80 (   +0.00)             0 (       0)              
##>                                  END              149269206 ( +0.00)    107374308.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              149269206 ( +0.00)    107374308.80 (   +0.00)             0 (       0)              
##>                                  END              149269206 ( +0.00)    107374308.80 (   +0.00)             0 (       0)           0  
##>                                  END              149269206 ( +0.00)    107374308.80 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START              149269206 ( +0.00)    107374308.80 (   +0.00)             0 (       0)              
##>                                  END              149269206 ( +0.00)    107374308.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              149269206 ( +0.00)    214748364.70 (+107374055.90)             0 (       0)              
##>                                  END              136175416 ( -8.77)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              136175416 ( -8.77)    214748364.70 (+107374055.90)             0 (       0)           0  
##>canonicalize_by_names           START              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              136175416 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              120462868 (-11.54)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              120462868 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              120462868 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              120462868 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              120462868 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              120462868 ( +0.00)      126.40 (-214748238.30)             0 (       0)              
##>                                  END              120462868 ( +0.00)      126.40 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_5_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_5_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr1
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in rptr_empty_ADDRSIZE10: area: 146650448 ,dp = 2 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_0_c1 in rptr_empty_ADDRSIZE10: area: 117844110 ,dp = 2 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c2 in rptr_empty_ADDRSIZE10: area: 117844110 ,dp = 2 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c3 in rptr_empty_ADDRSIZE10: area: 117844110 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c4 in rptr_empty_ADDRSIZE10: area: 117844110 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c5 in rptr_empty_ADDRSIZE10: area: 117844110 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c6 in rptr_empty_ADDRSIZE10: area: 117844110 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c7 in rptr_empty_ADDRSIZE10: area: 476613956 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 2079  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  2079  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_2_0_c6 in rptr_empty_ADDRSIZE10: area: 117844110 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 117844110.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        146650448          117844110          117844110          117844110          117844110          117844110          117844110          476613956  
##>            WNS          +126.40            +126.40            +126.40            +126.40            +126.40            +126.40            +126.40            -207.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0               2079  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START              146650448 (      )    107374308.80 (        )             0 (        )              
##> datapath_rewrite_one_def       START              146650448 ( +0.00)    107374308.80 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              146650448 ( +0.00)    107374308.80 (   +0.00)             0 (       0)              
##>                                  END              146650448 ( +0.00)    107374308.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              146650448 ( +0.00)    107374308.80 (   +0.00)             0 (       0)              
##>                                  END              146650448 ( +0.00)    107374308.80 (   +0.00)             0 (       0)           0  
##>                                  END              146650448 ( +0.00)    107374308.80 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START              146650448 ( +0.00)    107374308.80 (   +0.00)             0 (       0)              
##>                                  END              146650448 ( +0.00)    107374308.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              146650448 ( +0.00)    214748364.70 (+107374055.90)             0 (       0)              
##>                                  END              133556658 ( -8.93)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              133556658 ( -8.93)    214748364.70 (+107374055.90)             0 (       0)           0  
##>canonicalize_by_names           START              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              133556658 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              117844110 (-11.76)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              117844110 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              117844110 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              117844110 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              117844110 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              117844110 ( +0.00)      126.40 (-214748238.30)             0 (       0)              
##>                                  END              117844110 ( +0.00)      126.40 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_2_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.063s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                             Message Text                                                               |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-362    |Info    |    2 |Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list.                                        |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                                                                                                        |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present |
|             |        |      | in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will |
|             |        |      | implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit      |
|             |        |      | assignment.                                                                                                                            |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                                   |
| CDFG-500    |Info    |    1 |Unused module input port.                                                                                                               |
|             |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision  |
|             |        |      | statements.                                                                                                                            |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                                                                    |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                   |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.                                                                                                |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                      |
| CHNM-102    |Info    |  420 |Changed names successfully.                                                                                                             |
| CHNM-107    |Warning |    2 |Option 'convert_string' is obsolete.                                                                                                    |
|             |        |      |The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update     |
|             |        |      | your script to use new option.                                                                                                         |
| CHNM-108    |Warning |    6 |Port names affected by change_names do not automatically get updated in written out SV wrapper module.                                  |
|             |        |      |If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the |
|             |        |      | written out SV wrapper module.                                                                                                         |
| CHNM-110    |Warning |   16 |Failed to change names.                                                                                                                 |
|             |        |      |Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui)                            |
|             |        |      | to allow name changes on preserved objects.                                                                                            |
| CWD-19      |Info    |   34 |An implementation was inferred.                                                                                                         |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                              |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                         |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                                                   |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                                              |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                           |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                     |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                                                                                                                  |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                |
| ELABUTL-132 |Info    |    8 |Unused instance port.                                                                                                                   |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                            |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been merged.                                                                                       |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or   |
|             |        |      | the 'optimize_merge_seq' instance attribute to 'false'.                                                                                |
| LBR-9       |Warning |   82 |Library cell has no output pins defined.                                                                                                |
|             |        |      |Add the missing output pin(s)                                                                                                           |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does   |
|             |        |      | not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be |
|             |        |      | marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for        |
|             |        |      | synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The    |
|             |        |      | message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in    |
|             |        |      | the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                          |
| LBR-30      |Info    |    2 |Promoting a setup arc to recovery.                                                                                                      |
|             |        |      |Setup arcs to asynchronous input pins are not supported.                                                                                |
| LBR-31      |Info    |    2 |Promoting a hold arc to removal.                                                                                                        |
|             |        |      |Hold arcs to asynchronous input pins are not supported.                                                                                 |
| LBR-34      |Warning |   10 |Missing an incoming setup timing arc for next_state library pin.                                                                        |
|             |        |      |Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing       |
|             |        |      | model.                                                                                                                                 |
| LBR-38      |Warning |    1 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process  |
|             |        |      | and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ.                                  |
|             |        |      |This is a common source of delay calculation confusion and should be avoided.                                                           |
| LBR-40      |Info    |   77 |An unsupported construct was detected in this library.                                                                                  |
|             |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                       |
| LBR-41      |Info    | 1424 |An output library pin lacks a function attribute.                                                                                       |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                         |
|             |        |      | (because one of its outputs does not have a valid function.                                                                            |
| LBR-64      |Warning |   16 |Malformed test_cell.                                                                                                                    |
|             |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.   |
| LBR-126     |Warning |    3 |Found a combinational arc in a sequential cell.                                                                                         |
|             |        |      |The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with   |
|             |        |      | sequential arcs in a sequential cell.                                                                                                  |
| LBR-155     |Info    |   60 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                         |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                              |
| LBR-162     |Info    |   30 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                 |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                |
| LBR-170     |Info    |    8 |Ignoring specified timing sense.                                                                                                        |
|             |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                      |
| LBR-412     |Info    |    4 |Created nominal operating condition.                                                                                                    |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                        |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                            |
| LBR-511     |Warning |   12 |An attribute is used before it is defined.                                                                                              |
| LBR-518     |Info    |   76 |Missing a function attribute in the output pin definition.                                                                              |
| LBR-525     |Warning |   38 |Missing clock pin in the sequential cell.                                                                                               |
|             |        |      |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' |
|             |        |      | attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.                                        |
| LBR-526     |Warning |   36 |Missing sequential block in the sequential cell.                                                                                        |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                            |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                           |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                                               |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    50 ps
Target path end-point (Port: fifo1_sramb/rempty)

Cost Group 'INPUTS' target slack:    33 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'INTERNAL' target slack:    33 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    96        100.0
Excluded from State Retention      96        100.0
    - Will not convert             96        100.0
      - Preserved                   0          0.0
      - Power intent excluded      96        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 6, CPU_Time 5.169201000000001
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:47 (Jan26) |  237.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:33) |  00:00:05(00:00:06) | 100.0(100.0) |   11:28:53 (Jan26) |  659.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:47 (Jan26) |  237.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:33) |  00:00:05(00:00:06) | 100.0( 85.7) |   11:28:53 (Jan26) |  659.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:34) |  00:00:00(00:00:01) |   0.0( 14.3) |   11:28:54 (Jan26) |  659.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       437    211883       237
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -       379    211500       659
##>G:Misc                               6
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        7
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(genus.tcl) 73: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
@file(genus.tcl) 75: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 85: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 88.6 ps std_slew: 14.8 ps std_load: 1.0 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:47 (Jan26) |  237.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:33) |  00:00:05(00:00:06) |  83.8( 85.7) |   11:28:53 (Jan26) |  659.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:34) |  00:00:00(00:00:01) |   0.0( 14.3) |   11:28:54 (Jan26) |  659.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:34) |  00:00:01(00:00:00) |  16.2(  0.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:47 (Jan26) |  237.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:33) |  00:00:05(00:00:06) |  83.8( 85.7) |   11:28:53 (Jan26) |  659.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:34) |  00:00:00(00:00:01) |   0.0( 14.3) |   11:28:54 (Jan26) |  659.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:34) |  00:00:01(00:00:00) |  16.2(  0.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    50 ps
Target path end-point (Port: fifo1_sramb/rempty)

Cost Group 'INPUTS' target slack:    33 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'INTERNAL' target slack:    33 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               210977        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS                33      965              1280 
      INTERNAL                33      161              1280 
       OUTPUTS                50     1510              1280 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack:    34 ps
Target path end-point (Port: fifo1_sramb/wfull)

Cost Group 'INPUTS' target slack:    22 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX1_RVT/D))

Cost Group 'INTERNAL' target slack:    22 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX1_RVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                                  Message Text                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                                                                                 |
|          |     |      |All computed switching activities are removed.                                                                    |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                                      |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                                |
| SYNTH-4  |Info |    1 |Mapping.                                                                                                          |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.                                                                      |
|          |     |      |Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any. |
--------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              210953        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS                22      893              1280 
      INTERNAL                22       94              1280 
       OUTPUTS                34     1510              1280 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    96        100.0
Excluded from State Retention      96        100.0
    - Will not convert             96        100.0
      - Preserved                   0          0.0
      - Power intent excluded      96        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 3, CPU_Time 3.3005159999999982
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:47 (Jan26) |  237.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:33) |  00:00:05(00:00:06) |  54.6( 60.0) |   11:28:53 (Jan26) |  659.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:34) |  00:00:00(00:00:01) |   0.0( 10.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:34) |  00:00:01(00:00:00) |  10.6(  0.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:37) |  00:00:03(00:00:03) |  34.9( 30.0) |   11:28:57 (Jan26) |  659.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo1_sramb/fv_map.fv.json' for netlist 'fv/fifo1_sramb/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:47 (Jan26) |  237.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:33) |  00:00:05(00:00:06) |  45.1( 50.0) |   11:28:53 (Jan26) |  659.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:34) |  00:00:00(00:00:01) |   0.0(  8.3) |   11:28:54 (Jan26) |  659.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:34) |  00:00:01(00:00:00) |   8.7(  0.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:37) |  00:00:03(00:00:03) |  28.8( 25.0) |   11:28:57 (Jan26) |  659.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:39) |  00:00:02(00:00:02) |  17.4( 16.7) |   11:28:59 (Jan26) |  654.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.016379999999998063
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:47 (Jan26) |  237.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:33) |  00:00:05(00:00:06) |  45.1( 50.0) |   11:28:53 (Jan26) |  659.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:34) |  00:00:00(00:00:01) |   0.0(  8.3) |   11:28:54 (Jan26) |  659.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:34) |  00:00:01(00:00:00) |   8.7(  0.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:37) |  00:00:03(00:00:03) |  28.8( 25.0) |   11:28:57 (Jan26) |  659.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:39) |  00:00:02(00:00:02) |  17.5( 16.7) |   11:28:59 (Jan26) |  654.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:39) |  00:00:00(00:00:00) |  -0.1(  0.0) |   11:28:59 (Jan26) |  654.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.015 seconds.

Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:47 (Jan26) |  237.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:33) |  00:00:05(00:00:06) |  45.1( 46.2) |   11:28:53 (Jan26) |  659.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:34) |  00:00:00(00:00:01) |   0.0(  7.7) |   11:28:54 (Jan26) |  659.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:34) |  00:00:01(00:00:00) |   8.7(  0.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:37) |  00:00:03(00:00:03) |  28.8( 23.1) |   11:28:57 (Jan26) |  659.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:39) |  00:00:02(00:00:02) |  17.5( 15.4) |   11:28:59 (Jan26) |  654.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:39) |  00:00:00(00:00:00) |  -0.1(  0.0) |   11:28:59 (Jan26) |  654.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:40) |  00:00:00(00:00:01) |   0.0(  7.7) |   11:29:00 (Jan26) |  654.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                210953        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               210953        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 210953        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.01369200000000248
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:47 (Jan26) |  237.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:33) |  00:00:05(00:00:06) |  45.2( 46.2) |   11:28:53 (Jan26) |  659.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:34) |  00:00:00(00:00:01) |   0.0(  7.7) |   11:28:54 (Jan26) |  659.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:34) |  00:00:01(00:00:00) |   8.7(  0.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:37) |  00:00:03(00:00:03) |  28.9( 23.1) |   11:28:57 (Jan26) |  659.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:39) |  00:00:02(00:00:02) |  17.5( 15.4) |   11:28:59 (Jan26) |  654.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:39) |  00:00:00(00:00:00) |  -0.1(  0.0) |   11:28:59 (Jan26) |  654.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:40) |  00:00:00(00:00:01) |   0.0(  7.7) |   11:29:00 (Jan26) |  654.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:40) |  00:00:00(00:00:00) |  -0.1(  0.0) |   11:29:00 (Jan26) |  654.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:47 (Jan26) |  237.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:33) |  00:00:05(00:00:06) |  45.2( 46.2) |   11:28:53 (Jan26) |  659.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:34) |  00:00:00(00:00:01) |   0.0(  7.7) |   11:28:54 (Jan26) |  659.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:34) |  00:00:01(00:00:00) |   8.7(  0.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:28:54 (Jan26) |  659.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:37) |  00:00:03(00:00:03) |  28.9( 23.1) |   11:28:57 (Jan26) |  659.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:39) |  00:00:02(00:00:02) |  17.5( 15.4) |   11:28:59 (Jan26) |  654.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:39) |  00:00:00(00:00:00) |  -0.1(  0.0) |   11:28:59 (Jan26) |  654.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:40) |  00:00:00(00:00:01) |   0.0(  7.7) |   11:29:00 (Jan26) |  654.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:40) |  00:00:00(00:00:00) |  -0.1(  0.0) |   11:29:00 (Jan26) |  654.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:00:40) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:29:00 (Jan26) |  654.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       379    211500       659
##>M:Pre Cleanup                        0         -         -       379    211500       659
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -       260    210953       654
##>M:Const Prop                         0        94         0       260    210953       654
##>M:Cleanup                            0        94         0       260    210953       654
##>M:MBCI                               0         -         -       260    210953       654
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        6
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(genus.tcl) 87: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 99: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                210953        0         0         0        0
IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.012 seconds.

-------------------------------------------------------------------------------
 const_prop               210953        0         0         0        0
 simp_cc_inputs           210950        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                210950        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               210950        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                 210950        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 210950        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                210950        0         0         0        0
 rem_inv                  210949        0         0         0        0
 rem_inv_qb               210946        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        1 /        1 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         2  (        2 /        2 )  0.01
    seq_res_area         6  (        0 /        0 )  0.71
        io_phase         6  (        0 /        0 )  0.00
       gate_comp         5  (        0 /        0 )  0.03
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        12  (        0 /       12 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               210946        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                 210946        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 210946        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                210946        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         6  (        0 /        0 )  0.00
       gate_comp         5  (        0 /        0 )  0.03
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        12  (        0 /       12 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               210946        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 210946        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                  Message Text                                   |
-------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                           |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                |
|         |        |      |All computed switching activities are removed.                                   |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                        |
-------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus.tcl) 102: set stage genus
@file(genus.tcl) 103: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 105: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 276 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.
@file(genus.tcl) 106: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 107: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 111: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 112: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 118: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:00).
#@ End verbose source ../scripts/genus.tcl
@genus:root: 3> source ../../$top_design.add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 11:33:29 PST 2023)...
#@ Begin verbose source ../../fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
Error   : A required object parameter could not be found. [TUI-61] [connect]
        : An object of type 'net' named 'io_l_rdata[7]_net' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
  connect: connects a list of pins/ports/subports to each other, possibly at a different hierarchy level 

Usage: connect [-constant <integer>] ((null) <constant|hport|port|pg_pin|pin|hpin>+)+ [-net <net>] [-hnet <hnet>] [-net_name <string>] [-in_prefix <string>]
           [-out_prefix <string>]

    [-constant <integer>]:
        connect the object to a constant 
    <constant|hport|port|pg_pin|pin|hpin>+:
        list of objects to connect 
    [-net <net>]:
        the net object to be used for the connections 
    [-hnet <hnet>]:
        the hnet object to be used for the connections 
    [-net_name <string>]:
        name for the net connection 
    [-in_prefix <string>]:
        prefix to be used for naming new input ports 
    [-out_prefix <string>]:
        prefix to be used for naming new output ports 
#@ End verbose source ../../fifo1_sramb.add_ios.tcl
1

Commands:


Attributes:


Commands:


Attributes:


Commands:


Attributes:


Commands:


Attributes:


Commands:


Attributes:


Commands:


Attributes:

@genus:root: 4> man insert_io
@genus:root: 5> help *net*

============================================================
Commands:
  create_hnet:          # creates a new hnet object
  get_leaf_nets:        # finds leaf nets for the full path pattern
  gui_pv_draw_net:      # add a net for route drawing
  read_netlist:         # reads (and elaborates) Structural Verilog(v2001) files
  report_net_cap_calculation:
                        # 
  report_net_delay_calculation:
                        # 
  report_net_res_calculation:
                        # 
  report_nets:          # 
  reset_ideal_network:  # reset ideal network
  set_dont_touch_network:
                        # set dont touch network
  write_netlist:        # writes out a design or a subdesign in Verilog. It can automatically read in or write out a gzip compressed Verilog file.
  get_nets:             # get nets
  set_ideal_network:    # set ideal network


============================================================
Objects:
  hnet:                 # 
  net:                  # 
  pg_net:               # 
  pg_hnet:              # 
  specialnet:           # 
  pnet:                 # 


============================================================
Attributes:
  optimize_net_area(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Optimizing for net area in global mapping and incremental optimization.true: optimization minimizes total area, i.e. cell and net area; false: net area is ignored for optimization and only cell area minimized.
  group_generate_portname_from_netname(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Determines whether the port names of a grouped module should be generated based on the names of the nets connected to these ports.
  delete_flops_on_preserved_net(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allows to delete the flops connected to a preserved net.
  delete_hier_insts_on_preserved_net(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allows to delete the hierarchical instances connected to a preserved net.
  treat_net_as_analog(root):
                        # enum { all_connected_pins_are_analog driver_is_analog atleast_one_connected_pin_is_analog }, read/write, default=all_connected_pins_are_analog, indices={}
                        # Mark net as analog if it's driver is analog or atleast one connected pin is analog.
  write_vlog_preserve_net_name(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Determines whether to preserve net names present in user input or not.
  read_def_keep_net_property(root):
                        # string, read/write, default={}, indices={}
                        # Keep DEF NET with defined property name.
  cpi_invert_preserved_net(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enable inversion on preserved nets for isolation insertion.
  cpi_insert_on_switch_network(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enable or disable insertion of isolation and level shifter cells on switch network.
  init_ground_nets(root):
                        # string, read/write, default={}, indices={}
                        # List of global Ground nets.
  init_power_nets(root):
                        # string, read/write, default={}, indices={}
                        # List of global Power nets.
  cb_preserve_ports_nets(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Preserve nets and pins involved in combinational loops as a reference for verification.
  print_ports_nets_preserved_for_cb(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Print nets and pins preserved for verification.
  multibit_preserved_net_check(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Merge instances into multibit only if no preserve on connected nets.
  boundary_optimize_invert_hpins_rename_nets(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Rename nets driven by inverted hierarchical boundary output pins.
  hdl_preserve_dangling_output_nets(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # When true, preserves dangling nets connected to instance output ports.
  hdl_preserve_supply_nets(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Preserve supply nets in user input.
  invs_add_io_buffers_exclude_clock_net(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Specifies not to connect the buffer on clock nets. Need to run time_design to check clock net.
  invs_add_io_buffers_include_nets(root):
                        # string, read/write, default={}, indices={}
                        # Specifies the of the file that contains the names of the nets to include in the buffer attachment operation.
  invs_add_io_buffers_exclude_nets(root):
                        # string, read/write, default={}, indices={}
                        # Specifies the of the file that contains the names of the nets to exclude from the buffer attachment operation.
  phys_annotate_ndr_nets(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Annotate SPEF data for non-default routes and higher metal layer assigned nets.
  timing_disable_drv_report_on_constant_nets(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Disables DRV checks for nets having disabled constant propagation:
  timing_disable_internal_inout_net_arcs(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # When set to true, this global disables internal bidirectional feedback paths that span multiple instances
  timing_disable_netlist_constants(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # When set to true, ignores constants defined in the Verilog netlist
  timing_enable_multi_drive_net_reduction_with_assertions(root):
                        # enum { none all delay }, read/write, default=none, indices={}
                        # Controls whether multi-drive net reduction (if enabled) will attempt to reduce mult-drive nets that also have only either/both set_annotated_delay or set_annotated_transitions assertions present. By default, any assertions present on different drivers of multi-drive nets will prevent reduction of the multi-drive net.
  timing_io_use_clock_network_latency(root):
                        # enum { always ideal }, read/write, default=ideal, indices={}
                        # Controls whether network latency of a reference clock is added or not to the data arrival time on the port
  timing_reduce_multi_drive_net_arcs(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Controls the reduction of the number of net arcs created for timing analysis for nets driven by parallel buffers
  timing_reduce_multi_drive_net_arcs_threshold(root):
                        # int, read/write, default=10000, indices={}
                        # Sets a threshold number used by the tool to trigger the reduction of timing arcs of nets driven by parallel buffers
  timing_report_enable_max_capacitance_drv_for_constant_nets(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enables max capactiance DRV checks for nets having disabled constant propagation
  timing_use_clock_pin_attribute_for_clock_net_marking(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # To allow the propagation of clocks to pins with clock attributes regardless of the presence of check arcs or trigger arcs at the pins
  timing_cppr_opposite_edge_sigma_scale_factor_net(root):
                        # double, read/write, default=1.0, indices={}
                        # Controls net sigma delay component for CPPR credit for opposite transition edges at common pin
  opt_new_net_prefix(root):
                        # string, read/write, default={}, indices={}
                        # Prefix string for name of new nets
  opt_detail_drv_failure_reason_max_num_nets(root):
                        # int, read/write, default=50, indices={}
                        # Specify how many violating nets printed
  opt_constant_nets(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables optimization of constant nets
  opt_time_design_report_net(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # To report net delays in time_design
  opt_hold_on_excluded_clock_nets(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do hold fixing on the excluded clock nets
  route_early_global_route_selected_net_only(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Only route the nets which are selected in the DB.
  route_design_detail_fix_antenna_on_secondary_pg_nets(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # fix antenna violation on sencondary pg nets
  route_design_interposer_interlayer_shielding_nets(root):
                        # string, read/write, default={}, indices={}
                        # interlayer shielding nets
  route_design_interposer_same_layer_shielding_net(root):
                        # string, read/write, default={}, indices={}
                        # same_layer_shielding_net
  route_design_fix_clock_nets(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # set clock nets routing status to fixed or routed
  route_design_route_clock_nets_first(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # route clock nets first
  route_design_enforce_route_rule_on_special_net_wire(root):
                        # string, read/write, default=false, indices={}
                        # enforce ndr rule on all special wire segments of specified nets
  route_design_diode_insertion_for_clock_nets(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # allow diode insertion on clock nets
  route_design_relaxed_route_rule_spacing_to_power_ground_nets(root):
                        # string, read/write, default=none, indices={}
                        # relax the spacing requirement from NDR spacing for the layers
  route_design_selected_net_only(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # route selected net only
  delaycal_ignore_net_load(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Uses zero-cap, zero-resistance wire-load model for estimating delays.
  timing_analysis_clock_net_marking_mode(root):
                        # enum { before_constant_propagation after_constant_propagation }, read/write, default=before_constant_propagation, indices={}
                        # clkNetsMarking
  delaycal_degrade_slew_on_early_nets(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Controls interconnect slew degradation for early paths.
  power_intent_check_all_nets_for_domain_crossing(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Checks all the nets for domain crossings
  constant_0_nets(design):
                        # net*|hnet*, read-only, default=no_value, indices={}
                        # List of nets driven by constant 0 at top-level design or sub-module.
  constant_1_nets(design):
                        # net*|hnet*, read-only, default=no_value, indices={}
                        # List of nets driven by constant 1 at top-level design or sub-module.
  hnets(design):        # hnet*, read-only, default=no_value, indices={}
                        # All hierarchical nets under the design.
  nets(design):         # net*, read-only, default=no_value, indices={}
                        # All nets under the design.
  num_nets(design):     # int, read-only, default=no_value, indices={}
                        # Number of all nets under the design.
  pg_nets(design):      # net*, read-only, default=no_value, indices={}
                        # All pg_nets under the design.
  num_pg_nets(design):  # int, read-only, default=no_value, indices={}
                        # Number of all pg_nets under the design.
  use_only_on_power_critical_nets(design):
                        # base_cell_set, read/write, default={}, indices={}
                        # Use library cells from this base cell set only on power critical nets.
  phys_ignore_special_nets(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do not process SPECIALNETS during 'read_def' or 'write_def'.
  phys_skip_and_copy_special_nets(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Skip SPECIALNETS during 'read_def' and copy them from original during 'write_def'.
  phys_ignore_nets(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do not process NETS during 'read_def' or 'write_def'.
  cpi_output_net_name_prefix(design):
                        # string, read/write, default=no_value, indices={}
                        # The prefix for net name on output side of an instance inserted by 'commit_power_intent'.
  early_rise_data_net_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the rising edge of early data paths on net delays.
  early_rise_clk_net_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the rising edge of early clock paths on net delays.
  early_fall_data_net_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the falling edge of early data paths on net delays.
  early_fall_clk_net_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the falling edge of early clock paths on net delays.
  late_rise_data_net_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the rising edge of late data paths on net delays.
  late_rise_clk_net_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the rising edge of late clock paths on net delays.
  late_fall_data_net_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the falling edge of late data paths on net delays.
  late_fall_clk_net_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the falling edge of late clock paths on net delays.
  early_rise_data_net_delta_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the rising edge of early data paths on delta portion of net delays.
  early_rise_clk_net_delta_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the rising edge of early clock paths on delta portion of net delays.
  early_fall_data_net_delta_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the falling edge of early data paths on delta portion of net delays.
  early_fall_clk_net_delta_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the falling edge of early clock paths on delta portion of net delays.
  late_rise_data_net_delta_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the rising edge of late data paths on delta portion of net delays.
  late_rise_clk_net_delta_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the rising edge of late clock paths on delta portion of net delays.
  late_fall_data_net_delta_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the falling edge of late data paths on delta portion of net delays.
  late_fall_clk_net_delta_derate_factor(design):
                        # double, read/write, default=1.0, indices=analysis_view
                        # Specifies derating factor to the falling edge of late clock paths on delta portion of net delays.
  timing_disable_internal_inout_net_arcs(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Disable internal drivers when external inout drives.
  total_net_length(design):
                        # double, read-only, default=no_value, indices={}
                        # Gets the total net length of the design.
  average_net_length(design):
                        # double, read-only, default=no_value, indices={}
                        # Gets the average net length of the design.
  lp_net_power(design): # double, read-only, default=0.000000, indices={}
                        # Net power of a design.
  net_area(design):     # area, read-only, default=no_value, indices={}
                        # Net area of a design/subdesign.
  local_hnets(design):  # hnet*, read-only, default={}, indices={}
                        # List of 'hnet' objects.
  pg_hnets(design):     # pg_hnet*, read-only, default={}, indices={}
                        # List of 'pg_hnet' objects.
  specialnets(design):  # specialnet*, read-only, default={}, indices={}
                        # List of 'specialnet' objects.
  pnets(design):        # pnet*, read-only, default={}, indices={}
                        # List of 'pnet' objects.
  constant_0_nets(module):
                        # net*|hnet*, read-only, default=no_value, indices={}
                        # List of nets driven by constant 0 at top-level design or sub-module.
  constant_1_nets(module):
                        # net*|hnet*, read-only, default=no_value, indices={}
                        # List of nets driven by constant 1 at top-level design or sub-module.
  net_area(module):     # area, read-only, default=no_value, indices={}
                        # Net area of a design/subdesign.
  hnets(hinst):         # hnet*, read-only, default=no_value, indices={}
                        # All hierarchical nets under the hierarchical instance.
  lp_net_power(hinst):  # double, read-only, default=0.000000, indices={}
                        # Dynamic net switching power of an instance.
  net_area(hinst):      # area, read-only, default=no_value, indices={}
                        # Net area of a design/subdesign.
  local_hnets(hinst):   # hnet*, read-only, default={}, indices={}
                        # List of 'hnet' objects.
  nets(hinst):          # net*, read-only, default={}, indices={}
                        # List of 'net' objects.
  pg_nets(hinst):       # pg_net*, read-only, default={}, indices={}
                        # List of 'pg_net' objects.
  pg_hnets(hinst):      # pg_hnet*, read-only, default={}, indices={}
                        # List of 'pg_hnet' objects.
  lp_net_power(inst):   # double, read-only, default=0.000000, indices={}
                        # Dynamic net switching power of an instance.
  pg_nets_ls(inst):     # pg_net*, read-only, default={}, indices={}
                        # List of 'pg_net' objects.
  net(hnet):            # net, read-only, default=no_value, indices={}
                        # Flat net of this net.
  lp_net_power(hnet):   # double, read-only, default=0.000000, indices={}
                        # Dynamic switching power of a net.
  hnets(net):           # net*|hnet*, read-only, default=no_value, indices={}
                        # Segments of this net.
  sub_pg_nets(pg_net):  # pg_net*, read-only, default={}, indices={}
                        # Returns enclosed of pg_nets.
  upper_pg_net(pg_net): # pg_net, read-only, default={}, indices={}
                        # Returns upper pg_net.
  pg_net(pg_hnet):      # pg_net, read-only, default={}, indices={}
                        # Returns pg_net of pg_hnet.
  pg_hnet(pg_port):     # pg_hnet, read-only, default={}, indices={}
                        # Returns pg_hnet of pg_hport.
  pg_hnet(pg_hport):    # pg_hnet, read-only, default={}, indices={}
                        # Returns pg_hnet of pg_hport.
  parent_pg_hnet(pg_hport):
                        # pg_hnet, read-only, default={}, indices={}
                        # Parent pg_hnet of pg_hport.
  hnet(port):           # net|hnet, read-only, default=no_value, indices={}
                        # A hnet connected to the pin or port.
  net(port):            # net, read-only, default=no_value, indices={}
                        # A net connected to the pin or port.
  pg_net(port):         # pg_net, read-only, default={}, indices={}
                        # Returns pg_net of pin.
  pg_hnet(port):        # pg_hnet, read-only, default={}, indices={}
                        # Returns pg_hnet of pin.
  network_latency_rise_min(port):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Minimal network rise latency of the ideal waveform edges for late-mode (setup) analysis.
  network_latency_rise_max(port):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Maximal network rise latency of the ideal waveform edges for late-mode (setup) analysis.
  network_latency_fall_min(port):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Minimal network fall latency of the ideal waveform edges for late-mode (setup) analysis.
  network_latency_fall_max(port):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Maximal network fall latency of the ideal waveform edges for late-mode (setup) analysis.
  causes_ideal_net(port):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # This pin causes the net to be considered as ideal.
  ideal_network(port):  # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore transitions, connect delay and design rule constraints of this port and the following network.
  is_ideal_network(port):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore transitions, connect delay and design rule constraints of this port and the following network.
  external_net_wire_capacitance(port):
                        # capacitance, read-only, default=no_value, indices=analysis_view
                        # Gets the external wire capacitance of the pin's net.
  lp_net_power(port):   # double, read-only, default=0.000000, indices={}
                        # Dynamic switching power of the net of this port.
  hnet(hport):          # net|hnet, read-only, default=no_value, indices={}
                        # A hnet connected to the pin or port.
  net(hport):           # net, read-only, default=no_value, indices={}
                        # A net connected to the pin or port.
  pg_net(hport):        # pg_net, read-only, default={}, indices={}
                        # Returns pg_net of pin.
  pg_hnet(hport):       # pg_hnet, read-only, default={}, indices={}
                        # Returns pg_hnet of pin.
  causes_ideal_net(hport):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # This pin causes the net to be considered as ideal.
  external_net_wire_capacitance(hport):
                        # capacitance, read-only, default=no_value, indices=analysis_view
                        # Gets the external wire capacitance of the pin's net.
  lp_net_power(hport):  # double, read-only, default=0.000000, indices={}
                        # Dynamic switching power of the net of this port.
  hnet(pin):            # net|hnet, read-only, default=no_value, indices={}
                        # A hnet connected to the pin or port.
  net(pin):             # net, read-only, default=no_value, indices={}
                        # A net connected to the pin or port.
  pg_net(pin):          # pg_net, read-only, default={}, indices={}
                        # Returns pg_net of pin.
  pg_hnet(pin):         # pg_hnet, read-only, default={}, indices={}
                        # Returns pg_hnet of pin.
  network_latency_rise_min(pin):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Minimal network rise latency of the ideal waveform edges for late-mode (setup) analysis.
  network_latency_rise_max(pin):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Maximal network rise latency of the ideal waveform edges for late-mode (setup) analysis.
  network_latency_fall_min(pin):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Minimal network fall latency of the ideal waveform edges for late-mode (setup) analysis.
  network_latency_fall_max(pin):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Maximal network fall latency of the ideal waveform edges for late-mode (setup) analysis.
  causes_ideal_net(pin):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # This pin causes the net to be considered as ideal.
  ideal_network(pin):   # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore transitions, connect delay and design rule constraints of this pin and the following network.
  is_ideal_network(pin):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore transitions, connect delay and design rule constraints of this pin and the following network.
  propagated_ideal_network(pin):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # Returns boolean indicating this pin is ideal.
  external_net_wire_capacitance(pin):
                        # capacitance, read-only, default=no_value, indices=analysis_view
                        # Gets the external wire capacitance of the pin's net.
  lp_net_power(pin):    # double, read-only, default=0.000000, indices={}
                        # Dynamic switching power of the net of this pin.
  hnet(hpin):           # net|hnet, read-only, default=no_value, indices={}
                        # A hnet connected to the pin or port.
  net(hpin):            # net, read-only, default=no_value, indices={}
                        # A net connected to the pin or port.
  pg_net(hpin):         # pg_net, read-only, default={}, indices={}
                        # Returns pg_net of pin.
  pg_hnet(hpin):        # pg_hnet, read-only, default={}, indices={}
                        # Returns pg_hnet of pin.
  network_latency_rise_min(hpin):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Minimal network rise latency of the ideal waveform edges for late-mode (setup) analysis.
  network_latency_rise_max(hpin):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Maximal network rise latency of the ideal waveform edges for late-mode (setup) analysis.
  network_latency_fall_min(hpin):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Minimal network fall latency of the ideal waveform edges for late-mode (setup) analysis.
  network_latency_fall_max(hpin):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Maximal network fall latency of the ideal waveform edges for late-mode (setup) analysis.
  causes_ideal_net(hpin):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # This pin causes the net to be considered as ideal.
  ideal_network(hpin):  # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore transitions, connect delay and design rule constraints of this pin and the following network.
  is_ideal_network(hpin):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore transitions, connect delay and design rule constraints of this pin and the following network.
  propagated_ideal_network(hpin):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # Returns boolean indicating this pin is ideal.
  external_net_wire_capacitance(hpin):
                        # capacitance, read-only, default=no_value, indices=analysis_view
                        # Gets the external wire capacitance of the pin's net.
  lp_net_power(hpin):   # double, read-only, default=0.000000, indices={}
                        # Dynamic switching power of the net of this pin.
  hnet(pg_pin):         # net|hnet, read-only, default=no_value, indices={}
                        # A hnet connected to the pin or port.
  net(pg_pin):          # net, read-only, default=no_value, indices={}
                        # A net connected to the pin or port.
  pg_net(pg_pin):       # pg_net, read-only, default={}, indices={}
                        # Returns pg_net of pin.
  pg_hnet(pg_pin):      # pg_hnet, read-only, default={}, indices={}
                        # Returns pg_hnet of pin.
  external_net_wire_capacitance(constant):
                        # capacitance, read-only, default=no_value, indices=analysis_view
                        # Gets the external wire capacitance of the pin's net.
  network_latency_rise_min(clock):
                        # delay, read/write, default=0.0, indices={}
                        # Minimal network rise latency of the ideal waveform edges for late-mode (setup) analysis.
  network_latency_rise_max(clock):
                        # delay, read/write, default=0.0, indices={}
                        # Maximal network rise latency of the ideal waveform edges for late-mode (setup) analysis.
  network_latency_fall_min(clock):
                        # delay, read/write, default=0.0, indices={}
                        # Minimal network fall latency of the ideal waveform edges for late-mode (setup) analysis.
  network_latency_fall_max(clock):
                        # delay, read/write, default=0.0, indices={}
                        # Maximal network fall latency of the ideal waveform edges for late-mode (setup) analysis.
  clock_network_latency_included(external_delay):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # The delay value includes the clock network latency.
  is_exceptpgnet(blockage):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # Is blockage exceptpgnet.
  is_exceptpgnet(route_blockage):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # Is blockage exceptpgnet.
  net(bump):            # string, read-only, default={}, indices={}
                        # Net associated with bump.
  shieldnet(pnet):      # string, read-only, default={}, indices={}
                        # Net shieldnet name.
  net_name(def_pin):    # string, read-only, default={}, indices={}
                        # Net name associated with physical pin.
  net_expr(def_pin):    # string, read-only, default={}, indices={}
                        # Net expression associated with physical pin.
  shield_net(route_type):
                        # string, read-only, default={}, indices={}
                        # Net to be used as a shield.
  primary_power_net(power_domain):
                        # string, read-only, default=no_value, indices={}
                        # The primary power net of this power domain.
  primary_ground_net(power_domain):
                        # string, read-only, default=no_value, indices={}
                        # The primary ground net of this power domain.
  available_supply_nets(power_domain):
                        # string*, read-only, default=no_value, indices={}
                        # Supplies which are directly or indirectly available in this power domain.
  capturing_network_latency(timing_path):
                        # delay, read-only, default=no_value, indices={}
                        # The capture clock network latency of the timing path.
  launching_network_latency(timing_path):
                        # delay, read-only, default=no_value, indices={}
                        # The launch clock network latency of the timing path.
  tristate_net_load(violation):
                        # hpin|pin|constant|pg_pin|hport|port, read-only, default=no_value, indices={}
                        # Load pin for tristate net.
  tristate_net_drivers(violation):
                        # hpin*|pin*|constant*|pg_pin*|hport*|port*, read-only, default=no_value, indices={}
                        # Driver pins for tristate net.
@genus:root: 6> help net

============================================================
Objects:
  net:                  # 


============================================================
Attributes:
  net(hnet):            # net, read-only, default=no_value, indices={}
                        # Flat net of this net.
  net(port):            # net, read-only, default=no_value, indices={}
                        # A net connected to the pin or port.
  net(hport):           # net, read-only, default=no_value, indices={}
                        # A net connected to the pin or port.
  net(pin):             # net, read-only, default=no_value, indices={}
                        # A net connected to the pin or port.
  net(hpin):            # net, read-only, default=no_value, indices={}
                        # A net connected to the pin or port.
  net(pg_pin):          # net, read-only, default=no_value, indices={}
                        # A net connected to the pin or port.
  net(bump):            # string, read-only, default={}, indices={}
                        # Net associated with bump.
  net(pdomain):         # string, read-only, default={}, indices={}
                        # Power domain region 'net' value.
@genus:root: 7> man net
@genus:root: 8> 
@genus:root: 8> 
@genus:root: 8> 
@genus:root: 8> 
@genus:root: 8> 
@genus:root: 8> get_nets *_net*
Warning : Could not find requested search value. [SDC-208] [get_nets]
        : The 'get_nets' command  cannot find any nets named '*_net*'
        : Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different naming style.
@genus:root: 9> 
@genus:root: 9> 
@genus:root: 9> 
@genus:root: 9> 
@genus:root: 9> source ../../$top_design.add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 14:37:00 PST 2023)...
#@ Begin verbose source ../../fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
Warning : The requested object name is already in use. [TUI-266]
        : The requested name was 'io_l_rdata[7]', but the new instance is named 'io_l_rdata[7]20'.
        : A different name for the object is chosen to avoid a name conflict. By storing the newly created object in a variable you can access it directly without having to look for it by name. The code to do that would look something like this: 'set var [edit_netlist ...]'.
Error   : A required object parameter could not be found. [TUI-61] [connect]
        : An object of type 'net' named 'io_l_rdata[7]_net' could not be found.
  connect: connects a list of pins/ports/subports to each other, possibly at a different hierarchy level 

Usage: connect [-constant <integer>] ((null) <constant|hport|port|pg_pin|pin|hpin>+)+ [-net <net>] [-hnet <hnet>] [-net_name <string>] [-in_prefix <string>]
           [-out_prefix <string>]

    [-constant <integer>]:
        connect the object to a constant 
    <constant|hport|port|pg_pin|pin|hpin>+:
        list of objects to connect 
    [-net <net>]:
        the net object to be used for the connections 
    [-hnet <hnet>]:
        the hnet object to be used for the connections 
    [-net_name <string>]:
        name for the net connection 
    [-in_prefix <string>]:
        prefix to be used for naming new input ports 
    [-out_prefix <string>]:
        prefix to be used for naming new output ports 
#@ End verbose source ../../fifo1_sramb.add_ios.tcl
1
@genus:root: 10> exit

Lic Summary:
[14:38:15.186602] Cdslmd servers: gashapon
[14:38:15.186618] Feature usage summary:
[14:38:15.186619] Genus_Synthesis

Normal exit.