# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1230 0.000256 4096 0 8370 62080 13.994 1861.94 418.983 2294.96 2295.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 10 1230 0.000256 4096 0 8370 62080 13.9981 1739.17 419.291 2172.51 2172.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 10 1230 0.000256 4096 0 8370 62080 14.0001 1716.53 419.382 2149.96 2150.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 10 1230 0.000256 4096 0 8370 62080 13.9994 7968.79 418.99 8401.84 8401.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1230 0.000256 4096 0 8370 62064 14.0108 2207.64 418.917 2640.62 2640.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 10 1230 0.000256 4096 0 8370 62064 13.9948 2106.92 419.001 2539.97 2540.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 10 1230 0.000256 4096 0 8370 62064 13.9985 2069.53 419.335 2502.92 2502.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 10 1230 0.000256 4096 0 8370 62064 14.0001 6450.39 418.992 6883.44 6883.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1230 0.000256 4096 0 8370 62080 13.9975 2290.74 419.069 2723.86 2723.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 10 1230 0.000256 4096 0 8370 62080 14.0112 2167.11 419.126 2600.3 2600.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 10 1230 0.000256 4096 0 8370 62080 14.0084 2131.57 419.052 2564.69 2564.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 10 1230 0.000256 4096 0 8370 62080 14.0085 7618.85 419.079 8051.99 8052.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1230 0.000256 4096 0 8370 62016 13.996 2135.5 418.769 2568.32 2568.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 10 1230 0.000256 4096 0 8370 62016 14.0042 2031.85 418.804 2464.71 2464.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 10 1230 0.000256 4096 0 8370 62016 13.9933 1993.14 418.795 2425.98 2426.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 10 1230 0.000256 4096 0 8370 62016 13.9945 7890.89 418.874 8323.82 8323.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1230 0.000256 4096 0 8370 62000 13.9984 2157.59 419.11 2590.76 2590.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 10 1230 0.000256 4096 0 8370 62000 14.0001 2053.52 419.103 2486.67 2486.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 10 1230 0.000256 4096 0 8370 62000 13.9952 2017.6 418.671 2450.31 2450.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 10 1230 0.000256 4096 0 8370 62000 13.9956 7877.46 418.998 8310.51 8310.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1230 0.000256 4096 0 8370 62048 14.0002 2209.25 419.104 2642.4 2642.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 10 1230 0.000256 4096 0 8370 62048 14.0084 2069.58 419.076 2502.71 2502.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 10 1230 0.000256 4096 0 8370 62048 14.0076 2067.69 419.38 2501.13 2501.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 28 10 1230 0.000256 4096 0 8370 62048 14.0026 3231.76 419.453 3665.28 3665.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1230 0.000256 4096 0 8370 62040 14.0052 2223.73 419.132 2656.92 2656.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 10 1230 0.000256 4096 0 8370 62040 14.0042 2106.09 419.453 2539.61 2539.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 10 1230 0.000256 4096 0 8370 62040 14.0064 2078.21 419.058 2511.32 2511.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 30 10 1230 0.000256 4096 0 8370 62040 14.0039 4451.04 419.133 4884.23 4884.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1230 0.000256 4096 0 8370 61952 13.9961 2150.05 418.629 2582.73 2582.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 10 1230 0.000256 4096 0 8370 61952 13.9981 2059.56 418.99 2492.6 2492.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 10 1230 0.000256 4096 0 8370 61952 13.9963 2002.06 418.634 2434.74 2434.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 32 10 1230 0.000256 4096 0 8370 61952 14.0022 4298.63 418.662 4731.35 4731.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1230 0.000256 4096 0 8370 61824 13.9896 2166.25 418.637 2598.94 2598.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 10 1230 0.000256 4096 0 8370 61824 14.0022 1995.45 418.57 2428.07 2428.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 10 1230 0.000256 4096 0 8370 61824 13.9926 1942.01 418.292 2374.35 2374.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1230 0.000256 4096 0 8370 61800 13.9906 2312.39 418.507 2744.94 2744.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 10 1230 0.000256 4096 0 8370 61800 13.9897 2160.18 418.327 2592.56 2592.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 10 1230 0.000256 4096 0 8370 61800 13.9848 2135.53 418.182 2567.75 2567.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1230 0.000256 4096 0 8370 61696 13.9859 2688.19 417.95 3120.18 3120.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 10 1230 0.000256 4096 0 8370 61696 13.9939 2277.23 418.304 2709.58 2709.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 64 10 1230 0.000256 4096 0 8370 61696 13.991 2096.21 418.341 2528.59 2528.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1230 0.000256 4096 0 8370 62144 14.0107 1881.75 419.518 2315.33 2315.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 15 1230 0.000256 4096 0 8370 62144 14.0069 1746.95 419.453 2180.46 2180.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 15 1230 0.000256 4096 0 8370 62144 14.0063 1724.54 419.266 2157.87 2157.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 15 1230 0.000256 4096 0 8370 62144 14.013 8259.06 419.161 8692.3 8692.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1230 0.000256 4096 0 8370 62120 14.0046 1900.09 419.066 2333.21 2333.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 15 1230 0.000256 4096 0 8370 62120 14.0209 1774.58 419.426 2208.08 2208.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 15 1230 0.000256 4096 0 8370 62120 14.0151 1751.69 419.058 2184.82 2184.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 15 1230 0.000256 4096 0 8370 62120 14.0104 8454.11 419.422 8887.6 8887.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1230 0.000256 4096 0 8370 62112 13.996 1895.51 419.412 2328.98 2329.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 15 1230 0.000256 4096 0 8370 62112 14.0022 1764.59 419.128 2197.78 2197.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 15 1230 0.000256 4096 0 8370 62112 14.0012 1754.91 419.416 2188.38 2188.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 15 1230 0.000256 4096 0 8370 62112 13.9995 6358.28 419.126 6791.45 6791.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1230 0.000256 4096 0 8370 62104 14 1928.81 419.45 2362.32 2362.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 15 1230 0.000256 4096 0 8370 62104 13.9981 1789.97 419.131 2223.16 2223.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 15 1230 0.000256 4096 0 8370 62104 14.0063 1751.64 419.071 2184.78 2184.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 15 1230 0.000256 4096 0 8370 62104 14.0042 7483.99 419.036 7917.09 7917.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1230 0.000256 4096 0 8370 62080 14.0031 1914.74 419.285 2348.08 2348.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 15 1230 0.000256 4096 0 8370 62080 13.9964 1800.04 419.036 2233.13 2233.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 15 1230 0.000256 4096 0 8370 62080 13.9991 1764.05 418.906 2197 2197.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 15 1230 0.000256 4096 0 8370 62080 13.9963 7866.56 419.373 8299.99 8300.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1230 0.000256 4096 0 8370 62064 14.0007 2229.65 418.936 2662.64 2662.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 15 1230 0.000256 4096 0 8370 62064 13.9982 2083.66 418.943 2516.65 2516.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 15 1230 0.000256 4096 0 8370 62064 13.9983 2053.7 419.329 2487.08 2487.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 15 1230 0.000256 4096 0 8370 62064 13.9967 3149.74 419.005 3582.79 3582.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1230 0.000256 4096 0 8370 62080 14.006 2175 419.073 2608.13 2608.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 15 1230 0.000256 4096 0 8370 62080 14.0127 2047.52 419.069 2480.65 2480.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 15 1230 0.000256 4096 0 8370 62080 14.003 2026.89 419.426 2460.38 2460.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 15 1230 0.000256 4096 0 8370 62080 14.0022 4263.06 419.07 4696.18 4696.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1230 0.000256 4096 0 8370 62016 14.0124 2309.18 419.16 2742.41 2742.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 15 1230 0.000256 4096 0 8370 62016 13.994 2128.55 419.105 2561.7 2561.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 15 1230 0.000256 4096 0 8370 62016 13.9994 2010.23 419.217 2443.5 2443.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 15 1230 0.000256 4096 0 8370 62016 14.0006 5841.31 419.066 6274.43 6274.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1230 0.000256 4096 0 8370 62000 13.9994 2289.16 419.142 2722.35 2722.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 15 1230 0.000256 4096 0 8370 62000 13.9918 2094.15 419.133 2527.32 2527.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 15 1230 0.000256 4096 0 8370 62000 14.0021 2034.35 418.748 2467.15 2467.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 15 1230 0.000256 4096 0 8370 62000 13.996 5798.94 418.812 6231.8 6231.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1230 0.000256 4096 0 8370 62048 14.0043 2313.53 419.422 2747 2747.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 15 1230 0.000256 4096 0 8370 62048 14.0068 2106.37 419.424 2539.85 2539.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 15 1230 0.000256 4096 0 8370 62048 14.0124 2060.04 419.046 2493.15 2493.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1230 0.000256 4096 0 8370 62040 14.0063 2279.46 419.441 2712.96 2713.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 15 1230 0.000256 4096 0 8370 62040 14.0044 2117.73 419.054 2550.84 2550.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 15 1230 0.000256 4096 0 8370 62040 14.0032 2078 419.499 2511.55 2511.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1230 0.000256 4096 0 8370 61952 14.0001 2182.3 418.693 2615.04 2615.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 15 1230 0.000256 4096 0 8370 61952 13.9939 2030.81 418.699 2463.56 2463.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 15 1230 0.000256 4096 0 8370 61952 13.9958 1994.79 419 2427.84 2427.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1230 0.000256 4096 0 8370 61824 13.9892 2530.1 418.648 2962.78 2962.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 15 1230 0.000256 4096 0 8370 61824 13.9984 2165.26 418.31 2597.62 2597.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 15 1230 0.000256 4096 0 8370 61824 13.994 2069.96 418.783 2502.79 2502.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1230 0.000256 4096 0 8370 61800 13.9888 2559.34 418.206 2991.59 2991.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 15 1230 0.000256 4096 0 8370 61800 13.9866 2287.23 418.272 2719.54 2719.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 15 1230 0.000256 4096 0 8370 61800 13.988 2232.38 418.206 2664.62 2664.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1230 0.000256 4096 0 8370 61696 13.991 2322.49 417.944 2754.48 2754.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 15 1230 0.000256 4096 0 8370 61696 13.995 2100.23 418.337 2532.61 2532.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1230 0.000256 4096 0 8380 62112 13.9926 1772.17 419.484 2205.69 2205.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 20 1230 0.000256 4096 0 8380 62112 13.993 1660.57 419.435 2094.06 2094.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 20 1230 0.000256 4096 0 8380 62112 13.994 1639.41 419.151 2072.62 2072.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 20 1230 0.000256 4096 0 8380 62112 13.9858 7821.36 419.144 8254.55 8254.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1230 0.000256 4096 0 8380 62120 13.996 1994.21 419.066 2427.32 2427.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 20 1230 0.000256 4096 0 8380 62120 13.9883 1860.41 419.173 2293.62 2293.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 20 1230 0.000256 4096 0 8380 62120 13.9919 1812.83 419.171 2246.05 2246.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 20 1230 0.000256 4096 0 8380 62120 13.9912 7505 419.557 7938.6 7938.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1230 0.000256 4096 0 8380 62112 13.984 1858.87 419.222 2292.12 2292.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 20 1230 0.000256 4096 0 8380 62112 13.9899 1748.52 419.564 2182.13 2182.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 20 1230 0.000256 4096 0 8380 62112 13.9954 1717.74 419.241 2151.02 2151.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 20 1230 0.000256 4096 0 8380 62112 13.9858 7838.41 419.514 8271.96 8272.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1230 0.000256 4096 0 8380 62104 13.9997 1884.62 419.189 2317.86 2317.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 20 1230 0.000256 4096 0 8380 62104 13.9883 1767.03 419.181 2200.26 2200.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 20 1230 0.000256 4096 0 8380 62104 13.9868 1702.73 419.527 2136.3 2136.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 20 1230 0.000256 4096 0 8380 62104 13.9928 2917.37 419.567 3350.98 3351.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1230 0.000256 4096 0 8380 62080 13.996 1848.07 419.435 2281.55 2281.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 20 1230 0.000256 4096 0 8380 62080 13.9961 1721.79 418.98 2154.82 2154.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 20 1230 0.000256 4096 0 8380 62080 13.9852 1671.24 419.39 2104.67 2104.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 20 1230 0.000256 4096 0 8380 62080 13.985 4050.32 419.134 4483.49 4483.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1230 0.000256 4096 0 8380 62064 13.9799 2333.2 419.424 2766.66 2766.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 20 1230 0.000256 4096 0 8380 62064 13.977 2155.58 419.385 2588.99 2589.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 20 1230 0.000256 4096 0 8380 62064 13.9751 2051.97 419.439 2485.44 2485.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 20 1230 0.000256 4096 0 8380 62064 13.9706 5763.12 419.057 6196.2 6196.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1230 0.000256 4096 0 8380 61920 13.9841 1621.13 418.654 2053.82 2053.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 20 1230 0.000256 4096 0 8380 61920 13.9835 1525.62 419.048 1958.7 1958.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 20 1230 0.000256 4096 0 8380 61920 13.9772 1475.32 418.65 1908 1908.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 18 20 1230 0.000256 4096 0 8380 61920 13.982 3002.58 419.009 3435.63 3435.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1230 0.000256 4096 0 8380 62080 13.992 2245.77 419.072 2678.89 2678.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 20 1230 0.000256 4096 0 8380 62080 13.9921 2082.95 419.498 2516.49 2516.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 20 1230 0.000256 4096 0 8380 62080 13.9899 2023.31 419.529 2456.88 2456.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1230 0.000256 4096 0 8380 61920 13.9874 1569.76 419.036 2002.84 2002.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 20 1230 0.000256 4096 0 8380 61920 13.9859 1469.5 418.745 1902.29 1902.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 20 1230 0.000256 4096 0 8380 61920 13.9817 1448.46 419.102 1881.6 1881.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1230 0.000256 4096 0 8380 62016 13.9827 2112.53 419.269 2545.84 2545.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 20 1230 0.000256 4096 0 8380 62016 13.9839 1958.31 419.209 2391.56 2391.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 20 1230 0.000256 4096 0 8380 62016 13.9881 1919.28 419.273 2352.6 2352.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1230 0.000256 4096 0 8380 61824 13.9754 1503.77 418.371 1936.17 1936.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 20 1230 0.000256 4096 0 8380 61824 13.9676 1392.06 418.394 1824.48 1824.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 20 1230 0.000256 4096 0 8380 61824 13.9776 1369.96 418.762 1802.75 1802.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1230 0.000256 4096 0 8380 62000 13.994 2199.4 418.814 2632.26 2632.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 20 1230 0.000256 4096 0 8380 62000 13.9875 2046.24 418.854 2479.13 2479.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 20 1230 0.000256 4096 0 8380 62000 13.9921 2013.77 419.246 2447.06 2447.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1230 0.000256 4096 0 8380 61800 13.9683 1544.24 418.382 1976.65 1976.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 20 1230 0.000256 4096 0 8380 61800 13.9761 1469.64 418.667 1902.33 1902.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 20 1230 0.000256 4096 0 8380 61800 13.9694 1451.43 418.711 1884.16 1884.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1230 0.000256 4096 0 8380 62048 13.986 2807.92 419.522 3241.48 3241.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 20 1230 0.000256 4096 0 8380 62048 13.9921 2291.02 419.512 2724.58 2724.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 20 1230 0.000256 4096 0 8380 62048 13.9884 2124.45 419.056 2557.54 2557.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1230 0.000256 4096 0 8380 61824 13.978 1834.71 418.574 2267.32 2267.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 20 1230 0.000256 4096 0 8380 61824 13.9818 1574.56 418.977 2007.57 2007.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 20 1230 0.000256 4096 0 8380 61824 13.9818 1472.13 418.566 1904.74 1904.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1230 0.000256 4096 0 8380 62040 13.9839 2694.99 419.576 3128.61 3128.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 20 1230 0.000256 4096 0 8380 62040 13.9837 2259.02 419.079 2692.13 2692.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 20 1230 0.000256 4096 0 8380 62040 13.9858 2122.56 419.456 2556.06 2556.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1230 0.000256 4096 0 8380 61920 13.9884 1824.09 419.48 2257.62 2257.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 20 1230 0.000256 4096 0 8380 61920 13.9836 1564.53 419.596 1998.17 1998.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 20 1230 0.000256 4096 0 8380 61920 13.996 1477.54 419.627 1911.21 1911.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1230 0.000256 4096 0 8380 61952 13.9799 2614.33 418.647 3047.01 3047.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 20 1230 0.000256 4096 0 8380 61952 13.9793 2221.77 418.753 2654.55 2654.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 20 1230 0.000256 4096 0 8380 61952 13.9778 2091.41 419.089 2524.53 2524.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1230 0.000256 4096 0 8380 61696 13.9756 1758.54 418.466 2191.03 2191.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 20 1230 0.000256 4096 0 8380 61696 13.9705 1546.13 418.453 1978.6 1978.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 32 20 1230 0.000256 4096 0 8380 61696 13.9793 1458.21 418.114 1890.36 1890.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1230 0.000256 4096 0 8380 61824 13.9858 2289.74 418.462 2722.24 2722.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 20 1230 0.000256 4096 0 8380 61824 13.9805 2048.85 418.392 2481.27 2481.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1230 0.000256 4096 0 8380 61440 13.9653 1587.51 417.771 2019.3 2019.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 48 20 1230 0.000256 4096 0 8380 61440 13.9613 1448.5 417.352 1879.86 1879.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1230 0.000256 4096 0 8380 61800 13.9737 2352.62 418.697 2785.35 2785.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 20 1230 0.000256 4096 0 8380 61800 13.9702 2252.5 418.317 2684.85 2684.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1230 0.000256 4096 0 8380 61600 13.9789 1695.66 418.67 2128.36 2128.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 50 20 1230 0.000256 4096 0 8380 61600 13.9764 1627.89 418.381 2060.3 2060.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1230 0.000256 4096 0 8376 62112 14.0102 1749.48 419.348 2182.89 2182.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 24 1230 0.000256 4096 0 8376 62112 14.0048 1642.62 419.039 2075.71 2075.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 24 1230 0.000256 4096 0 8376 62112 14.0034 1619.42 418.973 2052.44 2052.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 24 1230 0.000256 4096 0 8376 62112 14.0063 5896.76 419.448 6330.27 6330.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1230 0.000256 4096 0 8376 62120 14.0063 1852.62 419.537 2286.22 2286.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 24 1230 0.000256 4096 0 8376 62120 14.0129 1743.27 419.198 2176.54 2176.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 24 1230 0.000256 4096 0 8376 62120 14.0052 1706.51 419.131 2139.7 2139.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 24 1230 0.000256 4096 0 8376 62120 14.0079 7794.55 419.527 8228.14 8228.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1230 0.000256 4096 0 8376 62112 13.9995 1828.03 419.132 2261.21 2261.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 24 1230 0.000256 4096 0 8376 62112 14.0045 1711.46 419.539 2145.06 2145.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 24 1230 0.000256 4096 0 8376 62112 14.0063 1650.96 419.152 2084.18 2084.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 24 1230 0.000256 4096 0 8376 62112 14.0142 2829.76 419.138 3262.97 3263.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1230 0.000256 4096 0 8376 62016 13.994 1174.39 419.271 1607.71 1607.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 24 1230 0.000256 4096 0 8376 62016 14.0063 1116.17 419.217 1549.44 1549.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 24 1230 0.000256 4096 0 8376 62016 13.9968 1097.85 419.183 1531.09 1531.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 24 1230 0.000256 4096 0 8376 62016 14.0022 1664.54 418.861 2097.46 2097.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1230 0.000256 4096 0 8376 62104 14.0022 2115.59 419.192 2548.84 2548.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 24 1230 0.000256 4096 0 8376 62104 14.0104 1841.82 419.535 2275.42 2275.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 24 1230 0.000256 4096 0 8376 62104 14.0104 1723.31 419.534 2156.91 2156.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 24 1230 0.000256 4096 0 8376 62104 14.0083 5139.64 419.14 5572.85 5572.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1230 0.000256 4096 0 8376 62048 14.0047 1330.27 419.331 1763.66 1763.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 24 1230 0.000256 4096 0 8376 62048 14.0042 1196.05 419.405 1629.51 1629.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 24 1230 0.000256 4096 0 8376 62048 14.0128 1150.04 419.486 1583.6 1583.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 24 1230 0.000256 4096 0 8376 62048 14.0183 2684.27 419.494 3117.84 3117.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1230 0.000256 4096 0 8376 62080 14.0053 1970.01 419.409 2403.48 2403.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 24 1230 0.000256 4096 0 8376 62080 14.0022 1794.74 419.035 2227.82 2227.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 24 1230 0.000256 4096 0 8376 62080 14.0024 1677.57 419.037 2110.66 2110.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1230 0.000256 4096 0 8376 61952 13.9906 1270.27 418.702 1703.02 1703.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 24 1230 0.000256 4096 0 8376 61952 14.0108 1163.75 418.76 1596.57 1596.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 24 1230 0.000256 4096 0 8376 61952 14.0015 1122.49 419.101 1555.65 1555.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1230 0.000256 4096 0 8376 62064 14.0063 2236.52 419.06 2669.64 2669.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 24 1230 0.000256 4096 0 8376 62064 14.0017 2044.16 418.943 2477.16 2477.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 24 1230 0.000256 4096 0 8376 62064 14.0063 2006.48 419.002 2439.54 2439.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1230 0.000256 4096 0 8376 61920 14.0001 1566.57 418.69 1999.31 1999.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 24 1230 0.000256 4096 0 8376 61920 13.9941 1459.5 418.613 1892.16 1892.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 24 1230 0.000256 4096 0 8376 61920 14.0016 1446.07 418.62 1878.74 1878.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1230 0.000256 4096 0 8376 62080 14.0104 2124.14 419.195 2557.39 2557.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 24 1230 0.000256 4096 0 8376 62080 14.0094 1972.87 419.197 2406.13 2406.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 24 1230 0.000256 4096 0 8376 62080 14.0096 1941.36 419.478 2374.9 2374.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1230 0.000256 4096 0 8376 61920 14.0032 1518.55 418.763 1951.37 1951.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 24 1230 0.000256 4096 0 8376 61920 14.0083 1416.11 418.757 1848.93 1848.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 24 1230 0.000256 4096 0 8376 61920 14.0094 1395.44 419.094 1828.59 1828.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1230 0.000256 4096 0 8376 62016 14.0001 2717.28 419.179 3150.51 3150.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 24 1230 0.000256 4096 0 8376 62016 14.0023 2203.45 418.941 2636.45 2636.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 24 1230 0.000256 4096 0 8376 62016 13.9978 2047.2 418.843 2480.1 2480.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1230 0.000256 4096 0 8376 61824 13.9909 1743.91 418.357 2176.3 2176.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 24 1230 0.000256 4096 0 8376 61824 13.9922 1514.58 418.753 1947.38 1947.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 24 1230 0.000256 4096 0 8376 61824 13.9981 1409.81 418.677 1842.54 1842.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1230 0.000256 4096 0 8376 62000 13.994 2677.74 418.876 3110.66 3110.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 24 1230 0.000256 4096 0 8376 62000 13.9899 2248.74 418.8 2681.59 2681.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 24 1230 0.000256 4096 0 8376 62000 14.0001 2115.08 418.793 2547.93 2547.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1230 0.000256 4096 0 8376 61800 13.9858 1811.2 418.632 2243.87 2243.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 24 1230 0.000256 4096 0 8376 61800 13.997 1558.97 418.363 1991.38 1991.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 24 1230 0.000256 4096 0 8376 61800 13.9899 1473.1 418.337 1905.48 1905.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1230 0.000256 4096 0 8376 62048 14.0103 2627.02 419.123 3060.21 3060.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 24 1230 0.000256 4096 0 8376 62048 14.0083 2274.55 419.203 2707.81 2707.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 24 1230 0.000256 4096 0 8376 62048 14.0042 2129.92 419.596 2563.57 2563.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1230 0.000256 4096 0 8376 61824 14.0012 1730.45 418.498 2163 2163.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 24 1230 0.000256 4096 0 8376 61824 13.9988 1629.97 418.449 2062.47 2062.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 24 1230 0.000256 4096 0 8376 61824 13.9981 1465.13 418.811 1897.99 1898.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1230 0.000256 4096 0 8376 62040 14.0109 2539.95 419.168 2973.19 2973.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 24 1230 0.000256 4096 0 8376 62040 14.0089 2185.02 419.212 2618.3 2618.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 24 1230 0.000256 4096 0 8376 62040 14.0076 2118.21 419.154 2551.43 2551.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1230 0.000256 4096 0 8376 61920 14.0104 1639.9 419.135 2073.09 2073.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 24 1230 0.000256 4096 0 8376 61920 14.0027 1599.78 419.441 2033.28 2033.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 24 1230 0.000256 4096 0 8376 61920 14.0083 1485.12 419.526 1918.71 1918.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1230 0.000256 4096 0 8376 61952 13.9995 2425.98 418.695 2858.73 2858.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 24 1230 0.000256 4096 0 8376 61952 14.0107 2125.09 418.618 2557.78 2557.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1230 0.000256 4096 0 8376 61696 14.0017 1633.94 418.018 2066.01 2066.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 24 1230 0.000256 4096 0 8376 61696 13.9983 1524.85 418.329 1957.23 1957.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1230 0.000256 4096 0 8375 62112 14.006 1970.98 419 2404.03 2404.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 25 1230 0.000256 4096 0 8375 62112 13.9968 1848.67 419.054 2281.78 2281.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 25 1230 0.000256 4096 0 8375 62112 13.9958 1800.65 419.391 2234.09 2234.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 25 1230 0.000256 4096 0 8375 62112 14.0024 7415.97 419.107 7849.14 7849.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1230 0.000256 4096 0 8375 62120 14.006 1782.99 419.136 2216.18 2216.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 25 1230 0.000256 4096 0 8375 62120 14.0001 1677.64 419.177 2110.87 2110.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 25 1230 0.000256 4096 0 8375 62120 14.0001 1644.07 419.524 2077.64 2077.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 25 1230 0.000256 4096 0 8375 62120 14.0098 7780.6 419.519 8214.19 8214.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1230 0.000256 4096 0 8375 62080 14.0117 1150.72 419.403 1584.19 1584.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 25 1230 0.000256 4096 0 8375 62080 14.0104 1108.56 419.529 1542.15 1542.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 25 1230 0.000256 4096 0 8375 62080 14.0083 1083.02 419.131 1516.21 1516.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 25 1230 0.000256 4096 0 8375 62080 14.0069 4117.98 419.122 4551.16 4551.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1230 0.000256 4096 0 8375 62112 14.0091 1895.16 419.031 2328.26 2328.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 25 1230 0.000256 4096 0 8375 62112 14.0042 1778.29 419.193 2211.55 2211.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 25 1230 0.000256 4096 0 8375 62112 14.0133 1718.44 419.422 2151.93 2151.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 25 1230 0.000256 4096 0 8375 62112 14.0009 4141.73 419.124 4574.91 4574.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1230 0.000256 4096 0 8375 62016 14.0063 1222.6 419.219 1655.88 1655.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 25 1230 0.000256 4096 0 8375 62016 14.0054 1166.19 418.871 1599.11 1599.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 25 1230 0.000256 4096 0 8375 62016 14.0104 1142.54 418.748 1575.35 1575.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 25 1230 0.000256 4096 0 8375 62016 14.0019 2186.51 419.221 2619.79 2619.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1230 0.000256 4096 0 8375 62104 13.9979 2032.33 419.196 2465.57 2465.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 25 1230 0.000256 4096 0 8375 62104 14.0025 1770.44 419.518 2204.02 2204.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 25 1230 0.000256 4096 0 8375 62104 14.0063 1657.37 419.025 2090.46 2090.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 25 1230 0.000256 4096 0 8375 62104 13.9983 5090.63 419.036 5523.73 5523.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1230 0.000256 4096 0 8375 62048 13.9982 1279.71 419.122 1712.89 1712.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 25 1230 0.000256 4096 0 8375 62048 14.0055 1148.11 419.183 1581.35 1581.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 25 1230 0.000256 4096 0 8375 62048 14.0046 1103.35 419.478 1536.89 1536.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 25 1230 0.000256 4096 0 8375 62048 14.0062 2651.29 419.072 3084.42 3084.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1230 0.000256 4096 0 8375 62080 13.9954 2065.42 418.924 2498.39 2498.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 25 1230 0.000256 4096 0 8375 62080 14.0022 1866.46 419.009 2299.53 2299.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 25 1230 0.000256 4096 0 8375 62080 14.0016 1789.63 419.043 2222.73 2222.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1230 0.000256 4096 0 8375 61952 14.0044 1323.45 418.699 1756.21 1756.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 25 1230 0.000256 4096 0 8375 61952 14.0044 1239.62 418.754 1672.43 1672.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 25 1230 0.000256 4096 0 8375 61952 14.0005 1183.95 419.018 1617.02 1617.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1230 0.000256 4096 0 8375 62064 14.0022 2237.11 419.38 2670.54 2670.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 25 1230 0.000256 4096 0 8375 62064 14.0012 2073.53 419.354 2506.94 2506.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 25 1230 0.000256 4096 0 8375 62064 14.0025 2042.4 419.379 2475.83 2475.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1230 0.000256 4096 0 8375 61920 13.9972 1605.27 418.666 2037.98 2038.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 25 1230 0.000256 4096 0 8375 61920 14.0063 1494.49 418.552 1927.1 1927.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 25 1230 0.000256 4096 0 8375 61920 14.0027 1470.76 418.996 1903.81 1903.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1230 0.000256 4096 0 8375 62080 14.0001 2170.99 419.128 2604.17 2604.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 25 1230 0.000256 4096 0 8375 62080 14.0081 2011.75 419.412 2445.22 2445.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 25 1230 0.000256 4096 0 8375 62080 13.9958 1979.45 419.115 2412.61 2412.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1230 0.000256 4096 0 8375 61920 14.0046 1523.72 419 1956.78 1956.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 25 1230 0.000256 4096 0 8375 61920 13.9996 1442.48 418.754 1875.29 1875.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 25 1230 0.000256 4096 0 8375 61920 14.0033 1424.54 419.043 1857.64 1857.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1230 0.000256 4096 0 8375 62016 14.0083 2645.21 418.855 3078.12 3078.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 25 1230 0.000256 4096 0 8375 62016 14.0012 2208.5 419.211 2641.76 2641.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 25 1230 0.000256 4096 0 8375 62016 14.0018 2052.01 418.835 2484.9 2484.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1230 0.000256 4096 0 8375 61824 13.9944 1772.51 418.416 2204.97 2205.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 25 1230 0.000256 4096 0 8375 61824 13.9948 1518.33 418.352 1950.73 1950.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 25 1230 0.000256 4096 0 8375 61824 13.9895 1425.46 418.358 1857.86 1857.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1230 0.000256 4096 0 8375 62000 13.996 2651.62 418.854 3084.52 3084.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 25 1230 0.000256 4096 0 8375 62000 13.9933 2244.49 418.831 2677.38 2677.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 25 1230 0.000256 4096 0 8375 62000 13.992 2129.49 418.804 2562.34 2562.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1230 0.000256 4096 0 8375 61800 13.9909 1784.45 418.655 2217.16 2217.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 25 1230 0.000256 4096 0 8375 61800 13.991 1562.25 418.167 1994.46 1994.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 25 1230 0.000256 4096 0 8375 61800 13.9919 1483.2 418.56 1915.8 1915.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1230 0.000256 4096 0 8375 62048 14.0015 2565.17 419.509 2998.74 2998.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 25 1230 0.000256 4096 0 8375 62048 13.9984 2214.13 419.186 2647.36 2647.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 25 1230 0.000256 4096 0 8375 62048 14.0042 2092.25 419.476 2525.79 2525.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1230 0.000256 4096 0 8375 61824 14.0063 1681.54 418.528 2114.13 2114.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 25 1230 0.000256 4096 0 8375 61824 13.9961 1596.53 418.476 2029.05 2029.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 25 1230 0.000256 4096 0 8375 61824 14.0001 1456.38 418.834 1889.26 1889.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1230 0.000256 4096 0 8375 62040 14.0063 2480.96 419.435 2914.45 2914.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 25 1230 0.000256 4096 0 8375 62040 14.0063 2150.39 419.128 2583.58 2583.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 25 1230 0.000256 4096 0 8375 62040 13.9994 2093.75 419.133 2526.94 2526.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1230 0.000256 4096 0 8375 61920 14.0053 1644.36 419.426 2077.85 2077.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 25 1230 0.000256 4096 0 8375 61920 14.0065 1565.23 419.48 1998.77 1998.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 25 1230 0.000256 4096 0 8375 61920 14.0063 1478.09 419.12 1911.27 1911.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1230 0.000256 4096 0 8375 61952 13.9965 2382.58 418.7 2815.33 2815.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 25 1230 0.000256 4096 0 8375 61952 13.9955 2156.62 418.684 2589.35 2589.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1230 0.000256 4096 0 8375 61696 13.9878 1686.45 417.942 2118.43 2118.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 25 1230 0.000256 4096 0 8375 61696 13.9966 1522.38 418.005 1954.44 1954.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1230 0.000256 4096 0 8384 62112 13.9592 1730.2 419.52 2163.73 2163.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 32 1230 0.000256 4096 0 8384 62112 13.9614 1631.65 419.526 2065.19 2065.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 32 1230 0.000256 4096 0 8384 62112 13.9625 1608.19 419.424 2041.63 2041.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 32 1230 0.000256 4096 0 8384 62112 13.9638 2554.08 419.124 2987.22 2987.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1230 0.000256 4096 0 8384 62080 13.9692 1116.6 419.187 1549.81 1549.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 32 1230 0.000256 4096 0 8384 62080 13.9678 1076.95 419.192 1510.16 1510.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 32 1230 0.000256 4096 0 8384 62080 13.9592 1056.1 419.193 1489.31 1489.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 32 1230 0.000256 4096 0 8384 62080 13.9612 1535.22 419.108 1968.34 1968.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1230 0.000256 4096 0 8384 62080 13.9824 1772.83 419.058 2205.93 2205.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 32 1230 0.000256 4096 0 8384 62080 13.9822 1664.1 419.325 2097.46 2097.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 32 1230 0.000256 4096 0 8384 62080 13.9838 1609.77 418.996 2042.8 2042.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 32 1230 0.000256 4096 0 8384 62080 13.9858 3915.64 418.974 4348.65 4348.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1230 0.000256 4096 0 8384 62000 13.9571 1138.36 418.855 1571.22 1571.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 32 1230 0.000256 4096 0 8384 62000 13.9484 1089.74 419.175 1522.91 1522.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 32 1230 0.000256 4096 0 8384 62000 13.9566 1067.85 419.173 1501.03 1501.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 32 1230 0.000256 4096 0 8384 62000 13.956 2069.4 418.788 2502.2 2502.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1230 0.000256 4096 0 8384 62064 13.9636 0 419.3 433.277 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 32 1230 0.000256 4096 0 8384 62064 13.965 0 419.31 433.289 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 32 1230 0.000256 4096 0 8384 62064 13.9551 0 419.356 433.324 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1230 0.000256 4096 0 8384 62016 13.9578 0 419.021 432.992 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 32 1230 0.000256 4096 0 8384 62016 13.9592 0 419.343 433.317 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 32 1230 0.000256 4096 0 8384 62016 13.9556 0 419.304 433.273 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1230 0.000256 4096 0 8384 62048 13.9831 1885.59 423.027 2322.65 2322.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 32 1230 0.000256 4096 0 8384 62048 13.9761 1702.33 419.187 2135.56 2135.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 32 1230 0.000256 4096 0 8384 62048 13.9837 1625.59 418.88 2058.51 2058.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1230 0.000256 4096 0 8384 61936 13.951 1202.34 418.923 1635.27 1635.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 32 1230 0.000256 4096 0 8384 61936 13.9756 1122.68 418.525 1555.23 1555.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 32 1230 0.000256 4096 0 8384 61936 13.9487 1067 418.971 1499.97 1500.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1230 0.000256 4096 0 8384 61824 13.9716 986.901 418.285 1419.21 1419.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 32 1230 0.000256 4096 0 8384 61824 13.9794 914.31 418.658 1347.01 1347.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 32 1230 0.000256 4096 0 8384 61824 13.9814 883.1 418.304 1315.44 1315.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1230 0.000256 4096 0 8384 62080 13.9616 1854.47 419.181 2287.67 2287.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 32 1230 0.000256 4096 0 8384 62080 13.9694 1700.74 419.431 2134.2 2134.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 32 1230 0.000256 4096 0 8384 62080 13.9732 1852.12 419.403 2285.56 2285.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1230 0.000256 4096 0 8384 61952 13.953 1213.82 419.133 1646.96 1647.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 32 1230 0.000256 4096 0 8384 61952 13.9591 1144.1 418.783 1576.9 1576.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 32 1230 0.000256 4096 0 8384 61952 13.9539 1188.88 418.736 1621.62 1621.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1230 0.000256 4096 0 8384 61824 13.9543 1004.58 418.503 1437.08 1437.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 32 1230 0.000256 4096 0 8384 61824 13.9458 953.36 418.846 1386.2 1386.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 32 1230 0.000256 4096 0 8384 61824 13.9551 997.825 418.844 1430.68 1430.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1230 0.000256 4096 0 8384 62064 13.9899 2725.89 419.094 3159.03 3159.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 32 1230 0.000256 4096 0 8384 62064 13.9939 2218.36 419.024 2651.43 2651.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 32 1230 0.000256 4096 0 8384 62064 13.9926 2065.47 419.088 2498.61 2498.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1230 0.000256 4096 0 8384 61920 13.971 1742.33 418.696 2175.05 2175.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 32 1230 0.000256 4096 0 8384 61920 13.9685 1536.13 419.059 1969.21 1969.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 32 1230 0.000256 4096 0 8384 61920 13.9687 1448.88 418.763 1881.67 1881.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1230 0.000256 4096 0 8384 61776 13.9781 1417.69 418.386 1850.11 1850.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 32 1230 0.000256 4096 0 8384 61776 13.9776 1359.8 418.705 1792.53 1792.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 32 1230 0.000256 4096 0 8384 61776 13.9833 1353.98 418.376 1786.4 1786.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1230 0.000256 4096 0 8384 62000 13.9551 2549.54 418.678 2982.23 2982.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 32 1230 0.000256 4096 0 8384 62000 13.9469 2154.72 418.839 2587.56 2587.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 32 1230 0.000256 4096 0 8384 62000 13.9468 2048.85 418.689 2481.53 2481.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1230 0.000256 4096 0 8384 61920 13.9488 1726.02 418.729 2158.75 2158.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 32 1230 0.000256 4096 0 8384 61920 13.9556 1501.53 418.78 1934.31 1934.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 32 1230 0.000256 4096 0 8384 61920 13.9551 1423.47 419.142 1856.62 1856.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1230 0.000256 4096 0 8384 61680 13.9349 1444.63 418.287 1876.9 1876.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 32 1230 0.000256 4096 0 8384 61680 13.935 1289.2 418.32 1721.51 1721.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 20 32 1230 0.000256 4096 0 8384 61680 13.937 1245.6 417.996 1677.58 1677.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1230 0.000256 4096 0 8384 62016 13.9591 0 419.024 432.997 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 32 1230 0.000256 4096 0 8384 62016 13.9552 0 418.941 432.91 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1230 0.000256 4096 0 8384 61824 13.956 1556 418.796 1988.81 1988.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 32 1230 0.000256 4096 0 8384 61824 13.951 1511.18 418.847 1944.03 1944.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1230 0.000256 4096 0 8384 61632 13.9442 1354.95 417.922 1786.87 1786.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 32 1230 0.000256 4096 0 8384 61632 13.9428 1285.01 417.925 1716.93 1716.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1230 0.000256 4096 0 8384 62000 13.9879 2383.65 418.818 2816.51 2816.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 32 1230 0.000256 4096 0 8384 62000 13.9913 2150.84 418.878 2583.76 2583.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1230 0.000256 4096 0 8384 61800 13.9568 1660.81 418.264 2093.08 2093.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 32 1230 0.000256 4096 0 8384 61800 13.9591 1519.82 418.243 1952.08 1952.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1230 0.000256 4096 0 8384 61800 13.9878 1372.9 418.971 1805.91 1805.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 32 1230 0.000256 4096 0 8384 61800 13.9881 1309.84 419.187 1743.07 1743.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1230 0.000256 4096 0 8384 61936 13.9551 2308.66 419.007 2741.68 2741.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 32 1230 0.000256 4096 0 8384 61936 13.9572 2079.42 418.614 2512.05 2512.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1230 0.000256 4096 0 8384 61824 13.9517 1614.8 418.926 2047.73 2047.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 32 1230 0.000256 4096 0 8384 61824 13.9494 1471.63 419.001 1904.63 1904.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1230 0.000256 4096 0 8384 61488 13.9217 1318.79 417.697 1750.46 1750.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 28 32 1230 0.000256 4096 0 8384 61488 13.9231 1275.4 417.76 1707.14 1707.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1230 0.000256 4096 0 8384 61920 13.968 2286.65 418.967 2719.64 2719.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 32 1230 0.000256 4096 0 8384 61920 13.9873 2091.88 418.878 2524.8 2524.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1230 0.000256 4096 0 8384 61680 13.9391 1612.39 422.032 2048.41 2048.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 32 1230 0.000256 4096 0 8384 61680 13.9418 1483.57 418.473 1916.04 1916.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1230 0.000256 4096 0 8384 61560 13.9471 1339.76 418.276 1772.05 1772.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 30 32 1230 0.000256 4096 0 8384 61560 13.9387 1296.89 417.988 1728.87 1728.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1230 0.000256 4096 0 8384 61952 13.955 2273.56 418.845 2706.42 2706.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 32 1230 0.000256 4096 0 8384 61952 13.9551 2086.58 418.754 2519.34 2519.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1230 0.000256 4096 0 8384 61696 13.9448 1534.69 418.098 1966.79 1966.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 32 1230 0.000256 4096 0 8384 61696 13.9493 1487.05 418.101 1919.15 1919.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1230 0.000256 4096 0 8384 61440 13.9273 1400.04 417.324 1831.35 1831.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 32 32 1230 0.000256 4096 0 8384 61440 13.9247 1345.21 417.815 1777.01 1777.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1230 0.000256 4096 0 8400 62080 13.9998 1764.14 419.478 2197.67 2197.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 40 1230 0.000256 4096 0 8400 62080 13.9991 1655.45 419.133 2088.64 2088.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 40 1230 0.000256 4096 0 8400 62080 14.006 1606.98 419.11 2040.14 2040.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 40 1230 0.000256 4096 0 8400 62080 13.9983 3849.97 419.514 4283.53 4283.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1230 0.000256 4096 0 8400 62016 13.9961 1130.75 419.291 1564.09 1564.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 40 1230 0.000256 4096 0 8400 62016 13.989 1084.79 419.295 1518.13 1518.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 40 1230 0.000256 4096 0 8400 62016 13.9858 1060.82 418.948 1493.81 1493.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 40 1230 0.000256 4096 0 8400 62016 14.0008 2002.66 419.349 2436.07 2436.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1230 0.000256 4096 0 8400 62080 14.0769 2007.63 419.155 2440.92 2440.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 40 1230 0.000256 4096 0 8400 62080 14.0117 1838.65 419.162 2271.88 2271.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 40 1230 0.000256 4096 0 8400 62080 14.0042 1727.18 419.16 2160.4 2160.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1230 0.000256 4096 0 8400 62000 13.9935 1270.81 418.955 1703.81 1703.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 40 1230 0.000256 4096 0 8400 62000 13.994 1186.83 419.296 1620.17 1620.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 40 1230 0.000256 4096 0 8400 62000 13.9884 1131.31 419.337 1564.69 1564.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1230 0.000256 4096 0 8400 61920 13.9911 1039.9 419.131 1473.08 1473.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 40 1230 0.000256 4096 0 8400 61920 13.9938 968.102 418.603 1400.75 1400.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 40 1230 0.000256 4096 0 8400 61920 13.9989 938.829 419.044 1371.92 1371.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1230 0.000256 4096 0 8400 62064 14.006 1848.05 419.433 2281.54 2281.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 40 1230 0.000256 4096 0 8400 62064 14.0055 1664.35 419.397 2097.8 2097.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 40 1230 0.000256 4096 0 8400 62064 14.0063 1615.69 419.035 2048.79 2048.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1230 0.000256 4096 0 8400 62016 13.9992 1209.02 419.168 1642.24 1642.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 40 1230 0.000256 4096 0 8400 62016 14.0124 1108.92 419.511 1542.5 1542.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 40 1230 0.000256 4096 0 8400 62016 14.0048 1064.38 419.118 1497.56 1497.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1230 0.000256 4096 0 8400 61920 14.0001 988.061 419.175 1421.29 1421.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 40 1230 0.000256 4096 0 8400 61920 14.0042 910.16 419.148 1343.36 1343.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 40 1230 0.000256 4096 0 8400 61920 14.0042 973.049 418.859 1405.97 1406.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1230 0.000256 4096 0 8400 62048 14.0022 2621.43 419.429 3054.92 3054.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 40 1230 0.000256 4096 0 8400 62048 13.9999 2108.98 419.43 2542.46 2542.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 40 1230 0.000256 4096 0 8400 62048 14.0075 1847.38 419.137 2280.58 2280.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1230 0.000256 4096 0 8400 61936 13.9935 1657.68 419.156 2090.88 2090.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 40 1230 0.000256 4096 0 8400 61936 13.9901 1403.6 418.771 1836.42 1836.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 40 1230 0.000256 4096 0 8400 61936 13.9995 1196.2 419.121 1629.37 1629.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1230 0.000256 4096 0 8400 61824 13.9908 1346.36 418.861 1779.26 1779.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 40 1230 0.000256 4096 0 8400 61824 13.9973 1122.39 418.881 1555.32 1555.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 40 1230 0.000256 4096 0 8400 61824 13.9899 974.617 418.482 1407.14 1407.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1230 0.000256 4096 0 8400 62016 13.9898 2433.94 418.949 2866.93 2866.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 40 1230 0.000256 4096 0 8400 62016 13.9944 1960.52 419.349 2393.92 2393.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 40 1230 0.000256 4096 0 8400 62016 13.9981 1802.96 418.945 2235.95 2236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1230 0.000256 4096 0 8400 61952 13.993 1512.32 418.949 1945.32 1945.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 40 1230 0.000256 4096 0 8400 61952 13.9899 1310.48 418.933 1743.46 1743.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 40 1230 0.000256 4096 0 8400 61952 13.994 1170.2 419.007 1603.26 1603.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1230 0.000256 4096 0 8400 61824 13.9923 1235.22 418.665 1667.93 1667.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 40 1230 0.000256 4096 0 8400 61824 13.9918 1099.56 418.963 1532.57 1532.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 40 1230 0.000256 4096 0 8400 61824 13.9967 979.241 418.816 1412.11 1412.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1230 0.000256 4096 0 8400 61992 14.0004 2514 419.168 2947.23 2947.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 40 1230 0.000256 4096 0 8400 61992 13.9947 2186.45 418.866 2619.36 2619.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 40 1230 0.000256 4096 0 8400 61992 13.9981 2102.36 418.793 2535.21 2535.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1230 0.000256 4096 0 8400 61920 14.0058 1640.52 418.925 2073.5 2073.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 40 1230 0.000256 4096 0 8400 61920 13.9947 1606.93 419.25 2040.23 2040.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 40 1230 0.000256 4096 0 8400 61920 14.0023 1473.24 419.26 1906.57 1906.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1230 0.000256 4096 0 8400 61776 13.9981 1445.22 418.55 1877.82 1877.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 40 1230 0.000256 4096 0 8400 61776 13.9899 1321.3 418.763 1754.11 1754.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 40 1230 0.000256 4096 0 8400 61776 13.996 1286.47 418.532 1719.05 1719.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1230 0.000256 4096 0 8400 61632 14.0024 1284.86 418.384 1717.3 1717.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 40 1230 0.000256 4096 0 8400 61632 13.991 1214.66 418.103 1646.81 1646.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 18 40 1230 0.000256 4096 0 8400 61632 13.9899 1209.79 418.102 1641.93 1641.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1230 0.000256 4096 0 8400 62000 13.9886 2373.91 419.244 2807.2 2807.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 40 1230 0.000256 4096 0 8400 62000 13.9911 2124.21 419.291 2557.55 2557.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1230 0.000256 4096 0 8400 61920 13.9999 1613.21 419.316 2046.58 2046.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 40 1230 0.000256 4096 0 8400 61920 13.99 1502.57 419.295 1935.91 1935.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1230 0.000256 4096 0 8400 61680 13.9919 1346.53 418.435 1779.01 1779.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 40 1230 0.000256 4096 0 8400 61680 13.9858 1305.26 418.433 1737.73 1737.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1230 0.000256 4096 0 8400 61760 13.9953 1348.54 419.283 1781.87 1781.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 40 1230 0.000256 4096 0 8400 61760 13.996 1191.31 419.243 1624.61 1624.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1230 0.000256 4096 0 8400 62016 14.0003 2251.26 419.43 2684.74 2684.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 40 1230 0.000256 4096 0 8400 62016 14.0016 2051.27 419.422 2484.75 2484.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1230 0.000256 4096 0 8400 61824 13.997 1589.19 418.961 2022.2 2022.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 40 1230 0.000256 4096 0 8400 61824 13.99 1452.53 418.947 1885.52 1885.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1230 0.000256 4096 0 8400 61632 13.9958 1305.23 418.477 1737.75 1737.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 40 1230 0.000256 4096 0 8400 61632 13.9884 1254.28 418.092 1686.42 1686.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1230 0.000256 4096 0 8400 61440 13.9738 1221.33 417.865 1653.22 1653.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 24 40 1230 0.000256 4096 0 8400 61440 13.9796 1203.32 417.923 1635.28 1635.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1230 0.000256 4096 0 8400 62000 14.009 2310.46 419.046 2743.56 2743.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 40 1230 0.000256 4096 0 8400 62000 14.0025 2128.08 423.167 2565.3 2565.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1230 0.000256 4096 0 8400 61800 13.9942 1571.74 418.463 2004.25 2004.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 40 1230 0.000256 4096 0 8400 61800 13.9899 1511.42 418.809 1944.27 1944.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1230 0.000256 4096 0 8400 61800 14.0042 1403.29 419.402 1836.74 1836.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 40 1230 0.000256 4096 0 8400 61800 13.9994 1334.01 419.062 1767.12 1767.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1230 0.000256 4096 0 8400 61600 13.9997 1245.2 418.525 1677.78 1677.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 25 40 1230 0.000256 4096 0 8400 61600 13.9967 1217.32 418.583 1649.95 1649.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1230 0.000256 4096 0 8400 62080 13.9978 1904.28 419.006 2337.34 2337.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 48 1230 0.000256 4096 0 8400 62080 13.994 1710.68 419.467 2144.19 2144.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 48 1230 0.000256 4096 0 8400 62080 14.0022 1616.63 419.113 2049.8 2049.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1230 0.000256 4096 0 8400 62016 13.9899 1221.76 418.945 1654.75 1654.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 48 1230 0.000256 4096 0 8400 62016 13.9917 1097.16 419.254 1530.46 1530.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 48 1230 0.000256 4096 0 8400 62016 13.9919 1057.6 418.845 1490.49 1490.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1230 0.000256 4096 0 8400 62016 14.0156 1012.26 419.476 1445.81 1445.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 48 1230 0.000256 4096 0 8400 62016 13.9982 921.325 419.475 1354.85 1354.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 48 1230 0.000256 4096 0 8400 62016 14.0012 872.485 419.169 1305.71 1305.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1230 0.000256 4096 0 8400 62080 13.994 1841.1 419.17 2274.32 2274.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 48 1230 0.000256 4096 0 8400 62080 14.01 1662.42 419.466 2095.95 2096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 48 1230 0.000256 4096 0 8400 62080 13.996 1608.66 419.155 2041.87 2041.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1230 0.000256 4096 0 8400 62000 13.9982 1205.95 418.852 1638.85 1638.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 48 1230 0.000256 4096 0 8400 62000 13.99 1105.9 419.256 1539.2 1539.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 48 1230 0.000256 4096 0 8400 62000 13.9899 1055.17 419.351 1488.56 1488.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1230 0.000256 4096 0 8400 61920 13.994 979.733 419.127 1412.9 1412.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 48 1230 0.000256 4096 0 8400 61920 13.9878 905.158 418.732 1337.93 1337.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 48 1230 0.000256 4096 0 8400 61920 13.9927 969.479 418.798 1402.32 1402.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1230 0.000256 4096 0 8400 62064 14.0058 2549.85 419.466 2983.38 2983.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 48 1230 0.000256 4096 0 8400 62064 14.0001 2051.08 419.117 2484.26 2484.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 48 1230 0.000256 4096 0 8400 62064 14.0027 1794.46 419.182 2227.7 2227.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1230 0.000256 4096 0 8400 62016 14.0012 1612.51 419.513 2046.07 2046.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 48 1230 0.000256 4096 0 8400 62016 14.0002 1366.51 419.115 1799.67 1799.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 48 1230 0.000256 4096 0 8400 62016 13.9997 1160.8 419.084 1593.94 1593.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1230 0.000256 4096 0 8400 61920 13.996 1298.95 419.22 1732.22 1732.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 48 1230 0.000256 4096 0 8400 61920 14.0036 1091.94 418.86 1524.86 1524.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 48 1230 0.000256 4096 0 8400 61920 13.9978 947.307 419.164 1380.52 1380.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1230 0.000256 4096 0 8400 61824 13.996 1096.3 418.499 1528.85 1528.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 48 1230 0.000256 4096 0 8400 61824 13.9909 967.252 418.989 1400.29 1400.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 48 1230 0.000256 4096 0 8400 61824 13.995 846.622 418.89 1279.55 1279.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1230 0.000256 4096 0 8400 62048 14.0042 2359.99 419.073 2793.11 2793.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 48 1230 0.000256 4096 0 8400 62048 13.9981 1970.06 419.131 2403.24 2403.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 48 1230 0.000256 4096 0 8400 62048 13.9989 1782.76 419.078 2215.89 2215.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1230 0.000256 4096 0 8400 61936 13.9909 1492.14 419.162 1925.35 1925.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 48 1230 0.000256 4096 0 8400 61936 13.9919 1336.84 419.165 1770.05 1770.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 48 1230 0.000256 4096 0 8400 61936 13.9896 1170.12 419.127 1603.29 1603.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1230 0.000256 4096 0 8400 61824 14.0016 1228.28 418.466 1660.8 1660.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 48 1230 0.000256 4096 0 8400 61824 13.996 1100.66 418.773 1533.48 1533.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 48 1230 0.000256 4096 0 8400 61824 13.9919 956.407 418.831 1389.28 1389.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1230 0.000256 4096 0 8400 61824 13.9878 1108.24 418.77 1541.05 1541.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 48 1230 0.000256 4096 0 8400 61824 13.9958 945.076 418.669 1377.8 1377.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 14 48 1230 0.000256 4096 0 8400 61824 13.9897 876.381 418.77 1309.19 1309.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1230 0.000256 4096 0 8400 62016 13.9886 2241.52 418.856 2674.42 2674.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 48 1230 0.000256 4096 0 8400 62016 13.9816 1898.5 418.99 2331.52 2331.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1230 0.000256 4096 0 8400 61952 13.9863 1437.31 418.948 1870.29 1870.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 48 1230 0.000256 4096 0 8400 61952 13.9916 1283.77 418.857 1716.67 1716.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1230 0.000256 4096 0 8400 61824 13.9933 1188.61 418.898 1621.55 1621.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 48 1230 0.000256 4096 0 8400 61824 13.9921 1061.4 418.498 1493.94 1493.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1230 0.000256 4096 0 8400 61696 13.9907 1048.8 418.565 1481.41 1481.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 48 1230 0.000256 4096 0 8400 61696 13.9796 932.951 418.251 1365.23 1365.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1230 0.000256 4096 0 8400 61992 13.9981 2266.37 418.803 2699.22 2699.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 48 1230 0.000256 4096 0 8400 61992 14.0002 2086.59 419.165 2519.81 2519.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1230 0.000256 4096 0 8400 61920 14.0022 1577.14 419.253 2010.45 2010.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 48 1230 0.000256 4096 0 8400 61920 13.9937 1483.96 418.863 1916.87 1916.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1230 0.000256 4096 0 8400 61776 13.9981 1329.39 418.377 1761.82 1761.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 48 1230 0.000256 4096 0 8400 61776 13.9937 1285.01 418.412 1717.47 1717.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1230 0.000256 4096 0 8400 61632 13.9928 1328.62 418.144 1760.81 1760.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 48 1230 0.000256 4096 0 8400 61632 13.9866 1254.95 418.104 1687.09 1687.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1230 0.000256 4096 0 8400 62000 13.9899 2255.5 418.938 2688.47 2688.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 48 1230 0.000256 4096 0 8400 62000 13.9899 2071.56 419.246 2504.85 2504.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1230 0.000256 4096 0 8400 61920 13.9919 1600.94 418.943 2033.93 2033.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 48 1230 0.000256 4096 0 8400 61920 13.9851 1471.8 418.937 1904.77 1904.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1230 0.000256 4096 0 8400 61680 13.9899 1314.49 418.165 1746.7 1746.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 48 1230 0.000256 4096 0 8400 61680 13.9947 1277.69 418.439 1710.18 1710.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1230 0.000256 4096 0 8400 61760 13.9977 1228.71 419.302 1662.07 1662.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 48 1230 0.000256 4096 0 8400 61760 13.994 1224.8 419.337 1658.18 1658.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1230 0.000256 4096 0 8400 62080 14.0037 1978.26 419.119 2411.44 2411.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 50 1230 0.000256 4096 0 8400 62080 14.0024 1830.72 419.121 2263.89 2263.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 50 1230 0.000256 4096 0 8400 62080 14.0082 1717.28 419.182 2150.53 2150.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1230 0.000256 4096 0 8400 62016 13.9919 1263.23 418.892 1696.16 1696.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 50 1230 0.000256 4096 0 8400 62016 13.982 1182.48 419.237 1615.75 1615.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 50 1230 0.000256 4096 0 8400 62016 13.9986 1127.61 419.25 1560.92 1560.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1230 0.000256 4096 0 8400 62016 14.0062 1037.33 419.512 1470.9 1470.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 50 1230 0.000256 4096 0 8400 62016 14.0068 964.703 419.17 1397.93 1397.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 50 1230 0.000256 4096 0 8400 62016 14.0059 934.826 419.501 1368.39 1368.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1230 0.000256 4096 0 8400 62080 14.006 1851.67 419.157 2284.89 2284.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 50 1230 0.000256 4096 0 8400 62080 13.9972 1682.23 423.263 2119.54 2119.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 50 1230 0.000256 4096 0 8400 62080 13.9981 1631.36 419.227 2064.64 2064.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1230 0.000256 4096 0 8400 62000 13.9952 1189.23 419.257 1622.54 1622.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 50 1230 0.000256 4096 0 8400 62000 13.996 1120.66 419.246 1553.96 1554.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 50 1230 0.000256 4096 0 8400 62000 13.9919 1072.63 419.328 1506 1506.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1230 0.000256 4096 0 8400 61920 13.9902 987.472 419.118 1420.64 1420.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 50 1230 0.000256 4096 0 8400 61920 13.9945 916.946 419.033 1350.03 1350.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 50 1230 0.000256 4096 0 8400 61920 13.9919 971.098 418.726 1403.87 1403.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1230 0.000256 4096 0 8400 61920 13.9941 851.234 419.351 1284.63 1284.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 50 1230 0.000256 4096 0 8400 61920 13.994 819.664 419.02 1252.73 1252.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 50 1230 0.000256 4096 0 8400 61920 13.9876 866.328 419.304 1299.67 1299.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1230 0.000256 4096 0 8400 62064 14.0022 2509.14 419.46 2942.65 2942.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 50 1230 0.000256 4096 0 8400 62064 14.0088 1974.73 419.518 2408.31 2408.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 50 1230 0.000256 4096 0 8400 62064 13.9985 1789.55 419.517 2223.12 2223.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1230 0.000256 4096 0 8400 62016 13.9972 1571.72 419.483 2005.25 2005.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 50 1230 0.000256 4096 0 8400 62016 14.0017 1314.58 419.176 1747.81 1747.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 50 1230 0.000256 4096 0 8400 62016 14.0001 1159.59 419.509 1593.15 1593.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1230 0.000256 4096 0 8400 61920 13.9989 1278.59 418.869 1711.52 1711.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 50 1230 0.000256 4096 0 8400 61920 13.9977 1074.27 418.864 1507.19 1507.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 50 1230 0.000256 4096 0 8400 61920 13.9962 950.994 418.784 1383.83 1383.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1230 0.000256 4096 0 8400 61824 13.9981 1086.51 418.597 1519.16 1519.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 50 1230 0.000256 4096 0 8400 61824 13.9981 963.424 418.907 1396.38 1396.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 50 1230 0.000256 4096 0 8400 61824 13.9916 848.562 418.984 1281.59 1281.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1230 0.000256 4096 0 8400 62048 14.0001 2296.56 419.376 2729.98 2730.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 50 1230 0.000256 4096 0 8400 62048 13.9981 1918.41 419.115 2351.57 2351.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 50 1230 0.000256 4096 0 8400 62048 14.0083 1735.95 419.07 2169.08 2169.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1230 0.000256 4096 0 8400 61936 13.9921 1466.32 418.773 1899.15 1899.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 50 1230 0.000256 4096 0 8400 61936 13.9906 1302.72 418.77 1735.54 1735.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 50 1230 0.000256 4096 0 8400 61936 13.9921 1136 418.775 1568.83 1568.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1230 0.000256 4096 0 8400 61824 13.9955 1201.96 418.787 1634.79 1634.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 50 1230 0.000256 4096 0 8400 61824 13.9986 1082.63 418.823 1515.51 1515.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 50 1230 0.000256 4096 0 8400 61824 13.9867 936.819 418.767 1369.63 1369.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1230 0.000256 4096 0 8400 61824 13.9868 1085.22 419.07 1518.32 1518.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 50 1230 0.000256 4096 0 8400 61824 13.9905 924.715 419.109 1357.87 1357.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 14 50 1230 0.000256 4096 0 8400 61824 13.9898 840.653 418.833 1273.53 1273.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1230 0.000256 4096 0 8400 62016 14.0001 2242.91 418.945 2675.91 2675.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 50 1230 0.000256 4096 0 8400 62016 13.994 1934.58 418.946 2367.57 2367.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1230 0.000256 4096 0 8400 61952 13.9903 1461.42 418.917 1894.38 1894.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 50 1230 0.000256 4096 0 8400 61952 13.9921 1331.91 419.015 1764.97 1765.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1230 0.000256 4096 0 8400 61824 13.9899 1220.24 418.599 1652.88 1652.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 50 1230 0.000256 4096 0 8400 61824 13.9902 1078.56 418.716 1511.32 1511.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1230 0.000256 4096 0 8400 61696 13.9935 1064.01 418.607 1496.67 1496.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 50 1230 0.000256 4096 0 8400 61696 13.994 963.626 418.654 1396.33 1396.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1230 0.000256 4096 0 8400 61992 13.9981 2362.97 419.256 2796.28 2796.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 50 1230 0.000256 4096 0 8400 61992 13.9985 2172.07 419.15 2605.28 2605.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1230 0.000256 4096 0 8400 61920 13.995 1683.03 418.845 2115.93 2115.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 50 1230 0.000256 4096 0 8400 61920 14.0011 1543.13 419.26 1976.44 1976.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1230 0.000256 4096 0 8400 61776 13.9977 1384.82 418.466 1817.33 1817.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 50 1230 0.000256 4096 0 8400 61776 13.9903 1327.08 418.865 1759.99 1760.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1230 0.000256 4096 0 8400 61632 13.9937 1304.91 418.049 1737.01 1737.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 50 1230 0.000256 4096 0 8400 61632 13.9911 1303.38 418.086 1735.51 1735.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1230 0.000256 4096 0 8400 61560 13.996 1191.64 418.398 1624.09 1624.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 18 50 1230 0.000256 4096 0 8400 61560 13.991 1169.55 418.095 1601.69 1601.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1230 0.000256 4096 0 8400 62000 13.9905 2277.69 419.242 2710.97 2711.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 50 1230 0.000256 4096 0 8400 62000 13.9909 2096.18 418.936 2529.16 2529.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1230 0.000256 4096 0 8400 61920 13.9944 1573.42 418.947 2006.41 2006.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 50 1230 0.000256 4096 0 8400 61920 14.0002 1484.07 419.4 1917.53 1917.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1230 0.000256 4096 0 8400 61680 13.9968 1347.78 418.481 1780.31 1780.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 50 1230 0.000256 4096 0 8400 61680 14.0001 1291.93 418.093 1724.08 1724.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1230 0.000256 4096 0 8400 61760 13.9921 1226.76 419.005 1659.81 1659.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 50 1230 0.000256 4096 0 8400 61760 14.008 1193.14 418.953 1626.15 1626.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1230 0.000256 4096 0 8400 61600 13.9938 1179.6 418.914 1612.56 1612.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 20 50 1230 0.000256 4096 0 8400 61600 13.9962 1148.64 418.87 1581.57 1581.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1230 0.000256 4096 0 8400 62080 14.0001 1829.71 419.182 2262.95 2262.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 60 1230 0.000256 4096 0 8400 62080 14.0001 1656.91 419.117 2090.09 2090.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 60 1230 0.000256 4096 0 8400 62080 14.0019 1603.35 419.018 2036.42 2036.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1230 0.000256 4096 0 8400 62016 13.9959 1200.15 419.344 1633.54 1633.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 60 1230 0.000256 4096 0 8400 62016 13.9899 1103.45 419.236 1536.73 1536.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 60 1230 0.000256 4096 0 8400 62016 13.989 1048.65 419.328 1482.02 1482.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1230 0.000256 4096 0 8400 62016 14.002 966.527 419.182 1399.76 1399.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 60 1230 0.000256 4096 0 8400 62016 14.0001 898.941 419.514 1332.51 1332.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 60 1230 0.000256 4096 0 8400 62016 14.0042 965.272 419.105 1398.43 1398.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1230 0.000256 4096 0 8400 61952 13.9935 839.985 418.948 1272.98 1273.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 60 1230 0.000256 4096 0 8400 61952 13.996 809.587 418.859 1242.5 1242.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 60 1230 0.000256 4096 0 8400 61952 13.9899 849.065 419.297 1282.4 1282.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1230 0.000256 4096 0 8400 62080 13.9989 2512.64 419.145 2945.84 2945.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 60 1230 0.000256 4096 0 8400 62080 14.0035 1977.16 419.229 2410.44 2410.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 60 1230 0.000256 4096 0 8400 62080 13.9996 1785.88 419.213 2219.14 2219.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1230 0.000256 4096 0 8400 62000 13.9899 1571.96 419.303 2005.31 2005.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 60 1230 0.000256 4096 0 8400 62000 13.9898 1314.48 419.33 1747.85 1747.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 60 1230 0.000256 4096 0 8400 62000 13.9907 1152.66 418.904 1585.6 1585.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1230 0.000256 4096 0 8400 61920 13.9919 1276.32 419.084 1709.45 1709.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 60 1230 0.000256 4096 0 8400 61920 13.994 1072.16 419.025 1505.23 1505.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 60 1230 0.000256 4096 0 8400 61920 13.9908 949.389 418.713 1382.14 1382.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1230 0.000256 4096 0 8400 61920 13.9919 1082.68 418.946 1515.67 1515.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 60 1230 0.000256 4096 0 8400 61920 13.9878 962.683 418.983 1395.7 1395.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 60 1230 0.000256 4096 0 8400 61920 13.9967 847.82 418.943 1280.81 1280.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1230 0.000256 4096 0 8400 62064 14.0001 2300.78 419.077 2733.91 2733.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 60 1230 0.000256 4096 0 8400 62064 13.9995 1899.48 419.095 2332.63 2332.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 60 1230 0.000256 4096 0 8400 62064 14.0001 1744.02 423.221 2181.29 2181.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1230 0.000256 4096 0 8400 62016 13.994 1452.41 419.011 1885.47 1885.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 60 1230 0.000256 4096 0 8400 62016 13.994 1302.79 419.126 1735.97 1736.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 60 1230 0.000256 4096 0 8400 62016 14.0073 1141.57 419.118 1574.74 1574.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1230 0.000256 4096 0 8400 61920 14.0074 1192.89 419.247 1626.2 1626.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 60 1230 0.000256 4096 0 8400 61920 13.9996 1083.32 419.178 1516.55 1516.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 60 1230 0.000256 4096 0 8400 61920 14.0047 944.02 419.174 1377.25 1377.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1230 0.000256 4096 0 8400 61824 13.9938 1076.43 419.004 1509.48 1509.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 60 1230 0.000256 4096 0 8400 61824 13.9954 921.428 418.663 1354.14 1354.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 60 1230 0.000256 4096 0 8400 61824 13.9844 831.061 418.766 1263.87 1263.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1230 0.000256 4096 0 8400 61680 13.9878 929.616 418.087 1361.74 1361.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 60 1230 0.000256 4096 0 8400 61680 13.9923 837.669 418.394 1270.11 1270.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 12 60 1230 0.000256 4096 0 8400 61680 13.9881 776.167 418.47 1208.68 1208.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1230 0.000256 4096 0 8400 62048 13.9973 2202.95 419.143 2636.14 2636.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 60 1230 0.000256 4096 0 8400 62048 14.0034 1874.81 419.061 2307.93 2307.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1230 0.000256 4096 0 8400 61936 13.9956 1407.35 419.126 1840.52 1840.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 60 1230 0.000256 4096 0 8400 61936 13.9894 1272.11 418.781 1704.94 1704.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1230 0.000256 4096 0 8400 61824 13.994 1174.49 418.82 1607.36 1607.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 60 1230 0.000256 4096 0 8400 61824 13.9919 1033.8 418.531 1466.38 1466.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1230 0.000256 4096 0 8400 61824 13.9947 1033.83 419.179 1467.06 1467.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 60 1230 0.000256 4096 0 8400 61824 13.9924 924.572 419.087 1357.7 1357.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1230 0.000256 4096 0 8400 61600 13.9798 908.624 417.913 1340.57 1340.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 60 1230 0.000256 4096 0 8400 61600 13.9794 826.841 417.874 1258.75 1258.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1230 0.000256 4096 0 8400 62016 13.9906 2025.18 418.941 2458.16 2458.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 60 1230 0.000256 4096 0 8400 62016 13.9929 1816.62 419.249 2249.91 2249.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1230 0.000256 4096 0 8400 61952 13.9978 1376.32 423.052 1813.42 1813.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 60 1230 0.000256 4096 0 8400 61952 13.9919 1264.9 419.008 1697.96 1698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1230 0.000256 4096 0 8400 61824 13.9925 1139.88 418.993 1572.92 1572.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 60 1230 0.000256 4096 0 8400 61824 14.004 1041.53 418.602 1474.19 1474.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1230 0.000256 4096 0 8400 61696 13.9847 1029.08 418.254 1461.37 1461.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 60 1230 0.000256 4096 0 8400 61696 13.9947 931.317 422.343 1367.7 1367.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1230 0.000256 4096 0 8400 61760 13.988 940.854 418.953 1373.85 1373.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 16 60 1230 0.000256 4096 0 8400 61760 13.9938 857.172 418.937 1290.16 1290.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1230 0.000256 4096 0 8384 62112 13.9654 1801.26 419.476 2234.75 2234.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 64 1230 0.000256 4096 0 8384 62112 13.9653 1637.16 419.513 2070.7 2070.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 64 1230 0.000256 4096 0 8384 62112 13.964 1805.85 419.437 2239.3 2239.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1230 0.000256 4096 0 8384 62080 13.9634 1156.28 419.441 1589.74 1589.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 64 1230 0.000256 4096 0 8384 62080 13.9612 1091 419.522 1524.54 1524.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 64 1230 0.000256 4096 0 8384 62080 13.9571 1151.83 419.512 1585.35 1585.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1230 0.000256 4096 0 8384 62016 13.9545 0 419.302 433.27 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 64 1230 0.000256 4096 0 8384 62016 13.959 0 419.338 433.311 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 64 1230 0.000256 4096 0 8384 62016 13.9653 0 419.344 433.323 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1230 0.000256 4096 0 8384 61952 13.957 823.052 418.846 1255.91 1255.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 64 1230 0.000256 4096 0 8384 61952 13.9586 796.783 418.785 1229.58 1229.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 64 1230 0.000256 4096 0 8384 61952 13.9551 842.76 419.173 1275.94 1275.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1230 0.000256 4096 0 8384 62080 13.9917 2420.93 419.342 2854.32 2854.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 64 1230 0.000256 4096 0 8384 62080 14.0042 1912.99 418.989 2346.04 2346.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 64 1230 0.000256 4096 0 8384 62080 13.9783 1746.31 418.987 2179.33 2179.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1230 0.000256 4096 0 8384 62000 13.9526 1480.66 419.23 1913.89 1913.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 64 1230 0.000256 4096 0 8384 62000 13.9571 1261.87 418.773 1694.66 1694.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 64 1230 0.000256 4096 0 8384 62000 13.9537 1114.16 418.853 1547.02 1547.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1230 0.000256 4096 0 8384 61920 13.9817 1223.39 418.629 1656.06 1656.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 64 1230 0.000256 4096 0 8384 61920 13.9816 1040.24 418.58 1472.85 1472.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 64 1230 0.000256 4096 0 8384 61920 13.9873 922.19 418.631 1354.86 1354.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1230 0.000256 4096 0 8384 61920 13.9493 1049.16 418.83 1482 1482.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 64 1230 0.000256 4096 0 8384 61920 13.9551 919.543 418.778 1352.33 1352.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 64 1230 0.000256 4096 0 8384 61920 13.9502 835.558 418.781 1268.34 1268.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1230 0.000256 4096 0 8384 61800 13.9612 953.776 418.271 1386.07 1386.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 10 64 1230 0.000256 4096 0 8384 61800 13.9635 818.657 418.757 1251.43 1251.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 10 64 1230 0.000256 4096 0 8384 61800 13.9613 757 418.71 1189.73 1189.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1230 0.000256 4096 0 8384 62064 13.9612 0 418.951 432.927 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 64 1230 0.000256 4096 0 8384 62064 13.9626 0 419.239 433.215 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1230 0.000256 4096 0 8384 62016 13.9593 0 419.262 433.238 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 64 1230 0.000256 4096 0 8384 62016 13.9531 0 418.852 432.818 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1230 0.000256 4096 0 8384 61920 13.9697 1147.5 419.083 1580.6 1580.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 64 1230 0.000256 4096 0 8384 61920 13.9798 1021.98 419.152 1455.16 1455.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1230 0.000256 4096 0 8384 61824 13.9508 1021.68 418.326 1454.01 1454.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 64 1230 0.000256 4096 0 8384 61824 13.9533 882.905 418.445 1315.36 1315.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1230 0.000256 4096 0 8384 61680 13.9448 892.124 417.923 1324.04 1324.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 64 1230 0.000256 4096 0 8384 61680 13.9387 814.094 418.324 1246.41 1246.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1230 0.000256 4096 0 8384 62048 13.9797 2105.99 419.217 2539.24 2539.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 64 1230 0.000256 4096 0 8384 62048 13.9821 1763.65 418.911 2196.59 2196.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1230 0.000256 4096 0 8384 61936 13.949 1332.85 418.663 1765.52 1765.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 64 1230 0.000256 4096 0 8384 61936 13.9469 1219.01 418.904 1651.91 1651.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1230 0.000256 4096 0 8384 61824 13.9678 1123.49 418.216 1555.73 1555.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 64 1230 0.000256 4096 0 8384 61824 13.9804 991.281 418.711 1424.02 1424.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1230 0.000256 4096 0 8384 61824 13.9526 988.322 418.961 1421.29 1421.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 64 1230 0.000256 4096 0 8384 61824 13.9525 875.129 418.963 1308.1 1308.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1230 0.000256 4096 0 8384 61600 13.9614 871.984 417.699 1303.7 1303.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 64 1230 0.000256 4096 0 8384 61600 13.9664 785.584 417.772 1217.38 1217.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1230 0.000256 4096 0 8384 62080 13.9667 2019.89 419.133 2453.04 2453.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 64 1230 0.000256 4096 0 8384 62080 13.9648 1789.06 419.43 2222.52 2222.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1230 0.000256 4096 0 8384 61952 13.951 1338.56 419.082 1771.64 1771.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 64 1230 0.000256 4096 0 8384 61952 13.9519 1222.53 419.088 1655.62 1655.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1230 0.000256 4096 0 8384 61824 13.9592 1104.21 418.335 1536.56 1536.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 64 1230 0.000256 4096 0 8384 61824 13.9508 1021.25 418.829 1454.08 1454.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1230 0.000256 4096 0 8384 61696 13.9428 996.022 418.08 1428.1 1428.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 64 1230 0.000256 4096 0 8384 61696 13.9503 913.668 418.439 1346.11 1346.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1230 0.000256 4096 0 8384 61760 13.9531 916.169 418.783 1348.96 1349.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 16 64 1230 0.000256 4096 0 8384 61760 13.9592 840.272 419.135 1273.42 1273.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1230 0.000256 4096 0 8384 61440 13.9344 850.241 417.488 1281.72 1281.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 16 64 1230 0.000256 4096 0 8384 61440 13.9413 792.093 417.376 1223.46 1223.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1230 0.000256 4096 0 8448 62016 13.9958 1807.97 419.168 2241.19 2241.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 4 128 1230 0.000256 4096 0 8448 62016 14.0056 1639.98 419.184 2073.22 2073.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 4 128 1230 0.000256 4096 0 8448 62016 14.0091 1811.52 419.07 2244.65 2244.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1230 0.000256 4096 0 8448 61984 14.0038 2014.35 419.446 2447.85 2447.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 128 1230 0.000256 4096 0 8448 61984 14.0028 1745.62 418.987 2178.66 2178.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1230 0.000256 4096 0 8448 61952 14.002 1304.77 419.088 1737.91 1737.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 128 1230 0.000256 4096 0 8448 61952 14.0033 1179.78 419.146 1612.98 1613.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1230 0.000256 4096 0 8448 61920 14.003 1065.89 419.148 1499.1 1499.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 128 1230 0.000256 4096 0 8448 61920 13.9981 981.922 419.447 1415.42 1415.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1230 0.000256 4096 0 8448 61824 13.9982 951.295 418.757 1384.1 1384.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 128 1230 0.000256 4096 0 8448 61824 13.9923 864.959 419.121 1298.13 1298.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1230 0.000256 4096 0 8448 61760 13.9919 870.45 418.97 1303.47 1303.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 8 128 1230 0.000256 4096 0 8448 61760 13.9899 778.668 418.892 1211.6 1211.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1230 0.000256 4096 0 8448 61824 13.9965 804.655 419.086 1237.79 1237.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 8 128 1230 0.000256 4096 0 8448 61824 14.0003 741.651 423.2 1178.91 1178.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1230 0.000256 4096 0 8448 61600 13.9948 754.753 418.411 1187.21 1187.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 128 1230 0.000256 4096 0 8448 61600 13.9781 685.65 418.008 1117.69 1117.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1230 0.000256 4096 0 8448 61696 13.9919 718.303 419.144 1151.49 1151.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 16 8 128 1230 0.000256 4096 0 8448 61696 13.9986 0.015968 419.052 433.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1230 0.000256 4096 0 8400 61824 13.9944 699.309 418.738 1132.1 1132.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 60 1230 0.000256 4096 0 8400 61824 13.9891 672.06 419.109 1105.21 1105.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 60 1230 0.000256 4096 0 8400 61824 13.997 702.18 419.163 1135.39 1135.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1230 0.000256 4096 0 8384 61824 13.9469 680.912 418.601 1113.51 1113.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 64 1230 0.000256 4096 0 8384 61824 13.9552 663.865 418.667 1096.54 1096.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 64 1230 0.000256 4096 0 8384 61824 13.953 694.361 418.595 1126.96 1127.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1230 0.000256 4096 0 8400 61600 13.9909 698.514 417.933 1130.49 1130.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 50 1230 0.000256 4096 0 8400 61600 13.9779 677.929 418.166 1110.12 1110.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 50 1230 0.000256 4096 0 8400 61600 13.9756 710.983 417.788 1142.8 1142.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1230 0.000256 4096 0 8400 61600 13.9797 696.313 417.881 1128.22 1128.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 48 1230 0.000256 4096 0 8400 61600 13.9835 671.134 417.869 1103.04 1103.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 48 1230 0.000256 4096 0 8400 61600 13.9756 701 418.222 1133.25 1133.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1230 0.000256 4096 0 8384 61952 13.9568 800.782 418.741 1233.53 1233.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 32 1230 0.000256 4096 0 8384 61952 13.9531 783.446 418.686 1216.14 1216.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 32 1230 0.000256 4096 0 8384 61952 13.9544 776.231 418.771 1209.01 1209.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 32 8 8 32 1230 0.000256 4096 0 8384 61952 13.9512 1061.6 418.788 1494.39 1494.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1230 0.000256 4096 0 8384 61440 13.9328 1210.42 418.314 1642.72 1642.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 20 32 1230 0.000256 4096 0 8384 61440 13.9448 1172.2 418.28 1604.48 1604.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 16 12 20 32 1230 0.000256 4096 0 8384 61440 13.9351 1093.34 418.248 1525.58 1525.62
