Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o M:/ECE 2029/Lab3/Hex2seg_Test_isim_beh.exe -prj M:/ECE 2029/Lab3/Hex2seg_Test_beh.prj work.Hex2seg_Test work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "M:/ECE 2029/Lab3/Hex2Seg.v" into library work
Analyzing Verilog file "M:/ECE 2029/Lab3/Hex2seg_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Hex2Seg
Compiling module Hex2seg_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable M:/ECE 2029/Lab3/Hex2seg_Test_isim_beh.exe
Fuse Memory Usage: 28908 KB
Fuse CPU Usage: 421 ms
