Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 22:15:49 2024
| Host         : eecs-digital-07 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 lr/pixel_hcount_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stacker_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.200ns (27.706%)  route 3.131ns (72.293%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 2.918 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout3_buf/O
                         net (fo=558, routed)         1.566    -2.470    lr/clk_camera
    SLICE_X31Y47         FDSE                                         r  lr/pixel_hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDSE (Prop_fdse_C_Q)         0.456    -2.014 f  lr/pixel_hcount_out_reg[5]/Q
                         net (fo=3, routed)           0.858    -1.156    lr/Q[4]
    SLICE_X28Y46         LUT6 (Prop_lut6_I0_O)        0.124    -1.032 f  lr/pixel_hcount_out[9]_i_3/O
                         net (fo=5, routed)           0.486    -0.546    lr/pixel_hcount_out[9]_i_3_n_0
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.422 f  lr/tlast_recent[15]_i_2/O
                         net (fo=1, routed)           0.162    -0.260    lr/tlast_recent[15]_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124    -0.136 f  lr/tlast_recent[15]_i_1/O
                         net (fo=6, routed)           0.327     0.191    stacker_inst/pixel_tlast0
    SLICE_X33Y45         LUT5 (Prop_lut5_I4_O)        0.124     0.315 r  stacker_inst/data_recent[127]_i_2/O
                         net (fo=1, routed)           0.264     0.579    lr/data_recent_reg[127]
    SLICE_X33Y45         LUT3 (Prop_lut3_I1_O)        0.124     0.703 r  lr/data_recent[127]_i_1/O
                         net (fo=142, routed)         0.686     1.389    lr/E[0]
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124     1.513 r  lr/count[3]_i_1/O
                         net (fo=4, routed)           0.348     1.862    stacker_inst/SR[0]
    SLICE_X29Y45         FDRE                                         r  stacker_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.551    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    -0.202 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582     1.380    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.471 r  wizard_migcam/clkout3_buf/O
                         net (fo=558, routed)         1.447     2.918    stacker_inst/clk_camera
    SLICE_X29Y45         FDRE                                         r  stacker_inst/count_reg[0]/C
                         clock pessimism             -0.427     2.491    
                         clock uncertainty           -0.067     2.425    
    SLICE_X29Y45         FDRE (Setup_fdre_C_R)       -0.429     1.996    stacker_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          1.996    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                  0.134    




