Info: *******************************************************************
Info: Running Quartus Prime Shell
Info: Command: quartus_sh --flow compile blink.qsf
Info: Quartus(args): compile blink.qsf
Info: Project Name = /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/blink
Info: Revision Name = blink
{"object_type": "report_status", "percent" : 0}
Info: *******************************************************************
Info: Running Quartus Prime Signal Tap
Info: Command: quartus_stp blink -c blink
Info: Quartus Prime Signal Tap was successful. 0 errors, 0 warnings
{"object_type": "report_status", "percent" : 16}
{"object_type": "report_status", "percent" : 16}
{"object_type": "report_status", "percent" : 17}
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
Info: Command: quartus_map --read_settings_files=off --write_settings_files=off blink -c blink
{"object_type": "refresh_report"}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
Info: Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
Info: Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope
Info: Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope
Info: Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv
Info: Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope
Info: Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope
Info: Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_switch_pio.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ocram_64K.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ocram_16b.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0_p2b_adapter.sv
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv
Info: Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
Info: Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v
Info: Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v
Info: Found 1 design units, including 1 entities, in source file blink.v
{"object_type": "report_status", "percent" : 17}
{"object_type": "report_status", "percent" : 18}
{"object_type": "report_status", "percent" : 18}
Info: Elaborating entity "blink" for the top level hierarchy
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "altera_std_synchronizer:power_on_reset_std_sync_inst"
Info: Elaborated megafunction instantiation "altera_std_synchronizer:power_on_reset_std_sync_inst"
Info: Instantiated megafunction "altera_std_synchronizer:power_on_reset_std_sync_inst" with the following parameter:
Info: Elaborating entity "soc_system" for hierarchy "soc_system:u0"
Info: Elaborating entity "soc_system_button_pio" for hierarchy "soc_system:u0|soc_system_button_pio:button_pio"
Info: Elaborating entity "soc_system_led_pio" for hierarchy "soc_system:u0|soc_system_led_pio:led_pio"
Info: Elaborating entity "soc_system_master_0" for hierarchy "soc_system:u0|soc_system_master_0:master_0"
Info: Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
Info: Elaborating entity "altera_jtag_sld_node" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info: Elaborated megafunction instantiation "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info: Instantiated megafunction "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter:
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info: Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info: Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info: Elaborating entity "altera_jtag_dc_streaming" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info: Elaborated megafunction instantiation "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info: Instantiated megafunction "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter:
Info: Elaborating entity "altera_jtag_streaming" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info: Elaborated megafunction instantiation "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info: Instantiated megafunction "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter:
Info: Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
Info: Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
Info: Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser"
Info: Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer"
Info: Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer"
Info: Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage"
Info: Elaborating entity "altera_jtag_src_crosser" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser"
Info: Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
Info: Elaborating entity "soc_system_master_0_timing_adt" for hierarchy "soc_system:u0|soc_system_master_0:master_0|soc_system_master_0_timing_adt:timing_adt"
Warning: Verilog HDL or VHDL warning at soc_system_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read
Info: Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo"
Info: Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p"
Info: Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b"
Info: Elaborating entity "altera_avalon_packets_to_master" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto"
Info: Elaborating entity "packets_to_master" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m"
Info: Elaborating entity "soc_system_master_0_b2p_adapter" for hierarchy "soc_system:u0|soc_system_master_0:master_0|soc_system_master_0_b2p_adapter:b2p_adapter"
Warning: Verilog HDL or VHDL warning at soc_system_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read
Warning: Verilog HDL assignment warning at soc_system_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)
Info: Elaborating entity "soc_system_master_0_p2b_adapter" for hierarchy "soc_system:u0|soc_system_master_0:master_0|soc_system_master_0_p2b_adapter:p2b_adapter"
Info: Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_reset_controller:rst_controller"
Info: Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info: Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info: Elaborating entity "soc_system_ocram_16b" for hierarchy "soc_system:u0|soc_system_ocram_16b:ocram_16b"
Info: Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram" with the following parameter:
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pum1.tdf
Info: Elaborating entity "altsyncram_pum1" for hierarchy "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated"
Info: Elaborating entity "soc_system_ocram_64K" for hierarchy "soc_system:u0|soc_system_ocram_64K:ocram_64k"
Info: Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram"
Info: Instantiated megafunction "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram" with the following parameter:
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d2n1.tdf
Info: Elaborating entity "altsyncram_d2n1" for hierarchy "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
Info: Elaborating entity "decode_5la" for hierarchy "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|decode_5la:decode3"
Info: Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
Info: Elaborating entity "mux_2hb" for hierarchy "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|mux_2hb:mux2"
Info: Elaborating entity "soc_system_switch_pio" for hierarchy "soc_system:u0|soc_system_switch_pio:switch_pio"
Info: Elaborating entity "soc_system_sysid_qsys_0" for hierarchy "soc_system:u0|soc_system_sysid_qsys_0:sysid_qsys_0"
Info: Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0"
Info: Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
Info: Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
Info: Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_64k_s1_translator"
Info: Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_16b_s1_translator"
Info: Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator"
Info: Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
Info: Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
Info: Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info: Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
Info: Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"
Info: Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
Info: Elaborating entity "soc_system_mm_interconnect_0_router_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001"
Info: Elaborating entity "soc_system_mm_interconnect_0_router_001_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info: Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter"
Info: Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux"
Info: Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux"
Info: Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux"
Info: Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux"
Info: Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info: Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info: Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info: Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info: Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller"
Info: Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller_001"
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 23}
Info: Starting IP generation for the debug fabric: alt_sld_fab.
Info: 2021.03.15.16:00:16 Progress: Loading sldee078ccc/alt_sld_fab_wrapper_hw.tcl
Info: Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info: Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info: Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info: Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info: Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info: Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info: Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info: Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info: Finished IP generation for the debug fabric: alt_sld_fab.
Info: Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/alt_sld_fab.v
Info: Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab.v
Info: Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_ident.sv
Info: Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
Info: Found 2 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
Info: Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 24}
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 17}
{"object_type": "report_status", "percent" : 19}
{"object_type": "report_status", "percent" : 22}
{"object_type": "report_status", "percent" : 24}
Info: Inferred 1 megafunctions from design logic
Info: Elaborated megafunction instantiation "soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info: Instantiated megafunction "soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 23}
{"object_type": "report_status", "percent" : 24}
Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 30}
Info: Timing-Driven Synthesis is running on partition "Top"
{"object_type": "report_status", "percent" : 31}
{"object_type": "report_status", "percent" : 32}
Info: 67 registers lost all their fanouts during netlist optimizations.
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 30}
Info: Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
{"object_type": "report_status", "percent" : 31}
{"object_type": "report_status", "percent" : 32}
Info: Generated suppressed messages file /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/output_files/blink.map.smsg
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.map.json_files/
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.flow.json_files/
{"object_type": "report_status", "percent" : 32}
{"object_type": "report_status", "percent" : 33}
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 2 input pin(s) that do not drive logic
Info: Implemented 1244 device resources after synthesis - the final resource count might be different
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.map.json_files/
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.flow.json_files/
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
{"object_type": "report_status", "percent" : 33}
{"object_type": "refresh_report"}
{"object_type": "report_status", "percent" : 33}
Info: *******************************************************************
Info: Running Quartus Prime Fitter
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off blink -c blink
Info: qfit2_default_script.tcl version: #1
Info: Project  = blink
Info: Revision = blink
{"object_type": "report_status", "percent" : 34}
{"object_type": "refresh_report"}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device 5CSEMA5F31C6 for design "blink"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
{"object_type": "report_status", "percent" : 35}
{"object_type": "report_status", "percent" : 35}
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Starting Fitter periphery placement operations
Info: Automatically promoted 1 clock (1 global)
Info: Fitter periphery placement operations ending: elapsed time is 00:00:00
Info: Starting register packing
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Start inferring scan chains for DSP blocks
Extra Info: Inferring scan chains for DSP blocks is complete
Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density
{"object_type": "report_status", "percent" : 38}
Info: Evaluating HDL-embedded SDC commands
Info: Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info: Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info: Reading SDC File: 'blink.sdc'
Info: Clock uncertainty is not calculated until you update the timing netlist.
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 2 clocks
Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks
Info: Finished register packing
{"object_type": "report_status", "percent" : 36}
Info: Fitter preparation operations ending: elapsed time is 00:00:15
{"object_type": "report_status", "percent" : 36}
Info: Fitter placement preparation operations beginning
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 36}
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 39}
Info: The Fitter is using Advanced Physical Optimization.
{"object_type": "report_status", "percent" : 36}
{"object_type": "report_status", "percent" : 37}
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 38}
Info: Fitter placement preparation operations ending: elapsed time is 00:00:04
Info: Fitter placement operations beginning
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 40}
{"object_type": "report_status", "percent" : 41}
{"object_type": "report_status", "percent" : 41}
{"object_type": "report_status", "percent" : 41}
{"object_type": "report_status", "percent" : 41}
{"object_type": "report_status", "percent" : 42}
{"object_type": "report_status", "percent" : 42}
{"object_type": "report_status", "percent" : 43}
{"object_type": "report_status", "percent" : 44}
{"object_type": "report_status", "percent" : 45}
{"object_type": "report_status", "percent" : 42}
{"object_type": "report_status", "percent" : 42}
{"object_type": "report_status", "percent" : 43}
{"object_type": "report_status", "percent" : 43}
{"object_type": "report_status", "percent" : 44}
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:02
{"object_type": "report_status", "percent" : 45}
{"object_type": "report_status", "percent" : 38}
Info: Fitter routing operations beginning
{"object_type": "report_status", "percent" : 45}
Info: Router estimated average interconnect usage is 0% of the available device resources
{"object_type": "report_status", "percent" : 45}
{"object_type": "report_status", "percent" : 45}
{"object_type": "report_status", "percent" : 46}
{"object_type": "report_status", "percent" : 46}
{"object_type": "report_status", "percent" : 46}
{"object_type": "report_status", "percent" : 46}
{"object_type": "report_status", "percent" : 46}
{"object_type": "report_status", "percent" : 46}
{"object_type": "report_status", "percent" : 47}
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
Info: Fitter routing operations ending: elapsed time is 00:00:05
Info: Total time spent on timing analysis during the Fitter is 3.50 seconds.
{"object_type": "report_status", "percent" : 46}
Info: Started post-fitting delay annotation
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
Info: Delay annotation completed successfully
Info: Started post-fitting delay annotation
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
Info: Delay annotation completed successfully
{"object_type": "report_status", "percent" : 47}
{"object_type": "report_status", "percent" : 49}
Info: Fitter post-fit operations ending: elapsed time is 00:00:07
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Generated suppressed messages file /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/output_files/blink.fit.smsg
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.fit.json_files/
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.flow.json_files/
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
{"object_type": "report_status", "percent" : 50}
{"object_type": "refresh_report"}
{"object_type": "report_status", "percent" : 50}
{"object_type": "report_status", "percent" : 50}
Info: *******************************************************************
Info: Running Quartus Prime Assembler
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off blink -c blink
{"object_type": "refresh_report"}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
{"object_type": "report_status", "percent" : 51}
{"object_type": "report_status", "percent" : 52}
{"object_type": "report_status", "percent" : 55}
{"object_type": "report_status", "percent" : 57}
{"object_type": "report_status", "percent" : 58}
{"object_type": "report_status", "percent" : 61}
{"object_type": "report_status", "percent" : 63}
Info: Assembler is generating device programming files
{"object_type": "report_status", "percent" : 65}
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
{"object_type": "report_status", "percent" : 66}
{"object_type": "refresh_report"}
Info: Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
{"object_type": "report_status", "percent" : 66}
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
Info: Command: quartus_sta blink -c blink
Info: qsta_default_script.tcl version: #1
{"object_type": "report_status", "percent" : 67}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
{"object_type": "report_status", "percent" : 70}
Info: Evaluating HDL-embedded SDC commands
Info: Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info: Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info: Reading SDC File: 'blink.sdc'
Info: Clock uncertainty is not calculated until you update the timing netlist.
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info: Worst-case setup slack is 6.967
Info: Worst-case hold slack is 0.296
Info: Worst-case recovery slack is 15.009
Info: Worst-case removal slack is 0.791
Info: Worst-case minimum pulse width slack is 8.913
Info: Report Metastability: Found 23 synchronizer chains.
Info: Analyzing Slow 1100mV 0C Model
Info: Started post-fitting delay annotation
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 83}
{"object_type": "report_status", "percent" : 83}
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Worst-case setup slack is 7.107
Info: Worst-case hold slack is 0.281
Info: Worst-case recovery slack is 15.237
Info: Worst-case removal slack is 0.750
Info: Worst-case minimum pulse width slack is 8.946
Info: Report Metastability: Found 23 synchronizer chains.
Info: Analyzing Fast 1100mV 85C Model
Info: Started post-fitting delay annotation
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 75}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 76}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 77}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 78}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 79}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 80}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 81}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 82}
{"object_type": "report_status", "percent" : 83}
{"object_type": "report_status", "percent" : 83}
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Worst-case setup slack is 9.024
Info: Worst-case hold slack is 0.157
Info: Worst-case recovery slack is 16.568
Info: Worst-case removal slack is 0.442
Info: Worst-case minimum pulse width slack is 8.502
Info: Report Metastability: Found 23 synchronizer chains.
Info: Analyzing Fast 1100mV 0C Model
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Worst-case setup slack is 9.202
Info: Worst-case hold slack is 0.143
Info: Worst-case recovery slack is 16.981
Info: Worst-case removal slack is 0.402
Info: Worst-case minimum pulse width slack is 8.456
Info: Report Metastability: Found 23 synchronizer chains.
Info: Design is fully constrained for setup requirements
Info: Design is fully constrained for hold requirements
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.sta.json_files/
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.flow.json_files/
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.sta.json_files/
{"object_type": "report_status", "percent" : 83}
{"object_type": "refresh_report"}
{"object_type": "report_status", "percent" : 83}
{"object_type": "report_status", "percent" : 84}
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off blink -c blink
{"object_type": "refresh_report"}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning: Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
{"object_type": "report_status", "percent" : 84}
{"object_type": "report_status", "percent" : 87}
{"object_type": "report_status", "percent" : 90}
{"object_type": "report_status", "percent" : 91}
Info: Generated file blink.vo in folder "/home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/simulation/modelsim/" for EDA simulation tool
{"object_type": "report_status", "percent" : 92}
{"object_type": "report_status", "percent" : 99}
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.eda.json_files/
Info: Generated JSON formatted report files in /home/khyam/Downloads/qsys/jtag_master/dse/dse1/dse1_base/db/blink.flow.json_files/
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
{"object_type": "report_status", "percent" : 100}
{"object_type": "refresh_report"}
Info: Quartus Prime Full Compilation was successful. 0 errors, 15 warnings
Info: Evaluation of Tcl script /tools/intelfpga_18.1/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 15 warnings
