// Seed: 1648486532
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input wire id_2,
    output wand id_3,
    output tri id_4,
    input uwire id_5,
    output uwire id_6,
    input supply1 id_7
);
  wand id_9 = 1;
  xor (id_1, id_2, id_5, id_7, id_9);
  module_0();
  always @(negedge id_2 or id_2) $display(id_9, 1);
endmodule
module module_2 (
    input uwire id_0,
    input wand id_1,
    output tri1 id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri id_5
);
  assign id_4 = id_5;
  wire id_7;
  module_0();
  wire id_8, id_9;
endmodule
