Classic Timing Analyzer report for ripple_counter_16_with_input
Fri Mar 22 17:30:04 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. Clock Setup: 'D0'
  7. Clock Setup: 'CLR'
  8. Clock Setup: 'D1'
  9. Clock Setup: 'D2'
 10. Clock Hold: 'CLR'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.926 ns                         ; CLR              ; inst10~_emulated ; --         ; CLR      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.381 ns                        ; inst10~_emulated ; Q3               ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 12.155 ns                        ; CLR              ; Q3               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.097 ns                         ; CLR              ; inst3~_emulated  ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLR'           ; N/A                                      ; None          ; 122.90 MHz ( period = 8.137 ns ) ; inst10~_emulated ; inst10~_emulated ; CLR        ; CLR      ; 0            ;
; Clock Setup: 'D2'            ; N/A                                      ; None          ; 338.29 MHz ( period = 2.956 ns ) ; inst10~_emulated ; inst10~_emulated ; D2         ; D2       ; 0            ;
; Clock Setup: 'D1'            ; N/A                                      ; None          ; 338.29 MHz ( period = 2.956 ns ) ; inst10~_emulated ; inst10~_emulated ; D1         ; D1       ; 0            ;
; Clock Setup: 'D0'            ; N/A                                      ; None          ; 338.29 MHz ( period = 2.956 ns ) ; inst10~_emulated ; inst10~_emulated ; D0         ; D0       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 338.29 MHz ( period = 2.956 ns ) ; inst10~_emulated ; inst10~_emulated ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLR'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; inst10~_emulated ; inst10~_emulated ; CLR        ; CLR      ; 1            ;
; Total number of failed paths ;                                          ;               ;                                  ;                  ;                  ;            ;          ; 1            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; D0              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLR             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; D1              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; D2              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 338.29 MHz ( period = 2.956 ns )               ; inst10~_emulated ; inst10~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 2.692 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst3~_emulated  ; inst3~_emulated  ; CLK        ; CLK      ; None                        ; None                      ; 2.101 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst~_emulated   ; inst~_emulated   ; CLK        ; CLK      ; None                        ; None                      ; 1.516 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst2~_emulated  ; inst2~_emulated  ; CLK        ; CLK      ; None                        ; None                      ; 1.345 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'D0'                                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 338.29 MHz ( period = 2.956 ns )               ; inst10~_emulated ; inst10~_emulated ; D0         ; D0       ; None                        ; None                      ; 2.692 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst3~_emulated  ; inst3~_emulated  ; D0         ; D0       ; None                        ; None                      ; 2.101 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst2~_emulated  ; inst2~_emulated  ; D0         ; D0       ; None                        ; None                      ; 1.345 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLR'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 122.90 MHz ( period = 8.137 ns )               ; inst10~_emulated ; inst10~_emulated ; CLR        ; CLR      ; None                        ; None                      ; 2.692 ns                ;
; N/A   ; 231.27 MHz ( period = 4.324 ns )               ; inst3~_emulated  ; inst3~_emulated  ; CLR        ; CLR      ; None                        ; None                      ; 2.101 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst2~_emulated  ; inst2~_emulated  ; CLR        ; CLR      ; None                        ; None                      ; 1.345 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'D1'                                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 338.29 MHz ( period = 2.956 ns )               ; inst10~_emulated ; inst10~_emulated ; D1         ; D1       ; None                        ; None                      ; 2.692 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst3~_emulated  ; inst3~_emulated  ; D1         ; D1       ; None                        ; None                      ; 2.101 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'D2'                                                                                                                                                                          ;
+-------+----------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 338.29 MHz ( period = 2.956 ns ) ; inst10~_emulated ; inst10~_emulated ; D2         ; D2       ; None                        ; None                      ; 2.692 ns                ;
+-------+----------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLR'                                                                                                                                                                           ;
+------------------------------------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From             ; To               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst10~_emulated ; inst10~_emulated ; CLR        ; CLR      ; None                       ; None                       ; 2.692 ns                 ;
+------------------------------------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To               ; To Clock ;
+-------+--------------+------------+------+------------------+----------+
; N/A   ; None         ; 4.926 ns   ; CLR  ; inst10~_emulated ; CLR      ;
; N/A   ; None         ; 4.705 ns   ; CLR  ; inst10~_emulated ; D2       ;
; N/A   ; None         ; 4.288 ns   ; D3   ; inst10~_emulated ; CLR      ;
; N/A   ; None         ; 4.067 ns   ; D3   ; inst10~_emulated ; D2       ;
; N/A   ; None         ; 1.421 ns   ; CLR  ; inst10~_emulated ; D1       ;
; N/A   ; None         ; 1.370 ns   ; D0   ; inst~_emulated   ; CLK      ;
; N/A   ; None         ; 0.783 ns   ; D3   ; inst10~_emulated ; D1       ;
; N/A   ; None         ; 0.765 ns   ; CLR  ; inst~_emulated   ; CLK      ;
; N/A   ; None         ; -0.067 ns  ; D1   ; inst2~_emulated  ; CLR      ;
; N/A   ; None         ; -0.350 ns  ; CLR  ; inst2~_emulated  ; CLR      ;
; N/A   ; None         ; -0.636 ns  ; D2   ; inst3~_emulated  ; CLR      ;
; N/A   ; None         ; -0.672 ns  ; D1   ; inst2~_emulated  ; D0       ;
; N/A   ; None         ; -0.857 ns  ; CLR  ; inst3~_emulated  ; CLR      ;
; N/A   ; None         ; -0.860 ns  ; CLR  ; inst10~_emulated ; D0       ;
; N/A   ; None         ; -0.919 ns  ; D2   ; inst3~_emulated  ; D1       ;
; N/A   ; None         ; -0.955 ns  ; CLR  ; inst2~_emulated  ; D0       ;
; N/A   ; None         ; -1.082 ns  ; D1   ; inst2~_emulated  ; CLK      ;
; N/A   ; None         ; -1.140 ns  ; CLR  ; inst3~_emulated  ; D1       ;
; N/A   ; None         ; -1.270 ns  ; CLR  ; inst10~_emulated ; CLK      ;
; N/A   ; None         ; -1.365 ns  ; CLR  ; inst2~_emulated  ; CLK      ;
; N/A   ; None         ; -1.498 ns  ; D3   ; inst10~_emulated ; D0       ;
; N/A   ; None         ; -1.908 ns  ; D3   ; inst10~_emulated ; CLK      ;
; N/A   ; None         ; -3.200 ns  ; D2   ; inst3~_emulated  ; D0       ;
; N/A   ; None         ; -3.421 ns  ; CLR  ; inst3~_emulated  ; D0       ;
; N/A   ; None         ; -3.610 ns  ; D2   ; inst3~_emulated  ; CLK      ;
; N/A   ; None         ; -3.831 ns  ; CLR  ; inst3~_emulated  ; CLK      ;
+-------+--------------+------------+------+------------------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From             ; To ; From Clock ;
+-------+--------------+------------+------------------+----+------------+
; N/A   ; None         ; 16.381 ns  ; inst10~_emulated ; Q3 ; CLK        ;
; N/A   ; None         ; 15.971 ns  ; inst10~_emulated ; Q3 ; D0         ;
; N/A   ; None         ; 15.366 ns  ; inst10~_emulated ; Q3 ; CLR        ;
; N/A   ; None         ; 13.690 ns  ; inst10~_emulated ; Q3 ; D1         ;
; N/A   ; None         ; 13.139 ns  ; inst3~_emulated  ; Q2 ; CLK        ;
; N/A   ; None         ; 12.729 ns  ; inst3~_emulated  ; Q2 ; D0         ;
; N/A   ; None         ; 12.124 ns  ; inst3~_emulated  ; Q2 ; CLR        ;
; N/A   ; None         ; 10.448 ns  ; inst3~_emulated  ; Q2 ; D1         ;
; N/A   ; None         ; 10.406 ns  ; inst10~_emulated ; Q3 ; D2         ;
; N/A   ; None         ; 10.222 ns  ; inst2~_emulated  ; Q1 ; CLK        ;
; N/A   ; None         ; 9.812 ns   ; inst2~_emulated  ; Q1 ; D0         ;
; N/A   ; None         ; 9.207 ns   ; inst2~_emulated  ; Q1 ; CLR        ;
; N/A   ; None         ; 8.604 ns   ; inst~_emulated   ; Q0 ; CLK        ;
+-------+--------------+------------+------------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 12.155 ns       ; CLR  ; Q3 ;
; N/A   ; None              ; 11.517 ns       ; D3   ; Q3 ;
; N/A   ; None              ; 8.194 ns        ; D0   ; Q0 ;
; N/A   ; None              ; 7.589 ns        ; CLR  ; Q0 ;
; N/A   ; None              ; 7.531 ns        ; D1   ; Q1 ;
; N/A   ; None              ; 7.248 ns        ; CLR  ; Q1 ;
; N/A   ; None              ; 7.164 ns        ; D2   ; Q2 ;
; N/A   ; None              ; 6.943 ns        ; CLR  ; Q2 ;
+-------+-------------------+-----------------+------+----+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To               ; To Clock ;
+---------------+-------------+-----------+------+------------------+----------+
; N/A           ; None        ; 4.097 ns  ; CLR  ; inst3~_emulated  ; CLK      ;
; N/A           ; None        ; 3.876 ns  ; D2   ; inst3~_emulated  ; CLK      ;
; N/A           ; None        ; 3.687 ns  ; CLR  ; inst3~_emulated  ; D0       ;
; N/A           ; None        ; 3.466 ns  ; D2   ; inst3~_emulated  ; D0       ;
; N/A           ; None        ; 3.082 ns  ; CLR  ; inst3~_emulated  ; CLR      ;
; N/A           ; None        ; 2.861 ns  ; D2   ; inst3~_emulated  ; CLR      ;
; N/A           ; None        ; 2.174 ns  ; D3   ; inst10~_emulated ; CLK      ;
; N/A           ; None        ; 1.764 ns  ; D3   ; inst10~_emulated ; D0       ;
; N/A           ; None        ; 1.631 ns  ; CLR  ; inst2~_emulated  ; CLK      ;
; N/A           ; None        ; 1.536 ns  ; CLR  ; inst10~_emulated ; CLK      ;
; N/A           ; None        ; 1.406 ns  ; CLR  ; inst3~_emulated  ; D1       ;
; N/A           ; None        ; 1.348 ns  ; D1   ; inst2~_emulated  ; CLK      ;
; N/A           ; None        ; 1.221 ns  ; CLR  ; inst2~_emulated  ; D0       ;
; N/A           ; None        ; 1.185 ns  ; D2   ; inst3~_emulated  ; D1       ;
; N/A           ; None        ; 1.159 ns  ; D3   ; inst10~_emulated ; CLR      ;
; N/A           ; None        ; 1.126 ns  ; CLR  ; inst10~_emulated ; D0       ;
; N/A           ; None        ; 0.938 ns  ; D1   ; inst2~_emulated  ; D0       ;
; N/A           ; None        ; 0.616 ns  ; CLR  ; inst2~_emulated  ; CLR      ;
; N/A           ; None        ; 0.521 ns  ; CLR  ; inst10~_emulated ; CLR      ;
; N/A           ; None        ; 0.333 ns  ; D1   ; inst2~_emulated  ; CLR      ;
; N/A           ; None        ; -0.499 ns ; CLR  ; inst~_emulated   ; CLK      ;
; N/A           ; None        ; -0.517 ns ; D3   ; inst10~_emulated ; D1       ;
; N/A           ; None        ; -1.104 ns ; D0   ; inst~_emulated   ; CLK      ;
; N/A           ; None        ; -1.155 ns ; CLR  ; inst10~_emulated ; D1       ;
; N/A           ; None        ; -3.801 ns ; D3   ; inst10~_emulated ; D2       ;
; N/A           ; None        ; -4.439 ns ; CLR  ; inst10~_emulated ; D2       ;
+---------------+-------------+-----------+------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Mar 22 17:30:04 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ripple_counter_16_with_input -c ripple_counter_16_with_input --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst~latch" is a latch
    Warning: Node "inst2~latch" is a latch
    Warning: Node "inst3~latch" is a latch
    Warning: Node "inst10~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "D0" is an undefined clock
    Info: Assuming node "CLR" is an undefined clock
    Info: Assuming node "D1" is an undefined clock
    Info: Assuming node "D2" is an undefined clock
Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst3~latch" as buffer
    Info: Detected ripple clock "inst2~latch" as buffer
    Info: Detected ripple clock "inst~latch" as buffer
    Info: Detected gated clock "inst3~head_lut" as buffer
    Info: Detected ripple clock "inst3~_emulated" as buffer
    Info: Detected gated clock "inst2~head_lut" as buffer
    Info: Detected ripple clock "inst2~_emulated" as buffer
    Info: Detected gated clock "inst~head_lut" as buffer
    Info: Detected ripple clock "inst~_emulated" as buffer
Info: Clock "CLK" has Internal fmax of 338.29 MHz between source register "inst10~_emulated" and destination register "inst10~_emulated" (period= 2.956 ns)
    Info: + Longest register to register delay is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: 2: + IC(1.130 ns) + CELL(0.206 ns) = 1.336 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'
        Info: 3: + IC(1.042 ns) + CELL(0.206 ns) = 2.584 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'inst10~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.692 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: Total cell delay = 0.520 ns ( 19.32 % )
        Info: Total interconnect delay = 2.172 ns ( 80.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 10.299 ns
            Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(1.330 ns) + CELL(0.970 ns) = 3.295 ns; Loc. = LCFF_X1_Y15_N9; Fanout = 1; REG Node = 'inst~_emulated'
            Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.107 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'
            Info: 4: + IC(0.348 ns) + CELL(0.970 ns) = 5.425 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'
            Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 6.067 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'
            Info: 6: + IC(1.024 ns) + CELL(0.970 ns) = 8.061 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'
            Info: 7: + IC(0.722 ns) + CELL(0.206 ns) = 8.989 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 8: + IC(0.644 ns) + CELL(0.666 ns) = 10.299 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 5.353 ns ( 51.98 % )
            Info: Total interconnect delay = 4.946 ns ( 48.02 % )
        Info: - Longest clock path from clock "CLK" to source register is 10.299 ns
            Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(1.330 ns) + CELL(0.970 ns) = 3.295 ns; Loc. = LCFF_X1_Y15_N9; Fanout = 1; REG Node = 'inst~_emulated'
            Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.107 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'
            Info: 4: + IC(0.348 ns) + CELL(0.970 ns) = 5.425 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'
            Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 6.067 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'
            Info: 6: + IC(1.024 ns) + CELL(0.970 ns) = 8.061 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'
            Info: 7: + IC(0.722 ns) + CELL(0.206 ns) = 8.989 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 8: + IC(0.644 ns) + CELL(0.666 ns) = 10.299 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 5.353 ns ( 51.98 % )
            Info: Total interconnect delay = 4.946 ns ( 48.02 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "D0" has Internal fmax of 338.29 MHz between source register "inst10~_emulated" and destination register "inst10~_emulated" (period= 2.956 ns)
    Info: + Longest register to register delay is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: 2: + IC(1.130 ns) + CELL(0.206 ns) = 1.336 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'
        Info: 3: + IC(1.042 ns) + CELL(0.206 ns) = 2.584 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'inst10~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.692 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: Total cell delay = 0.520 ns ( 19.32 % )
        Info: Total interconnect delay = 2.172 ns ( 80.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "D0" to destination register is 9.889 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_193; Fanout = 3; CLK Node = 'D0'
            Info: 2: + IC(2.097 ns) + CELL(0.616 ns) = 3.697 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'
            Info: 3: + IC(0.348 ns) + CELL(0.970 ns) = 5.015 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'
            Info: 4: + IC(0.436 ns) + CELL(0.206 ns) = 5.657 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'
            Info: 5: + IC(1.024 ns) + CELL(0.970 ns) = 7.651 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'
            Info: 6: + IC(0.722 ns) + CELL(0.206 ns) = 8.579 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 7: + IC(0.644 ns) + CELL(0.666 ns) = 9.889 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 4.618 ns ( 46.70 % )
            Info: Total interconnect delay = 5.271 ns ( 53.30 % )
        Info: - Longest clock path from clock "D0" to source register is 9.889 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_193; Fanout = 3; CLK Node = 'D0'
            Info: 2: + IC(2.097 ns) + CELL(0.616 ns) = 3.697 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'
            Info: 3: + IC(0.348 ns) + CELL(0.970 ns) = 5.015 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'
            Info: 4: + IC(0.436 ns) + CELL(0.206 ns) = 5.657 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'
            Info: 5: + IC(1.024 ns) + CELL(0.970 ns) = 7.651 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'
            Info: 6: + IC(0.722 ns) + CELL(0.206 ns) = 8.579 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 7: + IC(0.644 ns) + CELL(0.666 ns) = 9.889 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 4.618 ns ( 46.70 % )
            Info: Total interconnect delay = 5.271 ns ( 53.30 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "CLR" has Internal fmax of 122.9 MHz between source register "inst10~_emulated" and destination register "inst10~_emulated" (period= 8.137 ns)
    Info: + Longest register to register delay is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: 2: + IC(1.130 ns) + CELL(0.206 ns) = 1.336 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'
        Info: 3: + IC(1.042 ns) + CELL(0.206 ns) = 2.584 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'inst10~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.692 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: Total cell delay = 0.520 ns ( 19.32 % )
        Info: Total interconnect delay = 2.172 ns ( 80.68 % )
    Info: - Smallest clock skew is -5.181 ns
        Info: + Shortest clock path from clock "CLR" to destination register is 4.103 ns
            Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'
            Info: 2: + IC(1.418 ns) + CELL(0.370 ns) = 2.793 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 3: + IC(0.644 ns) + CELL(0.666 ns) = 4.103 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 2.041 ns ( 49.74 % )
            Info: Total interconnect delay = 2.062 ns ( 50.26 % )
        Info: - Longest clock path from clock "CLR" to source register is 9.284 ns
            Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'
            Info: 2: + IC(1.440 ns) + CELL(0.647 ns) = 3.092 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'
            Info: 3: + IC(0.348 ns) + CELL(0.970 ns) = 4.410 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'
            Info: 4: + IC(0.436 ns) + CELL(0.206 ns) = 5.052 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'
            Info: 5: + IC(1.024 ns) + CELL(0.970 ns) = 7.046 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'
            Info: 6: + IC(0.722 ns) + CELL(0.206 ns) = 7.974 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 7: + IC(0.644 ns) + CELL(0.666 ns) = 9.284 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 4.670 ns ( 50.30 % )
            Info: Total interconnect delay = 4.614 ns ( 49.70 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "D1" has Internal fmax of 338.29 MHz between source register "inst10~_emulated" and destination register "inst10~_emulated" (period= 2.956 ns)
    Info: + Longest register to register delay is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: 2: + IC(1.130 ns) + CELL(0.206 ns) = 1.336 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'
        Info: 3: + IC(1.042 ns) + CELL(0.206 ns) = 2.584 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'inst10~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.692 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: Total cell delay = 0.520 ns ( 19.32 % )
        Info: Total interconnect delay = 2.172 ns ( 80.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "D1" to destination register is 7.608 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_56; Fanout = 3; CLK Node = 'D1'
            Info: 2: + IC(2.022 ns) + CELL(0.370 ns) = 3.376 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'
            Info: 3: + IC(1.024 ns) + CELL(0.970 ns) = 5.370 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'
            Info: 4: + IC(0.722 ns) + CELL(0.206 ns) = 6.298 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 5: + IC(0.644 ns) + CELL(0.666 ns) = 7.608 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 3.196 ns ( 42.01 % )
            Info: Total interconnect delay = 4.412 ns ( 57.99 % )
        Info: - Longest clock path from clock "D1" to source register is 7.608 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_56; Fanout = 3; CLK Node = 'D1'
            Info: 2: + IC(2.022 ns) + CELL(0.370 ns) = 3.376 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'
            Info: 3: + IC(1.024 ns) + CELL(0.970 ns) = 5.370 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'
            Info: 4: + IC(0.722 ns) + CELL(0.206 ns) = 6.298 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 5: + IC(0.644 ns) + CELL(0.666 ns) = 7.608 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 3.196 ns ( 42.01 % )
            Info: Total interconnect delay = 4.412 ns ( 57.99 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "D2" has Internal fmax of 338.29 MHz between source register "inst10~_emulated" and destination register "inst10~_emulated" (period= 2.956 ns)
    Info: + Longest register to register delay is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: 2: + IC(1.130 ns) + CELL(0.206 ns) = 1.336 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'
        Info: 3: + IC(1.042 ns) + CELL(0.206 ns) = 2.584 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'inst10~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.692 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: Total cell delay = 0.520 ns ( 19.32 % )
        Info: Total interconnect delay = 2.172 ns ( 80.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "D2" to destination register is 4.324 ns
            Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 3; CLK Node = 'D2'
            Info: 2: + IC(1.386 ns) + CELL(0.623 ns) = 3.014 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 3: + IC(0.644 ns) + CELL(0.666 ns) = 4.324 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 2.294 ns ( 53.05 % )
            Info: Total interconnect delay = 2.030 ns ( 46.95 % )
        Info: - Longest clock path from clock "D2" to source register is 4.324 ns
            Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 3; CLK Node = 'D2'
            Info: 2: + IC(1.386 ns) + CELL(0.623 ns) = 3.014 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 3: + IC(0.644 ns) + CELL(0.666 ns) = 4.324 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 2.294 ns ( 53.05 % )
            Info: Total interconnect delay = 2.030 ns ( 46.95 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "CLR" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst10~_emulated" and destination pin or register "inst10~_emulated" for clock "CLR" (Hold time is 2.491 ns)
    Info: + Largest clock skew is 5.181 ns
        Info: + Longest clock path from clock "CLR" to destination register is 9.284 ns
            Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'
            Info: 2: + IC(1.440 ns) + CELL(0.647 ns) = 3.092 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'
            Info: 3: + IC(0.348 ns) + CELL(0.970 ns) = 4.410 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'
            Info: 4: + IC(0.436 ns) + CELL(0.206 ns) = 5.052 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'
            Info: 5: + IC(1.024 ns) + CELL(0.970 ns) = 7.046 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'
            Info: 6: + IC(0.722 ns) + CELL(0.206 ns) = 7.974 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 7: + IC(0.644 ns) + CELL(0.666 ns) = 9.284 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 4.670 ns ( 50.30 % )
            Info: Total interconnect delay = 4.614 ns ( 49.70 % )
        Info: - Shortest clock path from clock "CLR" to source register is 4.103 ns
            Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'
            Info: 2: + IC(1.418 ns) + CELL(0.370 ns) = 2.793 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'
            Info: 3: + IC(0.644 ns) + CELL(0.666 ns) = 4.103 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
            Info: Total cell delay = 2.041 ns ( 49.74 % )
            Info: Total interconnect delay = 2.062 ns ( 50.26 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: 2: + IC(1.130 ns) + CELL(0.206 ns) = 1.336 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'
        Info: 3: + IC(1.042 ns) + CELL(0.206 ns) = 2.584 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'inst10~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.692 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: Total cell delay = 0.520 ns ( 19.32 % )
        Info: Total interconnect delay = 2.172 ns ( 80.68 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "inst10~_emulated" (data pin = "CLR", clock pin = "CLR") is 4.926 ns
    Info: + Longest pin to register delay is 9.069 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'
        Info: 2: + IC(6.057 ns) + CELL(0.651 ns) = 7.713 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'
        Info: 3: + IC(1.042 ns) + CELL(0.206 ns) = 8.961 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 1; COMB Node = 'inst10~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.069 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: Total cell delay = 1.970 ns ( 21.72 % )
        Info: Total interconnect delay = 7.099 ns ( 78.28 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLR" to destination register is 4.103 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'
        Info: 2: + IC(1.418 ns) + CELL(0.370 ns) = 2.793 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'
        Info: 3: + IC(0.644 ns) + CELL(0.666 ns) = 4.103 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: Total cell delay = 2.041 ns ( 49.74 % )
        Info: Total interconnect delay = 2.062 ns ( 50.26 % )
Info: tco from clock "CLK" to destination pin "Q3" through register "inst10~_emulated" is 16.381 ns
    Info: + Longest clock path from clock "CLK" to source register is 10.299 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.330 ns) + CELL(0.970 ns) = 3.295 ns; Loc. = LCFF_X1_Y15_N9; Fanout = 1; REG Node = 'inst~_emulated'
        Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.107 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'
        Info: 4: + IC(0.348 ns) + CELL(0.970 ns) = 5.425 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'
        Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 6.067 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'
        Info: 6: + IC(1.024 ns) + CELL(0.970 ns) = 8.061 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'
        Info: 7: + IC(0.722 ns) + CELL(0.206 ns) = 8.989 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'
        Info: 8: + IC(0.644 ns) + CELL(0.666 ns) = 10.299 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: Total cell delay = 5.353 ns ( 51.98 % )
        Info: Total interconnect delay = 4.946 ns ( 48.02 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.778 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N3; Fanout = 1; REG Node = 'inst10~_emulated'
        Info: 2: + IC(1.130 ns) + CELL(0.206 ns) = 1.336 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'
        Info: 3: + IC(1.336 ns) + CELL(3.106 ns) = 5.778 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'Q3'
        Info: Total cell delay = 3.312 ns ( 57.32 % )
        Info: Total interconnect delay = 2.466 ns ( 42.68 % )
Info: Longest tpd from source pin "CLR" to destination pin "Q3" is 12.155 ns
    Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'
    Info: 2: + IC(6.057 ns) + CELL(0.651 ns) = 7.713 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'inst10~head_lut'
    Info: 3: + IC(1.336 ns) + CELL(3.106 ns) = 12.155 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'Q3'
    Info: Total cell delay = 4.762 ns ( 39.18 % )
    Info: Total interconnect delay = 7.393 ns ( 60.82 % )
Info: th for register "inst3~_emulated" (data pin = "CLR", clock pin = "CLK") is 4.097 ns
    Info: + Longest clock path from clock "CLK" to destination register is 7.757 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.330 ns) + CELL(0.970 ns) = 3.295 ns; Loc. = LCFF_X1_Y15_N9; Fanout = 1; REG Node = 'inst~_emulated'
        Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 4.107 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst~head_lut'
        Info: 4: + IC(0.348 ns) + CELL(0.970 ns) = 5.425 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst2~_emulated'
        Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 6.067 ns; Loc. = LCCOMB_X1_Y15_N6; Fanout = 3; COMB Node = 'inst2~head_lut'
        Info: 6: + IC(1.024 ns) + CELL(0.666 ns) = 7.757 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'
        Info: Total cell delay = 4.177 ns ( 53.85 % )
        Info: Total interconnect delay = 3.580 ns ( 46.15 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.966 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'CLR'
        Info: 2: + IC(1.418 ns) + CELL(0.370 ns) = 2.793 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst3~head_lut'
        Info: 3: + IC(0.695 ns) + CELL(0.370 ns) = 3.858 ns; Loc. = LCCOMB_X1_Y14_N0; Fanout = 1; COMB Node = 'inst3~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.966 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 1; REG Node = 'inst3~_emulated'
        Info: Total cell delay = 1.853 ns ( 46.72 % )
        Info: Total interconnect delay = 2.113 ns ( 53.28 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 183 megabytes
    Info: Processing ended: Fri Mar 22 17:30:04 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


