
*** Running vivado
    with args -log rbg_selector.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rbg_selector.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source rbg_selector.tcl -notrace
Command: synth_design -top rbg_selector -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10156 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 334.770 ; gain = 99.559
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rbg_selector' [C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/rbg_selector.vhd:41]
	Parameter freq bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/clock_divider.vhd:5' bound to instance 'cdc' of component 'Clock_Divider' [C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/rbg_selector.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/clock_divider.vhd:12]
	Parameter freq bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (1#1) [C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/clock_divider.vhd:12]
	Parameter delay bound to: 2000 - type: integer 
	Parameter repeat_limit bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'Button_Input' declared at 'C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/Button_Input.vhd:34' bound to instance 'bps' of component 'Button_Input' [C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/rbg_selector.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Button_Input' [C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/Button_Input.vhd:46]
	Parameter delay bound to: 2000 - type: integer 
	Parameter repeat_limit bound to: 500 - type: integer 
	Parameter freq bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/clock_divider.vhd:5' bound to instance 'cdc' of component 'Clock_Divider' [C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/Button_Input.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider__parameterized1' [C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/clock_divider.vhd:12]
	Parameter freq bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider__parameterized1' (1#1) [C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/clock_divider.vhd:12]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/Button_Input.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Button_Input' (2#1) [C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/Button_Input.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'rbg_selector' (3#1) [C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/rbg_selector.vhd:41]
WARNING: [Synth 8-3331] design Button_Input has unconnected port interval
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 390.039 ; gain = 154.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 390.039 ; gain = 154.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 390.039 ; gain = 154.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vilpp/project_1/src/constrs/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [C:/Users/vilpp/project_1/src/constrs/pynq-z2_v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vilpp/project_1/src/constrs/pynq-z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rbg_selector_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rbg_selector_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 748.668 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 748.668 ; gain = 513.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 748.668 ; gain = 513.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 748.668 ; gain = 513.457
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "output" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "repeat_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'channel_state_reg' in module 'rbg_selector'
INFO: [Synth 8-5544] ROM "channel_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RGB_Led_5" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     red |                              001 |                               00
                   green |                              010 |                               01
                    blue |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'channel_state_reg' using encoding 'one-hot' in module 'rbg_selector'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 748.668 ; gain = 513.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rbg_selector 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module Clock_Divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Clock_Divider__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Button_Input 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "bps/repeat_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RGB_Led_5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RGB_Led_5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RGB_Led_5_reg[2] )
WARNING: [Synth 8-3332] Sequential element (bps/output_reg) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/output_reg__0) is unused and will be removed from module rbg_selector.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'bps/output_reg__0/Q' [C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/Button_Input.vhd:79]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/Button_Input.vhd:79]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/vilpp/project_2/project_2.srcs/sources_1/new/Button_Input.vhd:79]
WARNING: [Synth 8-3332] Sequential element (bps/pulser_state_reg[1]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/pulser_state_reg[0]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/pulser_state_reg[1]__0) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/pulser_state_reg[0]__0) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/cdc/tmp_reg) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[31]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[30]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[29]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[28]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[27]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[26]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[25]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[24]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[23]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[22]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[21]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[20]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[19]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[18]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[17]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[16]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[15]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[14]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[13]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[12]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[11]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[10]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[9]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[8]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[7]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[6]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[5]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[4]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[3]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[2]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[1]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/repeat_counter_reg[0]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (bps/long_press_reg) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (RGB_Led_5_reg[0]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (RGB_Led_5_reg[1]) is unused and will be removed from module rbg_selector.
WARNING: [Synth 8-3332] Sequential element (RGB_Led_5_reg[2]) is unused and will be removed from module rbg_selector.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 748.668 ; gain = 513.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 748.668 ; gain = 513.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 757.488 ; gain = 522.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 757.992 ; gain = 522.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 757.992 ; gain = 522.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 757.992 ; gain = 522.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 757.992 ; gain = 522.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 757.992 ; gain = 522.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 757.992 ; gain = 522.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 757.992 ; gain = 522.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     6|
|4     |LUT2   |    74|
|5     |FDCE   |    35|
|6     |FDPE   |     1|
|7     |IBUF   |     2|
|8     |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   138|
|2     |  cdc    |Clock_Divider |   129|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 757.992 ; gain = 522.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 757.992 ; gain = 164.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 757.992 ; gain = 522.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 45 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 774.234 ; gain = 552.152
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vilpp/project_2/project_2.runs/synth_1/rbg_selector.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rbg_selector_utilization_synth.rpt -pb rbg_selector_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 774.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 11:36:51 2020...
