INFO: [VRFC 10-2263] Analyzing Verilog file "C:/lab_1/lab_1.srcs/sources_1/new/lab.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/lab_1/lab_1.srcs/sim_1/new/ADC_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_sim
