Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant.v" Line 1. Module servant_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_arbiter.v" Line 4. Module servant_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_mux.v" Line 7. Module servant_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_ram.v" Line 2. Module servant_ram(depth=8192,RESET_STRATEGY="MINI",memfile="blinky.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_timer.v" Line 2. Module servant_timer(WIDTH=32,RESET_STRATEGY="MINI") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/servant/servant_gpio.v" Line 1. Module servant_gpio doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_top.v" Line 1. Module serv_rf_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_top.v" Line 1. Module serv_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_state.v" Line 1. Module serv_state doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_decode.v" Line 2. Module serv_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_immdec.v" Line 2. Module serv_immdec_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg.v" Line 1. Module serv_bufreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_bufreg2.v" Line 1. Module serv_bufreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_ctrl.v" Line 1. Module serv_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_alu.v" Line 1. Module serv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_if.v" Line 1. Module serv_rf_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_mem_if.v" Line 1. Module serv_mem_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_csr.v" Line 2. Module serv_csr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram_if.v" Line 1. Module serv_rf_ram_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/serv_1.2.1/rtl/serv_rf_ram.v" Line 1. Module serv_rf_ram_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.servant_arbiter
Compiling module xil_defaultlib.servant_mux
Compiling module xil_defaultlib.servant_ram(depth=8192,RESET_STR...
Compiling module xil_defaultlib.servant_timer(WIDTH=32,RESET_STR...
Compiling module xil_defaultlib.servant_gpio
Compiling module xil_defaultlib.serv_state
Compiling module xil_defaultlib.serv_decode
Compiling module xil_defaultlib.serv_immdec_default
Compiling module xil_defaultlib.serv_bufreg
Compiling module xil_defaultlib.serv_bufreg2
Compiling module xil_defaultlib.serv_ctrl
Compiling module xil_defaultlib.serv_alu
Compiling module xil_defaultlib.serv_rf_if
Compiling module xil_defaultlib.serv_mem_if
Compiling module xil_defaultlib.serv_csr
Compiling module xil_defaultlib.serv_top
Compiling module xil_defaultlib.serv_rf_ram_if_default
Compiling module xil_defaultlib.serv_rf_ram_default
Compiling module xil_defaultlib.serv_rf_top_default
Compiling module xil_defaultlib.servant_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
