#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ddefa7be90 .scope module, "adjust_mantissa_test" "adjust_mantissa_test" 2 1;
 .timescale 0 0;
P_0x55ddefa72480 .param/l "N" 0 2 2, +C4<00000000000000000000000000011000>;
v0x55ddefa9d630_0 .var "A", 23 0;
v0x55ddefa9d710_0 .net "A_out", 23 0, L_0x55ddefaadf80;  1 drivers
v0x55ddefa9d7e0_0 .var "B", 23 0;
v0x55ddefa9d8e0_0 .net "B_out", 23 0, L_0x55ddefaae0c0;  1 drivers
S_0x55ddefa7c010 .scope module, "DUT" "adjust_mantissa" 2 5, 3 11 0, S_0x55ddefa7be90;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "A"
    .port_info 1 /INPUT 24 "B"
    .port_info 2 /OUTPUT 24 "A_out"
    .port_info 3 /OUTPUT 24 "B_out"
P_0x55ddefa7c190 .param/l "N" 0 3 12, +C4<00000000000000000000000000011000>;
L_0x55ddefa6efa0 .functor AND 24, v0x55ddefa9d630_0, L_0x55ddefaada20, C4<111111111111111111111111>, C4<111111111111111111111111>;
L_0x55ddefa38990 .functor XOR 24, v0x55ddefa9d630_0, L_0x55ddefa6efa0, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x55ddefa7aa60 .functor AND 24, v0x55ddefa9d7e0_0, L_0x55ddefaadc70, C4<111111111111111111111111>, C4<111111111111111111111111>;
L_0x55ddefaade00 .functor XOR 24, v0x55ddefa9d7e0_0, L_0x55ddefa7aa60, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55ddefa9c950_0 .net "A", 23 0, v0x55ddefa9d630_0;  1 drivers
v0x55ddefa9ca30_0 .net "A_out", 23 0, L_0x55ddefaadf80;  alias, 1 drivers
v0x55ddefa9cb10_0 .net "B", 23 0, v0x55ddefa9d7e0_0;  1 drivers
v0x55ddefa9cc00_0 .net "B_out", 23 0, L_0x55ddefaae0c0;  alias, 1 drivers
L_0x7f48c9c00018 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ddefa9cce0_0 .net/2u *"_s0", 23 0, L_0x7f48c9c00018;  1 drivers
v0x55ddefa9ce10_0 .net *"_s10", 23 0, L_0x55ddefaadc70;  1 drivers
v0x55ddefa9cef0_0 .net *"_s12", 23 0, L_0x55ddefa7aa60;  1 drivers
v0x55ddefa9cfd0_0 .net *"_s2", 23 0, L_0x55ddefaada20;  1 drivers
v0x55ddefa9d0b0_0 .net *"_s4", 23 0, L_0x55ddefa6efa0;  1 drivers
L_0x7f48c9c00060 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ddefa9d190_0 .net/2u *"_s8", 23 0, L_0x7f48c9c00060;  1 drivers
v0x55ddefa9d270_0 .net "temp_A", 23 0, L_0x55ddefa38990;  1 drivers
v0x55ddefa9d330_0 .net "temp_B", 23 0, L_0x55ddefaade00;  1 drivers
v0x55ddefa9d400_0 .net "temp_res_A", 4 0, v0x55ddefa9c220_0;  1 drivers
v0x55ddefa9d4d0_0 .net "temp_res_B", 4 0, v0x55ddefa9c800_0;  1 drivers
L_0x55ddefaada20 .arith/sub 24, v0x55ddefa9d630_0, L_0x7f48c9c00018;
L_0x55ddefaadc70 .arith/sub 24, v0x55ddefa9d7e0_0, L_0x7f48c9c00060;
L_0x55ddefaadf80 .shift/r 24, v0x55ddefa9d630_0, v0x55ddefa9c220_0;
L_0x55ddefaae0c0 .shift/r 24, v0x55ddefa9d7e0_0, v0x55ddefa9c800_0;
S_0x55ddefa7c230 .scope module, "E1" "Encoder" 3 20, 3 1 0, S_0x55ddefa7c010;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "A"
    .port_info 1 /OUTPUT 5 "res"
P_0x55ddefa7c400 .param/l "N" 0 3 2, +C4<00000000000000000000000000011000>;
v0x55ddefa7c4a0_0 .net "A", 23 0, L_0x55ddefa38990;  alias, 1 drivers
v0x55ddefa9c140_0 .var/i "n", 31 0;
v0x55ddefa9c220_0 .var "res", 4 0;
E_0x55ddefa701a0 .event edge, v0x55ddefa9c140_0, v0x55ddefa7c4a0_0;
S_0x55ddefa9c340 .scope module, "E2" "Encoder" 3 21, 3 1 0, S_0x55ddefa7c010;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "A"
    .port_info 1 /OUTPUT 5 "res"
P_0x55ddefa9c510 .param/l "N" 0 3 2, +C4<00000000000000000000000000011000>;
v0x55ddefa9c620_0 .net "A", 23 0, L_0x55ddefaade00;  alias, 1 drivers
v0x55ddefa9c720_0 .var/i "n", 31 0;
v0x55ddefa9c800_0 .var "res", 4 0;
E_0x55ddefa6dae0 .event edge, v0x55ddefa9c720_0, v0x55ddefa9c620_0;
    .scope S_0x55ddefa7c230;
T_0 ;
    %wait E_0x55ddefa701a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ddefa9c140_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55ddefa9c140_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55ddefa7c4a0_0;
    %load/vec4 v0x55ddefa9c140_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55ddefa9c140_0;
    %pad/s 5;
    %store/vec4 v0x55ddefa9c220_0, 0, 5;
T_0.2 ;
    %load/vec4 v0x55ddefa9c140_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55ddefa9c140_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55ddefa9c340;
T_1 ;
    %wait E_0x55ddefa6dae0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ddefa9c720_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55ddefa9c720_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x55ddefa9c620_0;
    %load/vec4 v0x55ddefa9c720_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55ddefa9c720_0;
    %pad/s 5;
    %store/vec4 v0x55ddefa9c800_0, 0, 5;
T_1.2 ;
    %load/vec4 v0x55ddefa9c720_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55ddefa9c720_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55ddefa7be90;
T_2 ;
    %delay 5, 0;
    %pushi/vec4 11972608, 0, 24;
    %store/vec4 v0x55ddefa9d630_0, 0, 24;
    %pushi/vec4 1310720, 0, 24;
    %store/vec4 v0x55ddefa9d7e0_0, 0, 24;
    %delay 10, 0;
    %vpi_call 2 9 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55ddefa7be90;
T_3 ;
    %vpi_call 2 12 "$dumpfile", "adjust_mantissa_test.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ddefa7be90 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adjust_mantissa_test.v";
    "adjust_mantissa.v";
