dest_sch_lib := bodyLinkPhy
log_file_name := ./bodyLinkPhy/log/verilogIn.log 
map_file_name := ./bodyLinkPhy/log/verilogIn.map.table
work_area := ./bodyLinkPhy/log/
ref_lib_list := CORE65LPHVT, CORE65GPHVT, CORE65LPSVT, CORE65GPSVT, basic

hdl_view_name := hdl
structural_views := 5
import_if_exists := 1
overwrite_symbol := 1
import_cells := 0
import_lib_cells := 0
power_net := vdd
ground_net := vss
schematic_view_name := schematic
functional_view_name := functional
netlist_view_name := netlist
symbol_view_name := symbol
create_map_table := 1
max_net_name_length := 4000
page_row_limit := 1024
page_col_limit := 1024
label_height := 12
line_line_spacing := 0.2
line_component_spacing := 0.5
density_level := 0
client := synthesis
alias_module := cds_alias
cont_assign_symbol := basic patch symbol
glob_sig_names := gnd,gnds,vdd,vdds
