// Seed: 2130599762
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  wor  id_10 = 1;
  tri  id_11;
  assign id_9  = id_3[1];
  assign id_11 = 1;
  module_0(
      id_9, id_7
  );
  wire id_12 = id_4;
  assign id_10 = 1;
  wire id_13;
endmodule
