5 9 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd race4.vcd -o race4.cdd -v race4.v
3 0 $root $root NA 0 0
3 0 main main race4.v 1 24
2 1 20 9000c 1 0 20004 0 0 1 4 0
2 2 20 10005 0 1 400 0 0 clock
2 3 20 1000c 1 37 1006 1 2
2 4 21 150019 a 1 1c 0 0 clock
2 5 21 140014 a 1b 2002c 4 0 1 2 1102
2 6 21 c0010 0 1 400 0 0 clock
2 7 21 c0019 a 37 602e 5 6
2 8 21 a000a 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 9 21 9000a 15 2c 2000a 8 0 32 2 aa aa aa aa aa aa aa aa
1 a 3 30004 1 0 0 0 1 1 2
1 b 3 30007 1 0 0 0 1 1 2
1 clock 3 83000a 1 0 0 0 1 1 1102
4 7 9 9
4 9 7 0
4 3 9 9
7 4 7 7
