$date
	Thu Mar 10 06:05:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decode_tb $end
$var wire 4 ! srcB [3:0] $end
$var wire 4 " srcA [3:0] $end
$var wire 4 # dstM [3:0] $end
$var wire 4 $ dstE [3:0] $end
$var reg 1 % cnd $end
$var reg 4 & icode [3:0] $end
$var reg 4 ' rA [3:0] $end
$var reg 4 ( rB [3:0] $end
$scope module decode $end
$var wire 1 % cnd $end
$var wire 4 ) icode [3:0] $end
$var wire 4 * rA [3:0] $end
$var wire 4 + rB [3:0] $end
$var wire 4 , srcB [3:0] $end
$var wire 4 - srcA [3:0] $end
$var wire 4 . dstM [3:0] $end
$var wire 4 / dstE [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 /
b1111 .
b10 -
b1111 ,
b10 +
b10 *
b10 )
b10 (
b10 '
b10 &
0%
b1111 $
b1111 #
b10 "
b1111 !
$end
#10
b10 $
b10 /
1%
#20
b1111 "
b1111 -
b1000 $
b1000 /
b1000 (
b1000 +
b0 '
b0 *
b11 &
b11 )
0%
#30
1%
#40
b101 !
b101 ,
b1111 $
b1111 /
b101 (
b101 +
b1100 '
b1100 *
b100 &
b100 )
0%
#50
1%
#60
b1001 !
b1001 ,
b1110 #
b1110 .
b1001 (
b1001 +
b1110 '
b1110 *
b101 &
b101 )
0%
#70
1%
#80
b1 $
b1 /
b11 "
b11 -
b1 !
b1 ,
b1111 #
b1111 .
b1 (
b1 +
b11 '
b11 *
b110 &
b110 )
0%
#90
1%
#100
b100 $
b100 /
b1111 "
b1111 -
b100 !
b100 ,
b1110 (
b1110 +
b0 '
b0 *
b1000 &
b1000 )
0%
#110
1%
#120
b100 "
b100 -
b1001 (
b1001 +
b100 '
b100 *
b1001 &
b1001 )
0%
#130
1%
#140
b100 !
b100 ,
b100 $
b100 /
b101 "
b101 -
b1101 (
b1101 +
b101 '
b101 *
b1010 &
b1010 )
0%
#150
1%
#160
b100 "
b100 -
b0 #
b0 .
b0 (
b0 +
b0 '
b0 *
b1011 &
b1011 )
0%
#170
1%
#180
0%
