
*** Running vivado
    with args -log ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0.tcl -notrace
INFO: Dispatch client connection id - 36651
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:01:36 . Memory (MB): peak = 1835.707 ; gain = 90.992 ; free physical = 17264 ; free virtual = 101362
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_sink_from_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_setup_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/software/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/software/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Data_Mover_XIP:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/data_mover' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/data_mover
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:adapter_v3_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/adapter_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/adapter_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_ic2sgdma:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axis_ic2sgdma_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axis_ic2sgdma_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:Event_Pulse:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/event_pulse_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/event_pulse_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sds_lib:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_lib' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_lib
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_sink:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_sink' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_sink
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.1'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_1' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:aximm_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/aximm_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/aximm_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:maxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/maxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/maxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:saxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/saxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/saxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:ovld_reg:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/ovld_reg_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/ovld_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_fifo_register:3.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axi_fifo_register_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axi_fifo_register_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:stream_gate:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/stream_gate_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/stream_gate_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sgdma2axis_ic:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sgdma2axis_ic_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sgdma2axis_ic_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_source:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_source' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_source
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 2031.402 ; gain = 191.695 ; free physical = 16085 ; free virtual = 100179
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0
Command: synth_design -top ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0 -part xcvc1902-vsvd1760-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Device 21-403] Loading part xcvc1902-vsvd1760-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1958067
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/xilinx/software/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:01:32 . Memory (MB): peak = 3102.996 ; gain = 353.828 ; free physical = 16259 ; free virtual = 100407
Synthesis current peak Physical Memory [PSS] (MB): peak = 2301.690; parent = 2171.749; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4076.336; parent = 3108.938; children = 967.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0/synth/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_ff_v1_0_1_util_ff' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/28b8/hdl/util_ff_v1_0_rfs.v:3]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/home/xilinx/software/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/home/xilinx/software/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-6155] done synthesizing module 'util_ff_v1_0_1_util_ff' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/28b8/hdl/util_ff_v1_0_rfs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0/synth/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0.v:53]
WARNING: [Synth 8-7129] Port set in module util_ff_v1_0_1_util_ff is either unconnected or has no load
WARNING: [Synth 8-7129] Port clear in module util_ff_v1_0_1_util_ff is either unconnected or has no load
WARNING: [Synth 8-7129] Port preset in module util_ff_v1_0_1_util_ff is either unconnected or has no load
WARNING: [Synth 8-7129] Port gate_enable in module util_ff_v1_0_1_util_ff is either unconnected or has no load
WARNING: [Synth 8-7129] Port G in module util_ff_v1_0_1_util_ff is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:01:57 . Memory (MB): peak = 3175.902 ; gain = 426.734 ; free physical = 15874 ; free virtual = 100035
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.293; parent = 2255.353; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.305; parent = 3175.906; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:02:00 . Memory (MB): peak = 3193.715 ; gain = 444.547 ; free physical = 15826 ; free virtual = 99946
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.293; parent = 2255.353; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4161.117; parent = 3193.719; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:02:01 . Memory (MB): peak = 3193.715 ; gain = 444.547 ; free physical = 15794 ; free virtual = 99915
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.293; parent = 2255.353; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4161.117; parent = 3193.719; children = 967.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3199.652 ; gain = 0.000 ; free physical = 15455 ; free virtual = 99577
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
WARNING: [Designutils 20-1758] instance inst wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_ooc.xdc'.
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.680 ; gain = 0.000 ; free physical = 18317 ; free virtual = 102444
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3259.680 ; gain = 0.000 ; free physical = 18314 ; free virtual = 102441
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/xilinx/software/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:03:52 . Memory (MB): peak = 3259.680 ; gain = 510.512 ; free physical = 20538 ; free virtual = 104678
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.293; parent = 2255.353; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.082; parent = 3259.684; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvc1902-vsvd1760-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:03:53 . Memory (MB): peak = 3259.680 ; gain = 510.512 ; free physical = 20526 ; free virtual = 104666
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.293; parent = 2255.353; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.082; parent = 3259.684; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:03:54 . Memory (MB): peak = 3259.680 ; gain = 510.512 ; free physical = 20509 ; free virtual = 104650
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.293; parent = 2255.353; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.082; parent = 3259.684; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:03:59 . Memory (MB): peak = 3259.680 ; gain = 510.512 ; free physical = 20394 ; free virtual = 104536
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.293; parent = 2255.353; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.082; parent = 3259.684; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port set in module util_ff_v1_0_1_util_ff is either unconnected or has no load
WARNING: [Synth 8-7129] Port clear in module util_ff_v1_0_1_util_ff is either unconnected or has no load
WARNING: [Synth 8-7129] Port preset in module util_ff_v1_0_1_util_ff is either unconnected or has no load
WARNING: [Synth 8-7129] Port gate_enable in module util_ff_v1_0_1_util_ff is either unconnected or has no load
WARNING: [Synth 8-7129] Port G in module util_ff_v1_0_1_util_ff is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:04:17 . Memory (MB): peak = 3259.680 ; gain = 510.512 ; free physical = 19938 ; free virtual = 104087
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.293; parent = 2255.353; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.082; parent = 3259.684; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:09:27 . Memory (MB): peak = 3956.508 ; gain = 1207.340 ; free physical = 22190 ; free virtual = 106469
Synthesis current peak Physical Memory [PSS] (MB): peak = 3155.150; parent = 3021.609; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4923.910; parent = 3956.512; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:09:28 . Memory (MB): peak = 3956.508 ; gain = 1207.340 ; free physical = 22090 ; free virtual = 106369
Synthesis current peak Physical Memory [PSS] (MB): peak = 3155.201; parent = 3021.660; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4923.910; parent = 3956.512; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:09:30 . Memory (MB): peak = 3975.539 ; gain = 1226.371 ; free physical = 21968 ; free virtual = 106247
Synthesis current peak Physical Memory [PSS] (MB): peak = 3155.554; parent = 3022.013; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4942.941; parent = 3975.543; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:10:06 . Memory (MB): peak = 3981.477 ; gain = 1232.309 ; free physical = 22548 ; free virtual = 106833
Synthesis current peak Physical Memory [PSS] (MB): peak = 3158.518; parent = 3023.589; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4948.879; parent = 3981.480; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:10:07 . Memory (MB): peak = 3981.477 ; gain = 1232.309 ; free physical = 22533 ; free virtual = 106818
Synthesis current peak Physical Memory [PSS] (MB): peak = 3158.567; parent = 3023.645; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4948.879; parent = 3981.480; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:10:09 . Memory (MB): peak = 3981.477 ; gain = 1232.309 ; free physical = 22512 ; free virtual = 106798
Synthesis current peak Physical Memory [PSS] (MB): peak = 3158.583; parent = 3023.660; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4948.879; parent = 3981.480; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:10:09 . Memory (MB): peak = 3981.477 ; gain = 1232.309 ; free physical = 22519 ; free virtual = 106805
Synthesis current peak Physical Memory [PSS] (MB): peak = 3158.583; parent = 3023.660; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4948.879; parent = 3981.480; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:10:10 . Memory (MB): peak = 3981.477 ; gain = 1232.309 ; free physical = 22492 ; free virtual = 106779
Synthesis current peak Physical Memory [PSS] (MB): peak = 3158.599; parent = 3023.676; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4948.879; parent = 3981.480; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:10:11 . Memory (MB): peak = 3981.477 ; gain = 1232.309 ; free physical = 22490 ; free virtual = 106776
Synthesis current peak Physical Memory [PSS] (MB): peak = 3158.608; parent = 3023.686; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4948.879; parent = 3981.480; children = 967.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:10:11 . Memory (MB): peak = 3981.477 ; gain = 1232.309 ; free physical = 22495 ; free virtual = 106777
Synthesis current peak Physical Memory [PSS] (MB): peak = 3158.639; parent = 3023.716; children = 250.014
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4948.879; parent = 3981.480; children = 967.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:09:38 . Memory (MB): peak = 3981.477 ; gain = 1166.344 ; free physical = 22559 ; free virtual = 106841
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:10:12 . Memory (MB): peak = 3981.484 ; gain = 1232.309 ; free physical = 22551 ; free virtual = 106833
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3981.484 ; gain = 0.000 ; free physical = 22550 ; free virtual = 106832
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4026.102 ; gain = 0.000 ; free physical = 22345 ; free virtual = 106629
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 30ab5f60
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:11:51 . Memory (MB): peak = 4026.102 ; gain = 1994.699 ; free physical = 22549 ; free virtual = 106833
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_synth_1/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0, cache-ID = de26560a03132369
INFO: [Common 17-1381] The checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_synth_1/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_utilization_synth.rpt -pb ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 19:08:29 2024...
