 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Thu Dec 15 09:55:33 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[12] (input port clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[12] (in)                            0.000      0.000 f
  U337/Y (NAND2X1)                     1282038.500
                                                  1282038.500 r
  U218/Y (AND2X1)                      1819196.250
                                                  3101234.750 r
  U219/Y (INVX1)                       707942.250 3809177.000 f
  U339/Y (NAND2X1)                     1291594.000
                                                  5100771.000 r
  U310/Y (XNOR2X1)                     6349420.000
                                                  11450191.000 r
  U311/Y (INVX1)                       827774.000 12277965.000 f
  U102/Y (XNOR2X1)                     6004297.000
                                                  18282262.000 f
  U103/Y (INVX1)                       -1205114.000
                                                  17077148.000 r
  U298/Y (AND2X1)                      2198892.000
                                                  19276040.000 r
  U299/Y (INVX1)                       707868.000 19983908.000 f
  U403/Y (NAND2X1)                     1291594.000
                                                  21275502.000 r
  U404/Y (XOR2X1)                      4659934.000
                                                  25935436.000 f
  U405/Y (NAND2X1)                     1750260.000
                                                  27685696.000 r
  U314/Y (INVX1)                       912418.000 28598114.000 f
  U315/Y (INVX1)                       446234.000 29044348.000 r
  U407/Y (AND2X1)                      1323378.000
                                                  30367726.000 r
  U90/Y (XNOR2X1)                      6067134.000
                                                  36434860.000 r
  U91/Y (INVX1)                        820200.000 37255060.000 f
  U124/Y (AND2X1)                      2034852.000
                                                  39289912.000 f
  U125/Y (INVX1)                       -1175248.000
                                                  38114664.000 r
  U296/Y (AND2X1)                      1881336.000
                                                  39996000.000 r
  U297/Y (INVX1)                       715784.000 40711784.000 f
  U411/Y (OR2X1)                       2117896.000
                                                  42829680.000 f
  U170/Y (AND2X1)                      2434344.000
                                                  45264024.000 f
  U171/Y (INVX1)                       -1340668.000
                                                  43923356.000 r
  U206/Y (AND2X1)                      1881932.000
                                                  45805288.000 r
  U207/Y (INVX1)                       707872.000 46513160.000 f
  U420/Y (NOR2X1)                      1157544.000
                                                  47670704.000 r
  U306/Y (AND2X1)                      1848748.000
                                                  49519452.000 r
  U307/Y (INVX1)                       718732.000 50238184.000 f
  U121/Y (NAND2X1)                     1285592.000
                                                  51523776.000 r
  U160/Y (AND2X1)                      1818784.000
                                                  53342560.000 r
  U161/Y (INVX1)                       707584.000 54050144.000 f
  U430/Y (NOR2X1)                      1157508.000
                                                  55207652.000 r
  U158/Y (AND2X1)                      2183848.000
                                                  57391500.000 r
  U159/Y (INVX1)                       712544.000 58104044.000 f
  U431/Y (NOR2X1)                      1151512.000
                                                  59255556.000 r
  out[1] (out)                            0.000   59255556.000 r
  data arrival time                               59255556.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -59255556.000
  -----------------------------------------------------------
  slack (MET)                                     140744448.000


1
