(kicad_pcb (version 20170123) (host pcbnew no-vcs-found-e2505cb~60~ubuntu14.04.1)

  (general
    (thickness 1.6)
    (drawings 0)
    (tracks 0)
    (zones 0)
    (modules 1)
    (nets 1)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (segment_width 0.2)
    (edge_width 0.15)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.2)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x00030_ffffffff)
      (usegerberextensions false)
      (usegerberattributes true)
      (usegerberadvancedattributes true)
      (creategerberjobfile true)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")

  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
  )

  (module diy-modules:diy-modules-DC-DC-STEP-DOWN-LM2596 (layer F.Cu) (tedit 200000) (tstamp 59BCFD11)
    (at 44.577 27.432)
    (descr "DC/DC STEP-DOWN REGULATOR BASED ON LM2596-ADJ CHIP")
    (tags "DC/DC STEP-DOWN REGULATOR BASED ON LM2596-ADJ CHIP")
    (path /59BC8681)
    (attr virtual)
    (fp_text reference U1 (at 0 -12.065) (layer F.SilkS)
      (effects (font (size 1.27 1.27) (thickness 0.1016)))
    )
    (fp_text value LM2596 (at 0 12.065) (layer F.SilkS)
      (effects (font (size 1.27 1.27) (thickness 0.1016)))
    )
    (fp_line (start -21.59 -10.414) (end 21.59 -10.414) (layer F.SilkS) (width 0.127))
    (fp_line (start 21.59 -10.414) (end 21.59 10.414) (layer F.SilkS) (width 0.127))
    (fp_line (start 21.59 10.414) (end -21.59 10.414) (layer F.SilkS) (width 0.127))
    (fp_line (start -21.59 10.414) (end -21.59 -10.414) (layer F.SilkS) (width 0.127))
    (fp_line (start 19.685 -6.985) (end 19.685 -5.715) (layer F.SilkS) (width 0.254))
    (fp_line (start 19.05 -6.35) (end 20.32 -6.35) (layer F.SilkS) (width 0.254))
    (fp_line (start -19.685 6.985) (end -19.685 5.715) (layer F.SilkS) (width 0.254))
    (fp_line (start 19.685 6.985) (end 19.685 5.715) (layer F.SilkS) (width 0.254))
    (fp_line (start -19.685 -6.985) (end -19.685 -5.715) (layer F.SilkS) (width 0.254))
    (fp_line (start -20.32 -6.35) (end -19.05 -6.35) (layer F.SilkS) (width 0.254))
    (fp_text user IN (at -19.685 0 90) (layer F.SilkS)
      (effects (font (size 1.778 1.778) (thickness 0.1524)))
    )
    (fp_text user OUT (at 19.685 0 90) (layer F.SilkS)
      (effects (font (size 1.778 1.778) (thickness 0.1524)))
    )
    (pad IN+ thru_hole rect (at -19.812 -8.636) (size 2.49936 2.49936) (drill 1.4986) (layers *.Cu *.Paste *.Mask))
    (pad IN- thru_hole rect (at -19.812 8.636) (size 2.49936 2.49936) (drill 1.4986) (layers *.Cu *.Paste *.Mask))
    (pad OUT+ thru_hole rect (at 19.812 -8.636) (size 2.49936 2.49936) (drill 1.4986) (layers *.Cu *.Paste *.Mask))
    (pad OUT- thru_hole rect (at 19.812 8.636) (size 2.49936 2.49936) (drill 1.4986) (layers *.Cu *.Paste *.Mask))
    (pad "" np_thru_hole circle (at -14.47546 -7.62) (size 2.99974 2.99974) (drill 2.99974) (layers *.Cu *.Mask))
    (pad "" np_thru_hole circle (at 15.24 7.62) (size 2.99974 2.99974) (drill 2.99974) (layers *.Cu *.Mask))
  )

)
