

================================================================
== Vivado HLS Report for 'aes'
================================================================
* Date:           Sat May  9 16:20:31 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        aes_runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+----------+
        |                    |         |  Latency  |  Interval | Pipeline |
        |      Instance      |  Module | min | max | min | max |   Type   |
        +--------------------+---------+-----+-----+-----+-----+----------+
        |grp_aestest_fu_284  |aestest  |   19|   19|    1|    1| function |
        +--------------------+---------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|       487|          -|          -|     ?|    no    |
        | + Loop 1.1      |  416|  416|        26|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1  |   24|   24|         3|          -|          -|     8|    no    |
        | + Loop 1.2      |   48|   48|         3|          -|          -|    16|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    407|
|FIFO             |        -|      -|       -|      -|
|Instance         |      100|      -|    3145|   9250|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    598|
|Register         |        -|      -|     943|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      100|      0|    4088|  10255|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       35|      0|       3|     19|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+------+------+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------+---------+---------+-------+------+------+
    |grp_aestest_fu_284  |aestest  |      100|      0|  3145|  9250|
    +--------------------+---------+---------+-------+------+------+
    |Total               |         |      100|      0|  3145|  9250|
    +--------------------+---------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |destinationAddressLocal_1_fu_560_p2  |     +    |      0|  0|   32|          32|           5|
    |i_2_fu_487_p2                        |     +    |      0|  0|    5|           5|           1|
    |i_3_fu_368_p2                        |     +    |      0|  0|    5|           5|           1|
    |iterations_1_fu_352_p2               |     +    |      0|  0|   32|          32|           1|
    |j_1_fu_418_p2                        |     +    |      0|  0|    4|           4|           1|
    |sourceAddressLocal_1_fu_554_p2       |     +    |      0|  0|   32|          32|           5|
    |tmp_30_fu_538_p2                     |     +    |      0|  0|   32|          32|          32|
    |tmp_s_fu_374_p2                      |     +    |      0|  0|   32|          32|          32|
    |Lo_assign_fu_515_p2                  |     -    |      0|  0|    7|           5|           7|
    |i_assign_fu_424_p2                   |     -    |      0|  0|    7|           7|           7|
    |data_V_2_fu_455_p3                   |  Select  |      0|  0|  128|           1|         128|
    |ap_sig_bdd_1830                      |    and   |      0|  0|    1|           1|           1|
    |tmp_32_fu_429_p2                     |    and   |      0|  0|    8|           8|           8|
    |exitcond3_fu_362_p2                  |   icmp   |      0|  0|    6|           5|           6|
    |exitcond4_fu_412_p2                  |   icmp   |      0|  0|    5|           4|           5|
    |exitcond8_fu_347_p2                  |   icmp   |      0|  0|   40|          32|          32|
    |exitcond_fu_481_p2                   |   icmp   |      0|  0|    6|           5|           6|
    |tmp_33_fu_434_p2                     |   icmp   |      0|  0|    8|           8|           1|
    |ap_sig_bdd_254                       |    or    |      0|  0|    1|           1|           1|
    |Hi_assign_fu_505_p2                  |    xor   |      0|  0|    8|           7|           2|
    |tmp_28_fu_402_p2                     |    xor   |      0|  0|    8|           7|           2|
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                |          |      0|  0|  407|         265|         284|
    +-------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |data_V_reg_214                    |  128|          2|  128|        256|
    |destinationAddressLocal1_reg_204  |   32|          2|   32|         64|
    |destinationAddress_in_sig         |   32|          2|   32|         64|
    |i_1_reg_272                       |    5|          2|    5|         10|
    |i_reg_226                         |    5|          2|    5|         10|
    |iterations_reg_183                |   32|          2|   32|         64|
    |j_reg_249                         |    4|          2|    4|          8|
    |key_in_V_in_sig                   |  128|          2|  128|        256|
    |length_r_in_sig                   |   32|          2|   32|         64|
    |mask_reg_260                      |    8|          2|    8|         16|
    |p_Val2_1_reg_237                  |  128|          2|  128|        256|
    |sourceAddressLocal1_reg_194       |   32|          2|   32|         64|
    |sourceAddress_in_sig              |   32|          2|   32|         64|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  598|         26|  598|       1196|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |    5|   0|    5|          0|
    |ap_reg_ioackin_ddr_ARREADY                |    1|   0|    1|          0|
    |ap_reg_ioackin_ddr_AWREADY                |    1|   0|    1|          0|
    |ap_reg_ioackin_ddr_WREADY                 |    1|   0|    1|          0|
    |current_reg_666                           |    8|   0|    8|          0|
    |data_V_reg_214                            |  128|   0|  128|          0|
    |ddr_addr_1_reg_671                        |   32|   0|   32|          0|
    |ddr_addr_read_reg_638                     |    8|   0|    8|          0|
    |ddr_addr_reg_614                          |   32|   0|   32|          0|
    |destinationAddressLocal1_reg_204          |   32|   0|   32|          0|
    |destinationAddress_ap_vld_preg            |    1|   0|    1|          0|
    |destinationAddress_assign_fu_140          |   32|   0|   32|          0|
    |destinationAddress_preg                   |   32|   0|   32|          0|
    |encrypted_data_V_reg_653                  |  128|   0|  128|          0|
    |grp_aestest_fu_284_ap_start_ap_start_reg  |    1|   0|    1|          0|
    |i_1_reg_272                               |    5|   0|    5|          0|
    |i_2_reg_661                               |    5|   0|    5|          0|
    |i_3_reg_609                               |    5|   0|    5|          0|
    |i_assign_reg_633                          |    7|   0|    7|          0|
    |i_reg_226                                 |    5|   0|    5|          0|
    |iterations_1_reg_601                      |   32|   0|   32|          0|
    |iterations_reg_183                        |   32|   0|   32|          0|
    |j_1_reg_628                               |    4|   0|    4|          0|
    |j_reg_249                                 |    4|   0|    4|          0|
    |key_in_V_ap_vld_preg                      |    1|   0|    1|          0|
    |key_in_V_preg                             |  128|   0|  128|          0|
    |length_r_ap_vld_preg                      |    1|   0|    1|          0|
    |length_r_preg                             |   32|   0|   32|          0|
    |mask_reg_260                              |    8|   0|    8|          0|
    |p_Val2_1_reg_237                          |  128|   0|  128|          0|
    |sourceAddressLocal1_reg_194               |   32|   0|   32|          0|
    |sourceAddress_ap_vld_preg                 |    1|   0|    1|          0|
    |sourceAddress_assign_fu_136               |   32|   0|   32|          0|
    |sourceAddress_preg                        |   32|   0|   32|          0|
    |tmp_28_reg_620                            |    7|   0|    7|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  943|   0|  943|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      aes     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      aes     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      aes     | return value |
|m_axi_ddr_AWVALID       | out |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_AWREADY       |  in |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_AWADDR        | out |   32|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_AWID          | out |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_AWLEN         | out |    8|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_AWSIZE        | out |    3|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_AWBURST       | out |    2|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_AWLOCK        | out |    2|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_AWCACHE       | out |    4|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_AWPROT        | out |    3|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_AWQOS         | out |    4|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_AWREGION      | out |    4|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_AWUSER        | out |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_WVALID        | out |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_WREADY        |  in |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_WDATA         | out |   32|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_WSTRB         | out |    4|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_WLAST         | out |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_WID           | out |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_WUSER         | out |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_ARVALID       | out |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_ARREADY       |  in |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_ARADDR        | out |   32|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_ARID          | out |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_ARLEN         | out |    8|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_ARSIZE        | out |    3|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_ARBURST       | out |    2|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_ARLOCK        | out |    2|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_ARCACHE       | out |    4|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_ARPROT        | out |    3|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_ARQOS         | out |    4|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_ARREGION      | out |    4|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_ARUSER        | out |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_RVALID        |  in |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_RREADY        | out |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_RDATA         |  in |   32|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_RLAST         |  in |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_RID           |  in |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_RUSER         |  in |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_RRESP         |  in |    2|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_BVALID        |  in |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_BREADY        | out |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_BRESP         |  in |    2|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_BID           |  in |    1|    m_axi   |      ddr     |    pointer   |
|m_axi_ddr_BUSER         |  in |    1|    m_axi   |      ddr     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

