/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* AS */
.set AS__0__DR, CYREG_GPIO_PRT4_DR
.set AS__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set AS__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set AS__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set AS__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set AS__0__HSIOM_MASK, 0x00F00000
.set AS__0__HSIOM_SHIFT, 20
.set AS__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set AS__0__INTR, CYREG_GPIO_PRT4_INTR
.set AS__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set AS__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set AS__0__MASK, 0x20
.set AS__0__OUT_SEL, CYREG_UDB_PA5_CFG10
.set AS__0__OUT_SEL_SHIFT, 10
.set AS__0__OUT_SEL_VAL, 1
.set AS__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set AS__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set AS__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set AS__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set AS__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set AS__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set AS__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set AS__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set AS__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set AS__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set AS__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set AS__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set AS__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set AS__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set AS__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set AS__0__PC, CYREG_GPIO_PRT4_PC
.set AS__0__PC2, CYREG_GPIO_PRT4_PC2
.set AS__0__PORT, 4
.set AS__0__PS, CYREG_GPIO_PRT4_PS
.set AS__0__SHIFT, 5
.set AS__DR, CYREG_GPIO_PRT4_DR
.set AS__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set AS__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set AS__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set AS__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set AS__INTR, CYREG_GPIO_PRT4_INTR
.set AS__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set AS__INTSTAT, CYREG_GPIO_PRT4_INTR
.set AS__MASK, 0x20
.set AS__PA__CFG0, CYREG_UDB_PA5_CFG0
.set AS__PA__CFG1, CYREG_UDB_PA5_CFG1
.set AS__PA__CFG10, CYREG_UDB_PA5_CFG10
.set AS__PA__CFG11, CYREG_UDB_PA5_CFG11
.set AS__PA__CFG12, CYREG_UDB_PA5_CFG12
.set AS__PA__CFG13, CYREG_UDB_PA5_CFG13
.set AS__PA__CFG14, CYREG_UDB_PA5_CFG14
.set AS__PA__CFG2, CYREG_UDB_PA5_CFG2
.set AS__PA__CFG3, CYREG_UDB_PA5_CFG3
.set AS__PA__CFG4, CYREG_UDB_PA5_CFG4
.set AS__PA__CFG5, CYREG_UDB_PA5_CFG5
.set AS__PA__CFG6, CYREG_UDB_PA5_CFG6
.set AS__PA__CFG7, CYREG_UDB_PA5_CFG7
.set AS__PA__CFG8, CYREG_UDB_PA5_CFG8
.set AS__PA__CFG9, CYREG_UDB_PA5_CFG9
.set AS__PC, CYREG_GPIO_PRT4_PC
.set AS__PC2, CYREG_GPIO_PRT4_PC2
.set AS__PORT, 4
.set AS__PS, CYREG_GPIO_PRT4_PS
.set AS__SHIFT, 5

/* DM */
.set DM__0__DR, CYREG_GPIO_PRT3_DR
.set DM__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set DM__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set DM__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set DM__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set DM__0__HSIOM_MASK, 0x000F0000
.set DM__0__HSIOM_SHIFT, 16
.set DM__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set DM__0__INTR, CYREG_GPIO_PRT3_INTR
.set DM__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set DM__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set DM__0__MASK, 0x10
.set DM__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set DM__0__OUT_SEL_SHIFT, 8
.set DM__0__OUT_SEL_VAL, 1
.set DM__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set DM__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set DM__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set DM__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set DM__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set DM__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set DM__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set DM__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set DM__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set DM__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set DM__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set DM__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set DM__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set DM__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set DM__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set DM__0__PC, CYREG_GPIO_PRT3_PC
.set DM__0__PC2, CYREG_GPIO_PRT3_PC2
.set DM__0__PORT, 3
.set DM__0__PS, CYREG_GPIO_PRT3_PS
.set DM__0__SHIFT, 4
.set DM__DR, CYREG_GPIO_PRT3_DR
.set DM__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set DM__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set DM__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set DM__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set DM__INTR, CYREG_GPIO_PRT3_INTR
.set DM__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set DM__INTSTAT, CYREG_GPIO_PRT3_INTR
.set DM__MASK, 0x10
.set DM__PA__CFG0, CYREG_UDB_PA7_CFG0
.set DM__PA__CFG1, CYREG_UDB_PA7_CFG1
.set DM__PA__CFG10, CYREG_UDB_PA7_CFG10
.set DM__PA__CFG11, CYREG_UDB_PA7_CFG11
.set DM__PA__CFG12, CYREG_UDB_PA7_CFG12
.set DM__PA__CFG13, CYREG_UDB_PA7_CFG13
.set DM__PA__CFG14, CYREG_UDB_PA7_CFG14
.set DM__PA__CFG2, CYREG_UDB_PA7_CFG2
.set DM__PA__CFG3, CYREG_UDB_PA7_CFG3
.set DM__PA__CFG4, CYREG_UDB_PA7_CFG4
.set DM__PA__CFG5, CYREG_UDB_PA7_CFG5
.set DM__PA__CFG6, CYREG_UDB_PA7_CFG6
.set DM__PA__CFG7, CYREG_UDB_PA7_CFG7
.set DM__PA__CFG8, CYREG_UDB_PA7_CFG8
.set DM__PA__CFG9, CYREG_UDB_PA7_CFG9
.set DM__PC, CYREG_GPIO_PRT3_PC
.set DM__PC2, CYREG_GPIO_PRT3_PC2
.set DM__PORT, 3
.set DM__PS, CYREG_GPIO_PRT3_PS
.set DM__SHIFT, 4

/* DS */
.set DS__0__DR, CYREG_GPIO_PRT4_DR
.set DS__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set DS__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set DS__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set DS__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set DS__0__HSIOM_MASK, 0x0F000000
.set DS__0__HSIOM_SHIFT, 24
.set DS__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set DS__0__INTR, CYREG_GPIO_PRT4_INTR
.set DS__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set DS__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set DS__0__MASK, 0x40
.set DS__0__OUT_SEL, CYREG_UDB_PA5_CFG10
.set DS__0__OUT_SEL_SHIFT, 12
.set DS__0__OUT_SEL_VAL, 3
.set DS__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set DS__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set DS__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set DS__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set DS__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set DS__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set DS__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set DS__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set DS__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set DS__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set DS__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set DS__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set DS__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set DS__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set DS__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set DS__0__PC, CYREG_GPIO_PRT4_PC
.set DS__0__PC2, CYREG_GPIO_PRT4_PC2
.set DS__0__PORT, 4
.set DS__0__PS, CYREG_GPIO_PRT4_PS
.set DS__0__SHIFT, 6
.set DS__DR, CYREG_GPIO_PRT4_DR
.set DS__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set DS__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set DS__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set DS__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set DS__INTR, CYREG_GPIO_PRT4_INTR
.set DS__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set DS__INTSTAT, CYREG_GPIO_PRT4_INTR
.set DS__MASK, 0x40
.set DS__PA__CFG0, CYREG_UDB_PA5_CFG0
.set DS__PA__CFG1, CYREG_UDB_PA5_CFG1
.set DS__PA__CFG10, CYREG_UDB_PA5_CFG10
.set DS__PA__CFG11, CYREG_UDB_PA5_CFG11
.set DS__PA__CFG12, CYREG_UDB_PA5_CFG12
.set DS__PA__CFG13, CYREG_UDB_PA5_CFG13
.set DS__PA__CFG14, CYREG_UDB_PA5_CFG14
.set DS__PA__CFG2, CYREG_UDB_PA5_CFG2
.set DS__PA__CFG3, CYREG_UDB_PA5_CFG3
.set DS__PA__CFG4, CYREG_UDB_PA5_CFG4
.set DS__PA__CFG5, CYREG_UDB_PA5_CFG5
.set DS__PA__CFG6, CYREG_UDB_PA5_CFG6
.set DS__PA__CFG7, CYREG_UDB_PA5_CFG7
.set DS__PA__CFG8, CYREG_UDB_PA5_CFG8
.set DS__PA__CFG9, CYREG_UDB_PA5_CFG9
.set DS__PC, CYREG_GPIO_PRT4_PC
.set DS__PC2, CYREG_GPIO_PRT4_PC2
.set DS__PORT, 4
.set DS__PS, CYREG_GPIO_PRT4_PS
.set DS__SHIFT, 6

/* P0 */
.set P0__0__DR, CYREG_GPIO_PRT0_DR
.set P0__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set P0__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set P0__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set P0__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0__0__HSIOM_MASK, 0x0000000F
.set P0__0__HSIOM_SHIFT, 0
.set P0__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0__0__INTR, CYREG_GPIO_PRT0_INTR
.set P0__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set P0__0__MASK, 0x01
.set P0__0__OUT_SEL, CYREG_UDB_PA4_CFG10
.set P0__0__OUT_SEL_SHIFT, 0
.set P0__0__OUT_SEL_VAL, 0
.set P0__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set P0__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set P0__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set P0__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set P0__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set P0__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set P0__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set P0__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set P0__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set P0__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set P0__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set P0__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set P0__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set P0__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set P0__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set P0__0__PC, CYREG_GPIO_PRT0_PC
.set P0__0__PC2, CYREG_GPIO_PRT0_PC2
.set P0__0__PORT, 0
.set P0__0__PS, CYREG_GPIO_PRT0_PS
.set P0__0__SHIFT, 0
.set P0__1__DR, CYREG_GPIO_PRT0_DR
.set P0__1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set P0__1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set P0__1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set P0__1__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0__1__HSIOM_MASK, 0x000000F0
.set P0__1__HSIOM_SHIFT, 4
.set P0__1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0__1__INTR, CYREG_GPIO_PRT0_INTR
.set P0__1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0__1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set P0__1__MASK, 0x02
.set P0__1__OUT_SEL, CYREG_UDB_PA4_CFG10
.set P0__1__OUT_SEL_SHIFT, 2
.set P0__1__OUT_SEL_VAL, 3
.set P0__1__PA__CFG0, CYREG_UDB_PA4_CFG0
.set P0__1__PA__CFG1, CYREG_UDB_PA4_CFG1
.set P0__1__PA__CFG10, CYREG_UDB_PA4_CFG10
.set P0__1__PA__CFG11, CYREG_UDB_PA4_CFG11
.set P0__1__PA__CFG12, CYREG_UDB_PA4_CFG12
.set P0__1__PA__CFG13, CYREG_UDB_PA4_CFG13
.set P0__1__PA__CFG14, CYREG_UDB_PA4_CFG14
.set P0__1__PA__CFG2, CYREG_UDB_PA4_CFG2
.set P0__1__PA__CFG3, CYREG_UDB_PA4_CFG3
.set P0__1__PA__CFG4, CYREG_UDB_PA4_CFG4
.set P0__1__PA__CFG5, CYREG_UDB_PA4_CFG5
.set P0__1__PA__CFG6, CYREG_UDB_PA4_CFG6
.set P0__1__PA__CFG7, CYREG_UDB_PA4_CFG7
.set P0__1__PA__CFG8, CYREG_UDB_PA4_CFG8
.set P0__1__PA__CFG9, CYREG_UDB_PA4_CFG9
.set P0__1__PC, CYREG_GPIO_PRT0_PC
.set P0__1__PC2, CYREG_GPIO_PRT0_PC2
.set P0__1__PORT, 0
.set P0__1__PS, CYREG_GPIO_PRT0_PS
.set P0__1__SHIFT, 1
.set P0__2__DR, CYREG_GPIO_PRT0_DR
.set P0__2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set P0__2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set P0__2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set P0__2__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0__2__HSIOM_MASK, 0x00000F00
.set P0__2__HSIOM_SHIFT, 8
.set P0__2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0__2__INTR, CYREG_GPIO_PRT0_INTR
.set P0__2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0__2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set P0__2__MASK, 0x04
.set P0__2__OUT_SEL, CYREG_UDB_PA4_CFG10
.set P0__2__OUT_SEL_SHIFT, 4
.set P0__2__OUT_SEL_VAL, 1
.set P0__2__PA__CFG0, CYREG_UDB_PA4_CFG0
.set P0__2__PA__CFG1, CYREG_UDB_PA4_CFG1
.set P0__2__PA__CFG10, CYREG_UDB_PA4_CFG10
.set P0__2__PA__CFG11, CYREG_UDB_PA4_CFG11
.set P0__2__PA__CFG12, CYREG_UDB_PA4_CFG12
.set P0__2__PA__CFG13, CYREG_UDB_PA4_CFG13
.set P0__2__PA__CFG14, CYREG_UDB_PA4_CFG14
.set P0__2__PA__CFG2, CYREG_UDB_PA4_CFG2
.set P0__2__PA__CFG3, CYREG_UDB_PA4_CFG3
.set P0__2__PA__CFG4, CYREG_UDB_PA4_CFG4
.set P0__2__PA__CFG5, CYREG_UDB_PA4_CFG5
.set P0__2__PA__CFG6, CYREG_UDB_PA4_CFG6
.set P0__2__PA__CFG7, CYREG_UDB_PA4_CFG7
.set P0__2__PA__CFG8, CYREG_UDB_PA4_CFG8
.set P0__2__PA__CFG9, CYREG_UDB_PA4_CFG9
.set P0__2__PC, CYREG_GPIO_PRT0_PC
.set P0__2__PC2, CYREG_GPIO_PRT0_PC2
.set P0__2__PORT, 0
.set P0__2__PS, CYREG_GPIO_PRT0_PS
.set P0__2__SHIFT, 2
.set P0__3__DR, CYREG_GPIO_PRT0_DR
.set P0__3__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set P0__3__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set P0__3__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set P0__3__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0__3__HSIOM_MASK, 0x0000F000
.set P0__3__HSIOM_SHIFT, 12
.set P0__3__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0__3__INTR, CYREG_GPIO_PRT0_INTR
.set P0__3__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0__3__INTSTAT, CYREG_GPIO_PRT0_INTR
.set P0__3__MASK, 0x08
.set P0__3__OUT_SEL, CYREG_UDB_PA4_CFG10
.set P0__3__OUT_SEL_SHIFT, 6
.set P0__3__OUT_SEL_VAL, 2
.set P0__3__PA__CFG0, CYREG_UDB_PA4_CFG0
.set P0__3__PA__CFG1, CYREG_UDB_PA4_CFG1
.set P0__3__PA__CFG10, CYREG_UDB_PA4_CFG10
.set P0__3__PA__CFG11, CYREG_UDB_PA4_CFG11
.set P0__3__PA__CFG12, CYREG_UDB_PA4_CFG12
.set P0__3__PA__CFG13, CYREG_UDB_PA4_CFG13
.set P0__3__PA__CFG14, CYREG_UDB_PA4_CFG14
.set P0__3__PA__CFG2, CYREG_UDB_PA4_CFG2
.set P0__3__PA__CFG3, CYREG_UDB_PA4_CFG3
.set P0__3__PA__CFG4, CYREG_UDB_PA4_CFG4
.set P0__3__PA__CFG5, CYREG_UDB_PA4_CFG5
.set P0__3__PA__CFG6, CYREG_UDB_PA4_CFG6
.set P0__3__PA__CFG7, CYREG_UDB_PA4_CFG7
.set P0__3__PA__CFG8, CYREG_UDB_PA4_CFG8
.set P0__3__PA__CFG9, CYREG_UDB_PA4_CFG9
.set P0__3__PC, CYREG_GPIO_PRT0_PC
.set P0__3__PC2, CYREG_GPIO_PRT0_PC2
.set P0__3__PORT, 0
.set P0__3__PS, CYREG_GPIO_PRT0_PS
.set P0__3__SHIFT, 3
.set P0__DR, CYREG_GPIO_PRT0_DR
.set P0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set P0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set P0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set P0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0__INTR, CYREG_GPIO_PRT0_INTR
.set P0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set P0__MASK, 0x0F
.set P0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set P0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set P0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set P0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set P0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set P0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set P0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set P0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set P0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set P0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set P0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set P0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set P0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set P0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set P0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set P0__PC, CYREG_GPIO_PRT0_PC
.set P0__PC2, CYREG_GPIO_PRT0_PC2
.set P0__PORT, 0
.set P0__PS, CYREG_GPIO_PRT0_PS
.set P0__SHIFT, 0

/* P1 */
.set P1__0__DR, CYREG_GPIO_PRT1_DR
.set P1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set P1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set P1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set P1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1__0__HSIOM_MASK, 0x0000000F
.set P1__0__HSIOM_SHIFT, 0
.set P1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__0__INTR, CYREG_GPIO_PRT1_INTR
.set P1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set P1__0__MASK, 0x01
.set P1__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set P1__0__OUT_SEL_SHIFT, 0
.set P1__0__OUT_SEL_VAL, 3
.set P1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1__0__PC, CYREG_GPIO_PRT1_PC
.set P1__0__PC2, CYREG_GPIO_PRT1_PC2
.set P1__0__PORT, 1
.set P1__0__PS, CYREG_GPIO_PRT1_PS
.set P1__0__SHIFT, 0
.set P1__1__DR, CYREG_GPIO_PRT1_DR
.set P1__1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set P1__1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set P1__1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set P1__1__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1__1__HSIOM_MASK, 0x000000F0
.set P1__1__HSIOM_SHIFT, 4
.set P1__1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__1__INTR, CYREG_GPIO_PRT1_INTR
.set P1__1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set P1__1__MASK, 0x02
.set P1__1__OUT_SEL, CYREG_UDB_PA1_CFG10
.set P1__1__OUT_SEL_SHIFT, 2
.set P1__1__OUT_SEL_VAL, 1
.set P1__1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1__1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1__1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1__1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1__1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1__1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1__1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1__1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1__1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1__1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1__1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1__1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1__1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1__1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1__1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1__1__PC, CYREG_GPIO_PRT1_PC
.set P1__1__PC2, CYREG_GPIO_PRT1_PC2
.set P1__1__PORT, 1
.set P1__1__PS, CYREG_GPIO_PRT1_PS
.set P1__1__SHIFT, 1
.set P1__2__DR, CYREG_GPIO_PRT1_DR
.set P1__2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set P1__2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set P1__2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set P1__2__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1__2__HSIOM_MASK, 0x00000F00
.set P1__2__HSIOM_SHIFT, 8
.set P1__2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__2__INTR, CYREG_GPIO_PRT1_INTR
.set P1__2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set P1__2__MASK, 0x04
.set P1__2__OUT_SEL, CYREG_UDB_PA1_CFG10
.set P1__2__OUT_SEL_SHIFT, 4
.set P1__2__OUT_SEL_VAL, 2
.set P1__2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1__2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1__2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1__2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1__2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1__2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1__2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1__2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1__2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1__2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1__2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1__2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1__2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1__2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1__2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1__2__PC, CYREG_GPIO_PRT1_PC
.set P1__2__PC2, CYREG_GPIO_PRT1_PC2
.set P1__2__PORT, 1
.set P1__2__PS, CYREG_GPIO_PRT1_PS
.set P1__2__SHIFT, 2
.set P1__3__DR, CYREG_GPIO_PRT1_DR
.set P1__3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set P1__3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set P1__3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set P1__3__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1__3__HSIOM_MASK, 0x0000F000
.set P1__3__HSIOM_SHIFT, 12
.set P1__3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__3__INTR, CYREG_GPIO_PRT1_INTR
.set P1__3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set P1__3__MASK, 0x08
.set P1__3__OUT_SEL, CYREG_UDB_PA1_CFG10
.set P1__3__OUT_SEL_SHIFT, 6
.set P1__3__OUT_SEL_VAL, 0
.set P1__3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1__3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1__3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1__3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1__3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1__3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1__3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1__3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1__3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1__3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1__3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1__3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1__3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1__3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1__3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1__3__PC, CYREG_GPIO_PRT1_PC
.set P1__3__PC2, CYREG_GPIO_PRT1_PC2
.set P1__3__PORT, 1
.set P1__3__PS, CYREG_GPIO_PRT1_PS
.set P1__3__SHIFT, 3
.set P1__4__DR, CYREG_GPIO_PRT1_DR
.set P1__4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set P1__4__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set P1__4__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set P1__4__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1__4__HSIOM_MASK, 0x000F0000
.set P1__4__HSIOM_SHIFT, 16
.set P1__4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__4__INTR, CYREG_GPIO_PRT1_INTR
.set P1__4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__4__INTSTAT, CYREG_GPIO_PRT1_INTR
.set P1__4__MASK, 0x10
.set P1__4__OUT_SEL, CYREG_UDB_PA1_CFG11
.set P1__4__OUT_SEL_SHIFT, 8
.set P1__4__OUT_SEL_VAL, 3
.set P1__4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1__4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1__4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1__4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1__4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1__4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1__4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1__4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1__4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1__4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1__4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1__4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1__4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1__4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1__4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1__4__PC, CYREG_GPIO_PRT1_PC
.set P1__4__PC2, CYREG_GPIO_PRT1_PC2
.set P1__4__PORT, 1
.set P1__4__PS, CYREG_GPIO_PRT1_PS
.set P1__4__SHIFT, 4
.set P1__5__DR, CYREG_GPIO_PRT1_DR
.set P1__5__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set P1__5__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set P1__5__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set P1__5__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1__5__HSIOM_MASK, 0x00F00000
.set P1__5__HSIOM_SHIFT, 20
.set P1__5__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__5__INTR, CYREG_GPIO_PRT1_INTR
.set P1__5__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__5__INTSTAT, CYREG_GPIO_PRT1_INTR
.set P1__5__MASK, 0x20
.set P1__5__OUT_SEL, CYREG_UDB_PA1_CFG11
.set P1__5__OUT_SEL_SHIFT, 10
.set P1__5__OUT_SEL_VAL, 2
.set P1__5__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1__5__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1__5__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1__5__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1__5__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1__5__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1__5__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1__5__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1__5__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1__5__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1__5__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1__5__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1__5__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1__5__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1__5__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1__5__PC, CYREG_GPIO_PRT1_PC
.set P1__5__PC2, CYREG_GPIO_PRT1_PC2
.set P1__5__PORT, 1
.set P1__5__PS, CYREG_GPIO_PRT1_PS
.set P1__5__SHIFT, 5
.set P1__6__DR, CYREG_GPIO_PRT1_DR
.set P1__6__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set P1__6__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set P1__6__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set P1__6__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1__6__HSIOM_MASK, 0x0F000000
.set P1__6__HSIOM_SHIFT, 24
.set P1__6__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__6__INTR, CYREG_GPIO_PRT1_INTR
.set P1__6__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__6__INTSTAT, CYREG_GPIO_PRT1_INTR
.set P1__6__MASK, 0x40
.set P1__6__OUT_SEL, CYREG_UDB_PA1_CFG11
.set P1__6__OUT_SEL_SHIFT, 12
.set P1__6__OUT_SEL_VAL, 1
.set P1__6__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1__6__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1__6__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1__6__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1__6__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1__6__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1__6__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1__6__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1__6__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1__6__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1__6__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1__6__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1__6__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1__6__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1__6__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1__6__PC, CYREG_GPIO_PRT1_PC
.set P1__6__PC2, CYREG_GPIO_PRT1_PC2
.set P1__6__PORT, 1
.set P1__6__PS, CYREG_GPIO_PRT1_PS
.set P1__6__SHIFT, 6
.set P1__7__DR, CYREG_GPIO_PRT1_DR
.set P1__7__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set P1__7__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set P1__7__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set P1__7__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1__7__HSIOM_MASK, 0xF0000000
.set P1__7__HSIOM_SHIFT, 28
.set P1__7__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__7__INTR, CYREG_GPIO_PRT1_INTR
.set P1__7__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__7__INTSTAT, CYREG_GPIO_PRT1_INTR
.set P1__7__MASK, 0x80
.set P1__7__OUT_SEL, CYREG_UDB_PA1_CFG11
.set P1__7__OUT_SEL_SHIFT, 14
.set P1__7__OUT_SEL_VAL, 0
.set P1__7__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1__7__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1__7__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1__7__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1__7__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1__7__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1__7__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1__7__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1__7__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1__7__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1__7__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1__7__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1__7__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1__7__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1__7__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1__7__PC, CYREG_GPIO_PRT1_PC
.set P1__7__PC2, CYREG_GPIO_PRT1_PC2
.set P1__7__PORT, 1
.set P1__7__PS, CYREG_GPIO_PRT1_PS
.set P1__7__SHIFT, 7
.set P1__DR, CYREG_GPIO_PRT1_DR
.set P1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set P1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set P1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set P1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__INTR, CYREG_GPIO_PRT1_INTR
.set P1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set P1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set P1__MASK, 0xFF
.set P1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1__PC, CYREG_GPIO_PRT1_PC
.set P1__PC2, CYREG_GPIO_PRT1_PC2
.set P1__PORT, 1
.set P1__PS, CYREG_GPIO_PRT1_PS
.set P1__SHIFT, 0

/* P2 */
.set P2__0__DR, CYREG_GPIO_PRT2_DR
.set P2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2__0__HSIOM_MASK, 0x0000000F
.set P2__0__HSIOM_SHIFT, 0
.set P2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__0__INTR, CYREG_GPIO_PRT2_INTR
.set P2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P2__0__MASK, 0x01
.set P2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2__0__PC, CYREG_GPIO_PRT2_PC
.set P2__0__PC2, CYREG_GPIO_PRT2_PC2
.set P2__0__PORT, 2
.set P2__0__PS, CYREG_GPIO_PRT2_PS
.set P2__0__SHIFT, 0
.set P2__1__DR, CYREG_GPIO_PRT2_DR
.set P2__1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P2__1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P2__1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P2__1__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2__1__HSIOM_MASK, 0x000000F0
.set P2__1__HSIOM_SHIFT, 4
.set P2__1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__1__INTR, CYREG_GPIO_PRT2_INTR
.set P2__1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P2__1__MASK, 0x02
.set P2__1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2__1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2__1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2__1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2__1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2__1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2__1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2__1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2__1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2__1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2__1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2__1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2__1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2__1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2__1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2__1__PC, CYREG_GPIO_PRT2_PC
.set P2__1__PC2, CYREG_GPIO_PRT2_PC2
.set P2__1__PORT, 2
.set P2__1__PS, CYREG_GPIO_PRT2_PS
.set P2__1__SHIFT, 1
.set P2__2__DR, CYREG_GPIO_PRT2_DR
.set P2__2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P2__2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P2__2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P2__2__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2__2__HSIOM_MASK, 0x00000F00
.set P2__2__HSIOM_SHIFT, 8
.set P2__2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__2__INTR, CYREG_GPIO_PRT2_INTR
.set P2__2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P2__2__MASK, 0x04
.set P2__2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2__2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2__2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2__2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2__2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2__2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2__2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2__2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2__2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2__2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2__2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2__2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2__2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2__2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2__2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2__2__PC, CYREG_GPIO_PRT2_PC
.set P2__2__PC2, CYREG_GPIO_PRT2_PC2
.set P2__2__PORT, 2
.set P2__2__PS, CYREG_GPIO_PRT2_PS
.set P2__2__SHIFT, 2
.set P2__3__DR, CYREG_GPIO_PRT2_DR
.set P2__3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P2__3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P2__3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P2__3__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2__3__HSIOM_MASK, 0x0000F000
.set P2__3__HSIOM_SHIFT, 12
.set P2__3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__3__INTR, CYREG_GPIO_PRT2_INTR
.set P2__3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P2__3__MASK, 0x08
.set P2__3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2__3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2__3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2__3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2__3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2__3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2__3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2__3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2__3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2__3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2__3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2__3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2__3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2__3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2__3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2__3__PC, CYREG_GPIO_PRT2_PC
.set P2__3__PC2, CYREG_GPIO_PRT2_PC2
.set P2__3__PORT, 2
.set P2__3__PS, CYREG_GPIO_PRT2_PS
.set P2__3__SHIFT, 3
.set P2__4__DR, CYREG_GPIO_PRT2_DR
.set P2__4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P2__4__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P2__4__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P2__4__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2__4__HSIOM_MASK, 0x000F0000
.set P2__4__HSIOM_SHIFT, 16
.set P2__4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__4__INTR, CYREG_GPIO_PRT2_INTR
.set P2__4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__4__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P2__4__MASK, 0x10
.set P2__4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2__4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2__4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2__4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2__4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2__4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2__4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2__4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2__4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2__4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2__4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2__4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2__4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2__4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2__4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2__4__PC, CYREG_GPIO_PRT2_PC
.set P2__4__PC2, CYREG_GPIO_PRT2_PC2
.set P2__4__PORT, 2
.set P2__4__PS, CYREG_GPIO_PRT2_PS
.set P2__4__SHIFT, 4
.set P2__5__DR, CYREG_GPIO_PRT2_DR
.set P2__5__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P2__5__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P2__5__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P2__5__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2__5__HSIOM_MASK, 0x00F00000
.set P2__5__HSIOM_SHIFT, 20
.set P2__5__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__5__INTR, CYREG_GPIO_PRT2_INTR
.set P2__5__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__5__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P2__5__MASK, 0x20
.set P2__5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2__5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2__5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2__5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2__5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2__5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2__5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2__5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2__5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2__5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2__5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2__5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2__5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2__5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2__5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2__5__PC, CYREG_GPIO_PRT2_PC
.set P2__5__PC2, CYREG_GPIO_PRT2_PC2
.set P2__5__PORT, 2
.set P2__5__PS, CYREG_GPIO_PRT2_PS
.set P2__5__SHIFT, 5
.set P2__6__DR, CYREG_GPIO_PRT2_DR
.set P2__6__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P2__6__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P2__6__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P2__6__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2__6__HSIOM_MASK, 0x0F000000
.set P2__6__HSIOM_SHIFT, 24
.set P2__6__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__6__INTR, CYREG_GPIO_PRT2_INTR
.set P2__6__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__6__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P2__6__MASK, 0x40
.set P2__6__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2__6__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2__6__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2__6__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2__6__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2__6__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2__6__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2__6__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2__6__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2__6__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2__6__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2__6__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2__6__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2__6__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2__6__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2__6__PC, CYREG_GPIO_PRT2_PC
.set P2__6__PC2, CYREG_GPIO_PRT2_PC2
.set P2__6__PORT, 2
.set P2__6__PS, CYREG_GPIO_PRT2_PS
.set P2__6__SHIFT, 6
.set P2__7__DR, CYREG_GPIO_PRT2_DR
.set P2__7__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P2__7__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P2__7__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P2__7__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2__7__HSIOM_MASK, 0xF0000000
.set P2__7__HSIOM_SHIFT, 28
.set P2__7__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__7__INTR, CYREG_GPIO_PRT2_INTR
.set P2__7__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__7__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P2__7__MASK, 0x80
.set P2__7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2__7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2__7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2__7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2__7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2__7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2__7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2__7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2__7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2__7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2__7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2__7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2__7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2__7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2__7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2__7__PC, CYREG_GPIO_PRT2_PC
.set P2__7__PC2, CYREG_GPIO_PRT2_PC2
.set P2__7__PORT, 2
.set P2__7__PS, CYREG_GPIO_PRT2_PS
.set P2__7__SHIFT, 7
.set P2__DR, CYREG_GPIO_PRT2_DR
.set P2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__INTR, CYREG_GPIO_PRT2_INTR
.set P2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P2__MASK, 0xFF
.set P2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2__PC, CYREG_GPIO_PRT2_PC
.set P2__PC2, CYREG_GPIO_PRT2_PC2
.set P2__PORT, 2
.set P2__PS, CYREG_GPIO_PRT2_PS
.set P2__SHIFT, 0

/* RW */
.set RW__0__DR, CYREG_GPIO_PRT5_DR
.set RW__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set RW__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set RW__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set RW__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set RW__0__HSIOM_MASK, 0x000000F0
.set RW__0__HSIOM_SHIFT, 4
.set RW__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set RW__0__INTR, CYREG_GPIO_PRT5_INTR
.set RW__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set RW__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set RW__0__MASK, 0x02
.set RW__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set RW__0__OUT_SEL_SHIFT, 2
.set RW__0__OUT_SEL_VAL, 0
.set RW__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set RW__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set RW__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set RW__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set RW__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set RW__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set RW__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set RW__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set RW__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set RW__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set RW__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set RW__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set RW__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set RW__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set RW__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set RW__0__PC, CYREG_GPIO_PRT5_PC
.set RW__0__PC2, CYREG_GPIO_PRT5_PC2
.set RW__0__PORT, 5
.set RW__0__PS, CYREG_GPIO_PRT5_PS
.set RW__0__SHIFT, 1
.set RW__DR, CYREG_GPIO_PRT5_DR
.set RW__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set RW__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set RW__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set RW__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set RW__INTR, CYREG_GPIO_PRT5_INTR
.set RW__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set RW__INTSTAT, CYREG_GPIO_PRT5_INTR
.set RW__MASK, 0x02
.set RW__PA__CFG0, CYREG_UDB_PA0_CFG0
.set RW__PA__CFG1, CYREG_UDB_PA0_CFG1
.set RW__PA__CFG10, CYREG_UDB_PA0_CFG10
.set RW__PA__CFG11, CYREG_UDB_PA0_CFG11
.set RW__PA__CFG12, CYREG_UDB_PA0_CFG12
.set RW__PA__CFG13, CYREG_UDB_PA0_CFG13
.set RW__PA__CFG14, CYREG_UDB_PA0_CFG14
.set RW__PA__CFG2, CYREG_UDB_PA0_CFG2
.set RW__PA__CFG3, CYREG_UDB_PA0_CFG3
.set RW__PA__CFG4, CYREG_UDB_PA0_CFG4
.set RW__PA__CFG5, CYREG_UDB_PA0_CFG5
.set RW__PA__CFG6, CYREG_UDB_PA0_CFG6
.set RW__PA__CFG7, CYREG_UDB_PA0_CFG7
.set RW__PA__CFG8, CYREG_UDB_PA0_CFG8
.set RW__PA__CFG9, CYREG_UDB_PA0_CFG9
.set RW__PC, CYREG_GPIO_PRT5_PC
.set RW__PC2, CYREG_GPIO_PRT5_PC2
.set RW__PORT, 5
.set RW__PS, CYREG_GPIO_PRT5_PS
.set RW__SHIFT, 1

/* P0H */
.set P0H__0__DR, CYREG_GPIO_PRT0_DR
.set P0H__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set P0H__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set P0H__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set P0H__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0H__0__HSIOM_MASK, 0x000F0000
.set P0H__0__HSIOM_SHIFT, 16
.set P0H__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0H__0__INTR, CYREG_GPIO_PRT0_INTR
.set P0H__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0H__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set P0H__0__MASK, 0x10
.set P0H__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set P0H__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set P0H__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set P0H__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set P0H__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set P0H__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set P0H__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set P0H__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set P0H__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set P0H__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set P0H__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set P0H__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set P0H__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set P0H__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set P0H__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set P0H__0__PC, CYREG_GPIO_PRT0_PC
.set P0H__0__PC2, CYREG_GPIO_PRT0_PC2
.set P0H__0__PORT, 0
.set P0H__0__PS, CYREG_GPIO_PRT0_PS
.set P0H__0__SHIFT, 4
.set P0H__1__DR, CYREG_GPIO_PRT0_DR
.set P0H__1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set P0H__1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set P0H__1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set P0H__1__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0H__1__HSIOM_MASK, 0x00F00000
.set P0H__1__HSIOM_SHIFT, 20
.set P0H__1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0H__1__INTR, CYREG_GPIO_PRT0_INTR
.set P0H__1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0H__1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set P0H__1__MASK, 0x20
.set P0H__1__PA__CFG0, CYREG_UDB_PA4_CFG0
.set P0H__1__PA__CFG1, CYREG_UDB_PA4_CFG1
.set P0H__1__PA__CFG10, CYREG_UDB_PA4_CFG10
.set P0H__1__PA__CFG11, CYREG_UDB_PA4_CFG11
.set P0H__1__PA__CFG12, CYREG_UDB_PA4_CFG12
.set P0H__1__PA__CFG13, CYREG_UDB_PA4_CFG13
.set P0H__1__PA__CFG14, CYREG_UDB_PA4_CFG14
.set P0H__1__PA__CFG2, CYREG_UDB_PA4_CFG2
.set P0H__1__PA__CFG3, CYREG_UDB_PA4_CFG3
.set P0H__1__PA__CFG4, CYREG_UDB_PA4_CFG4
.set P0H__1__PA__CFG5, CYREG_UDB_PA4_CFG5
.set P0H__1__PA__CFG6, CYREG_UDB_PA4_CFG6
.set P0H__1__PA__CFG7, CYREG_UDB_PA4_CFG7
.set P0H__1__PA__CFG8, CYREG_UDB_PA4_CFG8
.set P0H__1__PA__CFG9, CYREG_UDB_PA4_CFG9
.set P0H__1__PC, CYREG_GPIO_PRT0_PC
.set P0H__1__PC2, CYREG_GPIO_PRT0_PC2
.set P0H__1__PORT, 0
.set P0H__1__PS, CYREG_GPIO_PRT0_PS
.set P0H__1__SHIFT, 5
.set P0H__2__DR, CYREG_GPIO_PRT0_DR
.set P0H__2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set P0H__2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set P0H__2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set P0H__2__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0H__2__HSIOM_MASK, 0x0F000000
.set P0H__2__HSIOM_SHIFT, 24
.set P0H__2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0H__2__INTR, CYREG_GPIO_PRT0_INTR
.set P0H__2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0H__2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set P0H__2__MASK, 0x40
.set P0H__2__PA__CFG0, CYREG_UDB_PA4_CFG0
.set P0H__2__PA__CFG1, CYREG_UDB_PA4_CFG1
.set P0H__2__PA__CFG10, CYREG_UDB_PA4_CFG10
.set P0H__2__PA__CFG11, CYREG_UDB_PA4_CFG11
.set P0H__2__PA__CFG12, CYREG_UDB_PA4_CFG12
.set P0H__2__PA__CFG13, CYREG_UDB_PA4_CFG13
.set P0H__2__PA__CFG14, CYREG_UDB_PA4_CFG14
.set P0H__2__PA__CFG2, CYREG_UDB_PA4_CFG2
.set P0H__2__PA__CFG3, CYREG_UDB_PA4_CFG3
.set P0H__2__PA__CFG4, CYREG_UDB_PA4_CFG4
.set P0H__2__PA__CFG5, CYREG_UDB_PA4_CFG5
.set P0H__2__PA__CFG6, CYREG_UDB_PA4_CFG6
.set P0H__2__PA__CFG7, CYREG_UDB_PA4_CFG7
.set P0H__2__PA__CFG8, CYREG_UDB_PA4_CFG8
.set P0H__2__PA__CFG9, CYREG_UDB_PA4_CFG9
.set P0H__2__PC, CYREG_GPIO_PRT0_PC
.set P0H__2__PC2, CYREG_GPIO_PRT0_PC2
.set P0H__2__PORT, 0
.set P0H__2__PS, CYREG_GPIO_PRT0_PS
.set P0H__2__SHIFT, 6
.set P0H__3__DR, CYREG_GPIO_PRT0_DR
.set P0H__3__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set P0H__3__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set P0H__3__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set P0H__3__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0H__3__HSIOM_MASK, 0xF0000000
.set P0H__3__HSIOM_SHIFT, 28
.set P0H__3__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0H__3__INTR, CYREG_GPIO_PRT0_INTR
.set P0H__3__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0H__3__INTSTAT, CYREG_GPIO_PRT0_INTR
.set P0H__3__MASK, 0x80
.set P0H__3__PA__CFG0, CYREG_UDB_PA4_CFG0
.set P0H__3__PA__CFG1, CYREG_UDB_PA4_CFG1
.set P0H__3__PA__CFG10, CYREG_UDB_PA4_CFG10
.set P0H__3__PA__CFG11, CYREG_UDB_PA4_CFG11
.set P0H__3__PA__CFG12, CYREG_UDB_PA4_CFG12
.set P0H__3__PA__CFG13, CYREG_UDB_PA4_CFG13
.set P0H__3__PA__CFG14, CYREG_UDB_PA4_CFG14
.set P0H__3__PA__CFG2, CYREG_UDB_PA4_CFG2
.set P0H__3__PA__CFG3, CYREG_UDB_PA4_CFG3
.set P0H__3__PA__CFG4, CYREG_UDB_PA4_CFG4
.set P0H__3__PA__CFG5, CYREG_UDB_PA4_CFG5
.set P0H__3__PA__CFG6, CYREG_UDB_PA4_CFG6
.set P0H__3__PA__CFG7, CYREG_UDB_PA4_CFG7
.set P0H__3__PA__CFG8, CYREG_UDB_PA4_CFG8
.set P0H__3__PA__CFG9, CYREG_UDB_PA4_CFG9
.set P0H__3__PC, CYREG_GPIO_PRT0_PC
.set P0H__3__PC2, CYREG_GPIO_PRT0_PC2
.set P0H__3__PORT, 0
.set P0H__3__PS, CYREG_GPIO_PRT0_PS
.set P0H__3__SHIFT, 7
.set P0H__DR, CYREG_GPIO_PRT0_DR
.set P0H__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set P0H__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set P0H__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set P0H__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0H__INTR, CYREG_GPIO_PRT0_INTR
.set P0H__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set P0H__INTSTAT, CYREG_GPIO_PRT0_INTR
.set P0H__MASK, 0xF0
.set P0H__PA__CFG0, CYREG_UDB_PA4_CFG0
.set P0H__PA__CFG1, CYREG_UDB_PA4_CFG1
.set P0H__PA__CFG10, CYREG_UDB_PA4_CFG10
.set P0H__PA__CFG11, CYREG_UDB_PA4_CFG11
.set P0H__PA__CFG12, CYREG_UDB_PA4_CFG12
.set P0H__PA__CFG13, CYREG_UDB_PA4_CFG13
.set P0H__PA__CFG14, CYREG_UDB_PA4_CFG14
.set P0H__PA__CFG2, CYREG_UDB_PA4_CFG2
.set P0H__PA__CFG3, CYREG_UDB_PA4_CFG3
.set P0H__PA__CFG4, CYREG_UDB_PA4_CFG4
.set P0H__PA__CFG5, CYREG_UDB_PA4_CFG5
.set P0H__PA__CFG6, CYREG_UDB_PA4_CFG6
.set P0H__PA__CFG7, CYREG_UDB_PA4_CFG7
.set P0H__PA__CFG8, CYREG_UDB_PA4_CFG8
.set P0H__PA__CFG9, CYREG_UDB_PA4_CFG9
.set P0H__PC, CYREG_GPIO_PRT0_PC
.set P0H__PC2, CYREG_GPIO_PRT0_PC2
.set P0H__PORT, 0
.set P0H__PS, CYREG_GPIO_PRT0_PS
.set P0H__SHIFT, 4

/* P30 */
.set P30__0__DR, CYREG_GPIO_PRT3_DR
.set P30__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set P30__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set P30__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set P30__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set P30__0__HSIOM_GPIO, 0
.set P30__0__HSIOM_I2C, 14
.set P30__0__HSIOM_I2C_SCL, 14
.set P30__0__HSIOM_MASK, 0x0000000F
.set P30__0__HSIOM_SHIFT, 0
.set P30__0__HSIOM_SPI, 15
.set P30__0__HSIOM_SPI_MOSI, 15
.set P30__0__HSIOM_UART, 9
.set P30__0__HSIOM_UART_RX, 9
.set P30__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set P30__0__INTR, CYREG_GPIO_PRT3_INTR
.set P30__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set P30__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set P30__0__MASK, 0x01
.set P30__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set P30__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set P30__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set P30__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set P30__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set P30__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set P30__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set P30__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set P30__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set P30__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set P30__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set P30__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set P30__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set P30__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set P30__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set P30__0__PC, CYREG_GPIO_PRT3_PC
.set P30__0__PC2, CYREG_GPIO_PRT3_PC2
.set P30__0__PORT, 3
.set P30__0__PS, CYREG_GPIO_PRT3_PS
.set P30__0__SHIFT, 0
.set P30__DR, CYREG_GPIO_PRT3_DR
.set P30__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set P30__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set P30__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set P30__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set P30__INTR, CYREG_GPIO_PRT3_INTR
.set P30__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set P30__INTSTAT, CYREG_GPIO_PRT3_INTR
.set P30__MASK, 0x01
.set P30__PA__CFG0, CYREG_UDB_PA7_CFG0
.set P30__PA__CFG1, CYREG_UDB_PA7_CFG1
.set P30__PA__CFG10, CYREG_UDB_PA7_CFG10
.set P30__PA__CFG11, CYREG_UDB_PA7_CFG11
.set P30__PA__CFG12, CYREG_UDB_PA7_CFG12
.set P30__PA__CFG13, CYREG_UDB_PA7_CFG13
.set P30__PA__CFG14, CYREG_UDB_PA7_CFG14
.set P30__PA__CFG2, CYREG_UDB_PA7_CFG2
.set P30__PA__CFG3, CYREG_UDB_PA7_CFG3
.set P30__PA__CFG4, CYREG_UDB_PA7_CFG4
.set P30__PA__CFG5, CYREG_UDB_PA7_CFG5
.set P30__PA__CFG6, CYREG_UDB_PA7_CFG6
.set P30__PA__CFG7, CYREG_UDB_PA7_CFG7
.set P30__PA__CFG8, CYREG_UDB_PA7_CFG8
.set P30__PA__CFG9, CYREG_UDB_PA7_CFG9
.set P30__PC, CYREG_GPIO_PRT3_PC
.set P30__PC2, CYREG_GPIO_PRT3_PC2
.set P30__PORT, 3
.set P30__PS, CYREG_GPIO_PRT3_PS
.set P30__SHIFT, 0

/* P31 */
.set P31__0__DR, CYREG_GPIO_PRT3_DR
.set P31__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set P31__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set P31__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set P31__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set P31__0__HSIOM_GPIO, 0
.set P31__0__HSIOM_I2C, 14
.set P31__0__HSIOM_I2C_SDA, 14
.set P31__0__HSIOM_MASK, 0x000000F0
.set P31__0__HSIOM_SHIFT, 4
.set P31__0__HSIOM_SPI, 15
.set P31__0__HSIOM_SPI_MISO, 15
.set P31__0__HSIOM_UART, 9
.set P31__0__HSIOM_UART_TX, 9
.set P31__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set P31__0__INTR, CYREG_GPIO_PRT3_INTR
.set P31__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set P31__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set P31__0__MASK, 0x02
.set P31__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set P31__0__OUT_SEL_SHIFT, 2
.set P31__0__OUT_SEL_VAL, -1
.set P31__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set P31__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set P31__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set P31__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set P31__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set P31__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set P31__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set P31__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set P31__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set P31__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set P31__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set P31__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set P31__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set P31__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set P31__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set P31__0__PC, CYREG_GPIO_PRT3_PC
.set P31__0__PC2, CYREG_GPIO_PRT3_PC2
.set P31__0__PORT, 3
.set P31__0__PS, CYREG_GPIO_PRT3_PS
.set P31__0__SHIFT, 1
.set P31__DR, CYREG_GPIO_PRT3_DR
.set P31__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set P31__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set P31__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set P31__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set P31__INTR, CYREG_GPIO_PRT3_INTR
.set P31__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set P31__INTSTAT, CYREG_GPIO_PRT3_INTR
.set P31__MASK, 0x02
.set P31__PA__CFG0, CYREG_UDB_PA7_CFG0
.set P31__PA__CFG1, CYREG_UDB_PA7_CFG1
.set P31__PA__CFG10, CYREG_UDB_PA7_CFG10
.set P31__PA__CFG11, CYREG_UDB_PA7_CFG11
.set P31__PA__CFG12, CYREG_UDB_PA7_CFG12
.set P31__PA__CFG13, CYREG_UDB_PA7_CFG13
.set P31__PA__CFG14, CYREG_UDB_PA7_CFG14
.set P31__PA__CFG2, CYREG_UDB_PA7_CFG2
.set P31__PA__CFG3, CYREG_UDB_PA7_CFG3
.set P31__PA__CFG4, CYREG_UDB_PA7_CFG4
.set P31__PA__CFG5, CYREG_UDB_PA7_CFG5
.set P31__PA__CFG6, CYREG_UDB_PA7_CFG6
.set P31__PA__CFG7, CYREG_UDB_PA7_CFG7
.set P31__PA__CFG8, CYREG_UDB_PA7_CFG8
.set P31__PA__CFG9, CYREG_UDB_PA7_CFG9
.set P31__PC, CYREG_GPIO_PRT3_PC
.set P31__PC2, CYREG_GPIO_PRT3_PC2
.set P31__PORT, 3
.set P31__PS, CYREG_GPIO_PRT3_PS
.set P31__SHIFT, 1

/* P35 */
.set P35__0__DR, CYREG_GPIO_PRT3_DR
.set P35__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set P35__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set P35__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set P35__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set P35__0__HSIOM_MASK, 0x00F00000
.set P35__0__HSIOM_SHIFT, 20
.set P35__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set P35__0__INTR, CYREG_GPIO_PRT3_INTR
.set P35__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set P35__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set P35__0__MASK, 0x20
.set P35__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set P35__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set P35__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set P35__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set P35__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set P35__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set P35__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set P35__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set P35__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set P35__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set P35__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set P35__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set P35__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set P35__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set P35__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set P35__0__PC, CYREG_GPIO_PRT3_PC
.set P35__0__PC2, CYREG_GPIO_PRT3_PC2
.set P35__0__PORT, 3
.set P35__0__PS, CYREG_GPIO_PRT3_PS
.set P35__0__SHIFT, 5
.set P35__DR, CYREG_GPIO_PRT3_DR
.set P35__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set P35__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set P35__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set P35__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set P35__INTR, CYREG_GPIO_PRT3_INTR
.set P35__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set P35__INTSTAT, CYREG_GPIO_PRT3_INTR
.set P35__MASK, 0x20
.set P35__PA__CFG0, CYREG_UDB_PA7_CFG0
.set P35__PA__CFG1, CYREG_UDB_PA7_CFG1
.set P35__PA__CFG10, CYREG_UDB_PA7_CFG10
.set P35__PA__CFG11, CYREG_UDB_PA7_CFG11
.set P35__PA__CFG12, CYREG_UDB_PA7_CFG12
.set P35__PA__CFG13, CYREG_UDB_PA7_CFG13
.set P35__PA__CFG14, CYREG_UDB_PA7_CFG14
.set P35__PA__CFG2, CYREG_UDB_PA7_CFG2
.set P35__PA__CFG3, CYREG_UDB_PA7_CFG3
.set P35__PA__CFG4, CYREG_UDB_PA7_CFG4
.set P35__PA__CFG5, CYREG_UDB_PA7_CFG5
.set P35__PA__CFG6, CYREG_UDB_PA7_CFG6
.set P35__PA__CFG7, CYREG_UDB_PA7_CFG7
.set P35__PA__CFG8, CYREG_UDB_PA7_CFG8
.set P35__PA__CFG9, CYREG_UDB_PA7_CFG9
.set P35__PC, CYREG_GPIO_PRT3_PC
.set P35__PC2, CYREG_GPIO_PRT3_PC2
.set P35__PORT, 3
.set P35__PS, CYREG_GPIO_PRT3_PS
.set P35__SHIFT, 5

/* P36 */
.set P36__0__DR, CYREG_GPIO_PRT3_DR
.set P36__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set P36__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set P36__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set P36__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set P36__0__HSIOM_MASK, 0x0F000000
.set P36__0__HSIOM_SHIFT, 24
.set P36__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set P36__0__INTR, CYREG_GPIO_PRT3_INTR
.set P36__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set P36__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set P36__0__MASK, 0x40
.set P36__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set P36__0__OUT_SEL_SHIFT, 12
.set P36__0__OUT_SEL_VAL, -1
.set P36__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set P36__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set P36__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set P36__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set P36__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set P36__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set P36__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set P36__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set P36__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set P36__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set P36__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set P36__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set P36__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set P36__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set P36__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set P36__0__PC, CYREG_GPIO_PRT3_PC
.set P36__0__PC2, CYREG_GPIO_PRT3_PC2
.set P36__0__PORT, 3
.set P36__0__PS, CYREG_GPIO_PRT3_PS
.set P36__0__SHIFT, 6
.set P36__DR, CYREG_GPIO_PRT3_DR
.set P36__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set P36__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set P36__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set P36__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set P36__INTR, CYREG_GPIO_PRT3_INTR
.set P36__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set P36__INTSTAT, CYREG_GPIO_PRT3_INTR
.set P36__MASK, 0x40
.set P36__PA__CFG0, CYREG_UDB_PA7_CFG0
.set P36__PA__CFG1, CYREG_UDB_PA7_CFG1
.set P36__PA__CFG10, CYREG_UDB_PA7_CFG10
.set P36__PA__CFG11, CYREG_UDB_PA7_CFG11
.set P36__PA__CFG12, CYREG_UDB_PA7_CFG12
.set P36__PA__CFG13, CYREG_UDB_PA7_CFG13
.set P36__PA__CFG14, CYREG_UDB_PA7_CFG14
.set P36__PA__CFG2, CYREG_UDB_PA7_CFG2
.set P36__PA__CFG3, CYREG_UDB_PA7_CFG3
.set P36__PA__CFG4, CYREG_UDB_PA7_CFG4
.set P36__PA__CFG5, CYREG_UDB_PA7_CFG5
.set P36__PA__CFG6, CYREG_UDB_PA7_CFG6
.set P36__PA__CFG7, CYREG_UDB_PA7_CFG7
.set P36__PA__CFG8, CYREG_UDB_PA7_CFG8
.set P36__PA__CFG9, CYREG_UDB_PA7_CFG9
.set P36__PC, CYREG_GPIO_PRT3_PC
.set P36__PC2, CYREG_GPIO_PRT3_PC2
.set P36__PORT, 3
.set P36__PS, CYREG_GPIO_PRT3_PS
.set P36__SHIFT, 6

/* UART */
.set UART_SCB__CTRL, CYREG_SCB1_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB1_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB1_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB1_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set UART_SCBCLK__DIV_ID, 0x00000042
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF

/* CTRL1 */
.set CTRL1_Sync_ctrl_reg__0__MASK, 0x01
.set CTRL1_Sync_ctrl_reg__0__POS, 0
.set CTRL1_Sync_ctrl_reg__1__MASK, 0x02
.set CTRL1_Sync_ctrl_reg__1__POS, 1
.set CTRL1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set CTRL1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set CTRL1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set CTRL1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set CTRL1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set CTRL1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set CTRL1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set CTRL1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set CTRL1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set CTRL1_Sync_ctrl_reg__2__MASK, 0x04
.set CTRL1_Sync_ctrl_reg__2__POS, 2
.set CTRL1_Sync_ctrl_reg__3__MASK, 0x08
.set CTRL1_Sync_ctrl_reg__3__POS, 3
.set CTRL1_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL0
.set CTRL1_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL0
.set CTRL1_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL0
.set CTRL1_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK0
.set CTRL1_Sync_ctrl_reg__4__MASK, 0x10
.set CTRL1_Sync_ctrl_reg__4__POS, 4
.set CTRL1_Sync_ctrl_reg__5__MASK, 0x20
.set CTRL1_Sync_ctrl_reg__5__POS, 5
.set CTRL1_Sync_ctrl_reg__6__MASK, 0x40
.set CTRL1_Sync_ctrl_reg__6__POS, 6
.set CTRL1_Sync_ctrl_reg__7__MASK, 0x80
.set CTRL1_Sync_ctrl_reg__7__POS, 7
.set CTRL1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set CTRL1_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set CTRL1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set CTRL1_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL0
.set CTRL1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set CTRL1_Sync_ctrl_reg__MASK, 0xFF
.set CTRL1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set CTRL1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set CTRL1_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK0

/* CTRL2 */
.set CTRL2_Sync_ctrl_reg__0__MASK, 0x01
.set CTRL2_Sync_ctrl_reg__0__POS, 0
.set CTRL2_Sync_ctrl_reg__1__MASK, 0x02
.set CTRL2_Sync_ctrl_reg__1__POS, 1
.set CTRL2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set CTRL2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL1
.set CTRL2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL1
.set CTRL2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL1
.set CTRL2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL1
.set CTRL2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK1
.set CTRL2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK1
.set CTRL2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK1
.set CTRL2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK1
.set CTRL2_Sync_ctrl_reg__2__MASK, 0x04
.set CTRL2_Sync_ctrl_reg__2__POS, 2
.set CTRL2_Sync_ctrl_reg__3__MASK, 0x08
.set CTRL2_Sync_ctrl_reg__3__POS, 3
.set CTRL2_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL1
.set CTRL2_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL1
.set CTRL2_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL1
.set CTRL2_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK1
.set CTRL2_Sync_ctrl_reg__4__MASK, 0x10
.set CTRL2_Sync_ctrl_reg__4__POS, 4
.set CTRL2_Sync_ctrl_reg__5__MASK, 0x20
.set CTRL2_Sync_ctrl_reg__5__POS, 5
.set CTRL2_Sync_ctrl_reg__6__MASK, 0x40
.set CTRL2_Sync_ctrl_reg__6__POS, 6
.set CTRL2_Sync_ctrl_reg__7__MASK, 0x80
.set CTRL2_Sync_ctrl_reg__7__POS, 7
.set CTRL2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set CTRL2_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL1
.set CTRL2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set CTRL2_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL1
.set CTRL2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set CTRL2_Sync_ctrl_reg__MASK, 0xFF
.set CTRL2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set CTRL2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set CTRL2_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK1

/* DATA1 */
.set DATA1_sts_sts_reg__0__MASK, 0x01
.set DATA1_sts_sts_reg__0__POS, 0
.set DATA1_sts_sts_reg__1__MASK, 0x02
.set DATA1_sts_sts_reg__1__POS, 1
.set DATA1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL6
.set DATA1_sts_sts_reg__16BIT_STATUS_REG, CYREG_UDB_W16_ST6
.set DATA1_sts_sts_reg__2__MASK, 0x04
.set DATA1_sts_sts_reg__2__POS, 2
.set DATA1_sts_sts_reg__3__MASK, 0x08
.set DATA1_sts_sts_reg__3__POS, 3
.set DATA1_sts_sts_reg__4__MASK, 0x10
.set DATA1_sts_sts_reg__4__POS, 4
.set DATA1_sts_sts_reg__5__MASK, 0x20
.set DATA1_sts_sts_reg__5__POS, 5
.set DATA1_sts_sts_reg__6__MASK, 0x40
.set DATA1_sts_sts_reg__6__POS, 6
.set DATA1_sts_sts_reg__7__MASK, 0x80
.set DATA1_sts_sts_reg__7__POS, 7
.set DATA1_sts_sts_reg__MASK, 0xFF
.set DATA1_sts_sts_reg__MASK_REG, CYREG_UDB_W8_MSK6
.set DATA1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL6
.set DATA1_sts_sts_reg__STATUS_REG, CYREG_UDB_W8_ST6

/* PWM_1 */
.set PWM_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* XTAL1 */
.set XTAL1__0__DR, CYREG_GPIO_PRT7_DR
.set XTAL1__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set XTAL1__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set XTAL1__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set XTAL1__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set XTAL1__0__HSIOM_MASK, 0x000000F0
.set XTAL1__0__HSIOM_SHIFT, 4
.set XTAL1__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set XTAL1__0__INTR, CYREG_GPIO_PRT7_INTR
.set XTAL1__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set XTAL1__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set XTAL1__0__MASK, 0x02
.set XTAL1__0__PC, CYREG_GPIO_PRT7_PC
.set XTAL1__0__PC2, CYREG_GPIO_PRT7_PC2
.set XTAL1__0__PORT, 7
.set XTAL1__0__PS, CYREG_GPIO_PRT7_PS
.set XTAL1__0__SHIFT, 1
.set XTAL1__DR, CYREG_GPIO_PRT7_DR
.set XTAL1__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set XTAL1__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set XTAL1__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set XTAL1__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set XTAL1__INTR, CYREG_GPIO_PRT7_INTR
.set XTAL1__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set XTAL1__INTSTAT, CYREG_GPIO_PRT7_INTR
.set XTAL1__MASK, 0x02
.set XTAL1__PC, CYREG_GPIO_PRT7_PC
.set XTAL1__PC2, CYREG_GPIO_PRT7_PC2
.set XTAL1__PORT, 7
.set XTAL1__PS, CYREG_GPIO_PRT7_PS
.set XTAL1__SHIFT, 1

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set Clock_1__DIV_ID, 0x00000040
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set Clock_2__DIV_ID, 0x00000041
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_2__PA_DIV_ID, 0x000000FF

/* Timer_1 */
.set Timer_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set Timer_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set Timer_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set Timer_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x101111A0
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4L
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4L_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 32
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VBUS_MV, 5000
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udb_VERSION, 1
.set CYIPBLOCK_m0s8usbdss_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
