\hypertarget{struct_e_w_m___mem_map}{}\section{E\+W\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_e_w_m___mem_map}\index{E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_e_w_m___mem_map_a033a88d44ad1daa23ce3deb13bc94811}{C\+T\+R\+L}
\item 
uint8\+\_\+t \hyperlink{struct_e_w_m___mem_map_aa9c25d4775f785d6911e096a226f4e40}{S\+E\+R\+V}
\item 
uint8\+\_\+t \hyperlink{struct_e_w_m___mem_map_ada0221f7554297f23a0257f54f28f5fc}{C\+M\+P\+L}
\item 
uint8\+\_\+t \hyperlink{struct_e_w_m___mem_map_a88293412bcc664b463f1fef25312c4ab}{C\+M\+P\+H}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
E\+W\+M -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_e_w_m___mem_map_a88293412bcc664b463f1fef25312c4ab}{}\index{E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}!C\+M\+P\+H@{C\+M\+P\+H}}
\index{C\+M\+P\+H@{C\+M\+P\+H}!E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+M\+P\+H}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t E\+W\+M\+\_\+\+Mem\+Map\+::\+C\+M\+P\+H}\label{struct_e_w_m___mem_map_a88293412bcc664b463f1fef25312c4ab}
Compare High Register, offset\+: 0x3 \hypertarget{struct_e_w_m___mem_map_ada0221f7554297f23a0257f54f28f5fc}{}\index{E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}!C\+M\+P\+L@{C\+M\+P\+L}}
\index{C\+M\+P\+L@{C\+M\+P\+L}!E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+M\+P\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t E\+W\+M\+\_\+\+Mem\+Map\+::\+C\+M\+P\+L}\label{struct_e_w_m___mem_map_ada0221f7554297f23a0257f54f28f5fc}
Compare Low Register, offset\+: 0x2 \hypertarget{struct_e_w_m___mem_map_a033a88d44ad1daa23ce3deb13bc94811}{}\index{E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}!C\+T\+R\+L@{C\+T\+R\+L}}
\index{C\+T\+R\+L@{C\+T\+R\+L}!E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t E\+W\+M\+\_\+\+Mem\+Map\+::\+C\+T\+R\+L}\label{struct_e_w_m___mem_map_a033a88d44ad1daa23ce3deb13bc94811}
Control Register, offset\+: 0x0 \hypertarget{struct_e_w_m___mem_map_aa9c25d4775f785d6911e096a226f4e40}{}\index{E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}!S\+E\+R\+V@{S\+E\+R\+V}}
\index{S\+E\+R\+V@{S\+E\+R\+V}!E\+W\+M\+\_\+\+Mem\+Map@{E\+W\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+E\+R\+V}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t E\+W\+M\+\_\+\+Mem\+Map\+::\+S\+E\+R\+V}\label{struct_e_w_m___mem_map_aa9c25d4775f785d6911e096a226f4e40}
Service Register, offset\+: 0x1 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
