// Seed: 3333481479
module module_0 (
    input wire id_0,
    input wand id_1,
    output supply1 id_2,
    output wand id_3
);
  wire id_5;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    output logic id_5,
    output wire id_6,
    output supply0 id_7,
    input wor id_8,
    input tri id_9,
    input uwire id_10
    , id_14,
    output tri0 id_11,
    input wand id_12
);
  always @(1, posedge 1) id_5 <= 1'd0;
  module_0(
      id_8, id_10, id_6, id_7
  );
endmodule
