// Seed: 2685858107
module module_0 (
    output supply1 id_0,
    input  supply1 id_1
);
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wire id_6,
    input supply1 id_7
);
  logic id_9;
  initial id_0 <= 1;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  assign id_2 = id_7 * -1;
endmodule
module module_2 #(
    parameter id_0  = 32'd51,
    parameter id_16 = 32'd25,
    parameter id_19 = 32'd42,
    parameter id_8  = 32'd90
) (
    input tri0 _id_0,
    output wire id_1,
    input wand id_2,
    output supply1 id_3,
    input wand id_4,
    inout supply1 id_5,
    input wor id_6,
    output wire id_7,
    input uwire _id_8,
    input tri0 id_9,
    input wand id_10
    , _id_19,
    input uwire id_11,
    output supply0 id_12,
    input supply0 id_13,
    output supply0 id_14,
    output wire id_15,
    input tri _id_16,
    input wire id_17
);
  module_0 modCall_1 (
      id_7,
      id_5
  );
  wire [id_16  ?  1 'h0 : id_0 : -1 'b0 >  id_8] id_20, id_21[id_19 : (  -1  )];
endmodule
