

================================================================
== Vitis HLS Report for 'img_interleave_manual_seq'
================================================================
* Date:           Fri Jun  7 14:53:02 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        img_inter
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.599 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2534411|  4992008|  25.344 ms|  49.920 ms|  2534412|  4992009|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                                               |                                                                                    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                            Instance                                           |                                       Module                                       |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_180  |img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
        |grp_read_seq_fu_188                                                                            |read_seq                                                                            |        1|        1|  10.000 ns|  10.000 ns|        1|        1|       no|
        |grp_img_interleave_manual_seq_Pipeline_LOAD_fu_242                                             |img_interleave_manual_seq_Pipeline_LOAD                                             |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
        |grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_283  |img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3  |    76802|    76802|   0.768 ms|   0.768 ms|    76802|    76802|       no|
        +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- WRITE   |  3686400|  3686400|        48|          -|          -|  76800|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      293|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|      404|     1464|    0|
|Memory               |     1261|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      929|    -|
|Register             |        -|     -|      212|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |     1261|     0|      616|     2686|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       93|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       31|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                            Instance                                           |                                       Module                                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                                                                |control_s_axi                                                                       |        0|   0|   50|   44|    0|
    |grp_img_interleave_manual_seq_Pipeline_LOAD_fu_242                                             |img_interleave_manual_seq_Pipeline_LOAD                                             |        0|   0|   98|  239|    0|
    |grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_180  |img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |        0|   0|  132|  570|    0|
    |grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_283  |img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3  |        0|   0|  114|  507|    0|
    |grp_read_seq_fu_188                                                                            |read_seq                                                                            |        0|   0|   10|  104|    0|
    +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                          |                                                                                    |        0|   0|  404| 1464|    0|
    +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------+---------+---+----+-----+---------+-----+------+-------------+
    |   Memory  |          Module          | BRAM_18K| FF| LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------+---------+---+----+-----+---------+-----+------+-------------+
    |tmpx_V_U   |tmpx_V_RAM_T2P_BRAM_1R1W  |      600|  0|   0|    0|  1228800|    8|     1|      9830400|
    |tmpy_V_U   |tmpy_V_RAM_AUTO_1R1W      |       53|  0|   0|    0|    76800|   12|     1|       921600|
    |x_x0_V_U   |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    |x_x1_V_U   |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    |x_x2_V_U   |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    |x_x3_V_U   |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    |x_x4_V_U   |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    |x_x5_V_U   |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    |x_x6_V_U   |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    |x_x7_V_U   |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    |x_x8_V_U   |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    |x_x9_V_U   |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    |x_x10_V_U  |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    |x_x11_V_U  |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    |x_x12_V_U  |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    |x_x13_V_U  |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    |x_x14_V_U  |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    |x_x15_V_U  |x_x0_V_RAM_T2P_BRAM_1R1W  |       38|  0|   0|    0|    76800|    8|     1|       614400|
    +-----------+--------------------------+---------+---+----+-----+---------+-----+------+-------------+
    |Total      |                          |     1261|  0|   0|    0|  2534400|  148|    18|     20582400|
    +-----------+--------------------------+---------+---+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_3_fu_323_p2        |         +|   0|  0|  24|          17|           1|
    |ret_15_fu_342_p2     |         +|   0|  0|  16|           9|           9|
    |ret_16_fu_355_p2     |         +|   0|  0|  17|          10|          10|
    |ret_17_fu_365_p2     |         +|   0|  0|  17|          10|          10|
    |ret_18_fu_378_p2     |         +|   0|  0|  17|          11|          11|
    |ret_19_fu_388_p2     |         +|   0|  0|  17|          11|          11|
    |ret_20_fu_398_p2     |         +|   0|  0|  17|          11|          11|
    |ret_21_fu_407_p2     |         +|   0|  0|  17|          11|          11|
    |ret_22_fu_420_p2     |         +|   0|  0|  17|          12|          12|
    |ret_23_fu_430_p2     |         +|   0|  0|  17|          12|          12|
    |ret_24_fu_440_p2     |         +|   0|  0|  17|          12|          12|
    |ret_25_fu_449_p2     |         +|   0|  0|  17|          12|          12|
    |ret_26_fu_459_p2     |         +|   0|  0|  17|          12|          12|
    |ret_27_fu_468_p2     |         +|   0|  0|  17|          12|          12|
    |ret_28_fu_478_p2     |         +|   0|  0|  17|          12|          12|
    |tmpy_V_d0            |         +|   0|  0|  17|          12|          12|
    |icmp_ln33_fu_317_p2  |      icmp|   0|  0|  13|          17|          17|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 293|         204|         188|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  173|         39|    1|         39|
    |ap_done                     |    9|          2|    1|          2|
    |grp_read_seq_fu_188_offset  |   81|         17|    4|         68|
    |i_fu_158                    |    9|          2|   17|         34|
    |tmpx_V_address0             |   14|          3|   21|         63|
    |tmpx_V_ce0                  |   14|          3|    1|          3|
    |tmpx_V_we0                  |    9|          2|    1|          2|
    |tmpy_V_address0             |   14|          3|   17|         51|
    |tmpy_V_ce0                  |   14|          3|    1|          3|
    |x_x0_V_address0             |   14|          3|   17|         51|
    |x_x0_V_ce0                  |   14|          3|    1|          3|
    |x_x0_V_we0                  |    9|          2|    1|          2|
    |x_x10_V_address0            |   14|          3|   17|         51|
    |x_x10_V_ce0                 |   14|          3|    1|          3|
    |x_x10_V_we0                 |    9|          2|    1|          2|
    |x_x11_V_address0            |   14|          3|   17|         51|
    |x_x11_V_ce0                 |   14|          3|    1|          3|
    |x_x11_V_we0                 |    9|          2|    1|          2|
    |x_x12_V_address0            |   14|          3|   17|         51|
    |x_x12_V_ce0                 |   14|          3|    1|          3|
    |x_x12_V_we0                 |    9|          2|    1|          2|
    |x_x13_V_address0            |   14|          3|   17|         51|
    |x_x13_V_ce0                 |   14|          3|    1|          3|
    |x_x13_V_we0                 |    9|          2|    1|          2|
    |x_x14_V_address0            |   14|          3|   17|         51|
    |x_x14_V_ce0                 |   14|          3|    1|          3|
    |x_x14_V_we0                 |    9|          2|    1|          2|
    |x_x15_V_address0            |   14|          3|   17|         51|
    |x_x15_V_ce0                 |   14|          3|    1|          3|
    |x_x15_V_we0                 |    9|          2|    1|          2|
    |x_x1_V_address0             |   14|          3|   17|         51|
    |x_x1_V_ce0                  |   14|          3|    1|          3|
    |x_x1_V_we0                  |    9|          2|    1|          2|
    |x_x2_V_address0             |   14|          3|   17|         51|
    |x_x2_V_ce0                  |   14|          3|    1|          3|
    |x_x2_V_we0                  |    9|          2|    1|          2|
    |x_x3_V_address0             |   14|          3|   17|         51|
    |x_x3_V_ce0                  |   14|          3|    1|          3|
    |x_x3_V_we0                  |    9|          2|    1|          2|
    |x_x4_V_address0             |   14|          3|   17|         51|
    |x_x4_V_ce0                  |   14|          3|    1|          3|
    |x_x4_V_we0                  |    9|          2|    1|          2|
    |x_x5_V_address0             |   14|          3|   17|         51|
    |x_x5_V_ce0                  |   14|          3|    1|          3|
    |x_x5_V_we0                  |    9|          2|    1|          2|
    |x_x6_V_address0             |   14|          3|   17|         51|
    |x_x6_V_ce0                  |   14|          3|    1|          3|
    |x_x6_V_we0                  |    9|          2|    1|          2|
    |x_x7_V_address0             |   14|          3|   17|         51|
    |x_x7_V_ce0                  |   14|          3|    1|          3|
    |x_x7_V_we0                  |    9|          2|    1|          2|
    |x_x8_V_address0             |   14|          3|   17|         51|
    |x_x8_V_ce0                  |   14|          3|    1|          3|
    |x_x8_V_we0                  |    9|          2|    1|          2|
    |x_x9_V_address0             |   14|          3|   17|         51|
    |x_x9_V_ce0                  |   14|          3|    1|          3|
    |x_x9_V_we0                  |    9|          2|    1|          2|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  929|        202|  368|       1161|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                    Name                                                    | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                                   |  38|   0|   38|          0|
    |ap_done_reg                                                                                                 |   1|   0|    1|          0|
    |ap_rst_n_inv                                                                                                |   1|   0|    1|          0|
    |ap_rst_reg_1                                                                                                |   1|   0|    1|          0|
    |ap_rst_reg_2                                                                                                |   1|   0|    1|          0|
    |grp_img_interleave_manual_seq_Pipeline_LOAD_fu_242_ap_start_reg                                             |   1|   0|    1|          0|
    |grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |grp_img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_fu_283_ap_start_reg  |   1|   0|    1|          0|
    |grp_read_seq_fu_188_ap_start_reg                                                                            |   1|   0|    1|          0|
    |guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x                           |   1|   0|    1|          0|
    |i_1_reg_548                                                                                                 |  17|   0|   17|          0|
    |i_fu_158                                                                                                    |  17|   0|   17|          0|
    |reg_290                                                                                                     |   8|   0|    8|          0|
    |ret_15_reg_561                                                                                              |   9|   0|    9|          0|
    |ret_17_reg_566                                                                                              |  10|   0|   10|          0|
    |ret_19_reg_571                                                                                              |  11|   0|   11|          0|
    |ret_21_reg_576                                                                                              |  11|   0|   11|          0|
    |ret_23_reg_581                                                                                              |  12|   0|   12|          0|
    |ret_25_reg_586                                                                                              |  12|   0|   12|          0|
    |ret_27_reg_591                                                                                              |  12|   0|   12|          0|
    |x_idx_V                                                                                                     |  21|   0|   21|          0|
    |x_sel_V                                                                                                     |   4|   0|    4|          0|
    |x_sel_V_load_reg_596                                                                                        |   4|   0|    4|          0|
    |zext_ln33_reg_553                                                                                           |  17|   0|   64|         47|
    +------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                       | 212|   0|  259|         47|
    +------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |       Source Object       |    C Type    |
+-----------------------+-----+-----+---------------+---------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|                    control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|                    control|        scalar|
|s_axi_control_AWADDR   |   in|    5|          s_axi|                    control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|                    control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|                    control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|                    control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|                    control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|                    control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|                    control|        scalar|
|s_axi_control_ARADDR   |   in|    5|          s_axi|                    control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|                    control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|                    control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|                    control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|                    control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|                    control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|                    control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|                    control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|  img_interleave_manual_seq|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  img_interleave_manual_seq|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  img_interleave_manual_seq|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  img_interleave_manual_seq|  return value|
|x_in_Addr_A            |  out|   32|           bram|                       x_in|         array|
|x_in_EN_A              |  out|    1|           bram|                       x_in|         array|
|x_in_WEN_A             |  out|    1|           bram|                       x_in|         array|
|x_in_Din_A             |  out|    8|           bram|                       x_in|         array|
|x_in_Dout_A            |   in|    8|           bram|                       x_in|         array|
|x_in_Clk_A             |  out|    1|           bram|                       x_in|         array|
|x_in_Rst_A             |  out|    1|           bram|                       x_in|         array|
|y_Addr_A               |  out|   32|           bram|                          y|         array|
|y_EN_A                 |  out|    1|           bram|                          y|         array|
|y_WEN_A                |  out|    4|           bram|                          y|         array|
|y_Din_A                |  out|   32|           bram|                          y|         array|
|y_Dout_A               |   in|   32|           bram|                          y|         array|
|y_Clk_A                |  out|    1|           bram|                          y|         array|
|y_Rst_A                |  out|    1|           bram|                          y|         array|
+-----------------------+-----+-----+---------------+---------------------------+--------------+

