#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 10 02:11:41 2023
# Process ID: 10224
# Current directory: C:/Users/oakmi/Desktop/Vivado/project_6/project_6.runs/synth_1
# Command line: vivado.exe -log system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl
# Log file: C:/Users/oakmi/Desktop/Vivado/project_6/project_6.runs/synth_1/system.vds
# Journal file: C:/Users/oakmi/Desktop/Vivado/project_6/project_6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system.tcl -notrace
Command: synth_design -top system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4176 
WARNING: [Synth 8-2611] redeclaration of ansi port lhit is not allowed [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/new/ball.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port rhit is not allowed [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/new/ball.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port y is not allowed [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/new/bar.v:58]
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [C:/Users/oakmi/Desktop/Vivado/Lab2/Lab2.srcs/sources_1/new/clockDiv.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 389.852 ; gain = 113.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/uart.v:22]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/baudrate_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (1#1) [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/baudrate_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/uart_rx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/uart_rx.v:45]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/uart_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/uart_tx.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/uart_tx.v:49]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (3#1) [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/uart_tx.v:22]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/uart.v:22]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/vga_sync.v:115]
	Parameter WIDTH bound to: 640 - type: integer 
	Parameter HEIGHT bound to: 500 - type: integer 
	Parameter SCALE bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [C:/Users/oakmi/Desktop/Vivado/Lab2/Lab2.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (5#1) [C:/Users/oakmi/Desktop/Vivado/Lab2/Lab2.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/vga_sync.v:26]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (6#1) [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/vga_sync.v:26]
INFO: [Synth 8-6157] synthesizing module 'ball' [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/new/ball.v:23]
	Parameter R bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ball' (7#1) [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/new/ball.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'reset' does not match port width (1) of module 'ball' [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/vga_sync.v:173]
INFO: [Synth 8-6157] synthesizing module 'digit' [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/new/digit.v:23]
WARNING: [Synth 8-6014] Unused sequential element relative_x_reg was removed.  [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/new/digit.v:70]
WARNING: [Synth 8-6014] Unused sequential element relative_y_reg was removed.  [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/new/digit.v:71]
INFO: [Synth 8-6155] done synthesizing module 'digit' (8#1) [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/new/digit.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'num' does not match port width (4) of module 'digit' [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/vga_sync.v:182]
WARNING: [Synth 8-689] width (32) of port connection 'num' does not match port width (4) of module 'digit' [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/vga_sync.v:194]
WARNING: [Synth 8-689] width (32) of port connection 'num' does not match port width (4) of module 'digit' [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/vga_sync.v:206]
WARNING: [Synth 8-689] width (32) of port connection 'num' does not match port width (4) of module 'digit' [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/vga_sync.v:218]
INFO: [Synth 8-6157] synthesizing module 'bar' [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/new/bar.v:45]
	Parameter W bound to: 2 - type: integer 
	Parameter H bound to: 70 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dy_reg was removed.  [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/new/bar.v:65]
INFO: [Synth 8-6155] done synthesizing module 'bar' (9#1) [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/new/bar.v:45]
WARNING: [Synth 8-6090] variable 'score2' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/vga_sync.v:265]
WARNING: [Synth 8-6090] variable 'score1' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/vga_sync.v:270]
INFO: [Synth 8-6155] done synthesizing module 'vga' (10#1) [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/vga_sync.v:115]
WARNING: [Synth 8-6014] Unused sequential element CLK50MHZ_reg was removed.  [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/system.v:63]
INFO: [Synth 8-6155] done synthesizing module 'system' (11#1) [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/sources_1/imports/sources_1/system.v:23]
WARNING: [Synth 8-3331] design digit has unconnected port reset
WARNING: [Synth 8-3331] design vga has unconnected port sw[11]
WARNING: [Synth 8-3331] design vga has unconnected port sw[10]
WARNING: [Synth 8-3331] design vga has unconnected port sw[9]
WARNING: [Synth 8-3331] design vga has unconnected port sw[8]
WARNING: [Synth 8-3331] design vga has unconnected port sw[7]
WARNING: [Synth 8-3331] design vga has unconnected port sw[6]
WARNING: [Synth 8-3331] design vga has unconnected port sw[5]
WARNING: [Synth 8-3331] design vga has unconnected port sw[4]
WARNING: [Synth 8-3331] design vga has unconnected port sw[3]
WARNING: [Synth 8-3331] design vga has unconnected port sw[2]
WARNING: [Synth 8-3331] design vga has unconnected port sw[1]
WARNING: [Synth 8-3331] design vga has unconnected port sw[0]
WARNING: [Synth 8-3331] design vga has unconnected port PS2Clk
WARNING: [Synth 8-3331] design vga has unconnected port PS2Data
WARNING: [Synth 8-3331] design system has unconnected port btnC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 424.629 ; gain = 147.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 424.629 ; gain = 147.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 424.629 ; gain = 147.844
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/constrs_1/imports/constrs_1/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/constrs_1/imports/constrs_1/Basys3_Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/constrs_1/imports/constrs_1/Basys3_Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/constrs_1/imports/constrs_1/Basys3_Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/constrs_1/imports/constrs_1/Basys3_Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/constrs_1/imports/constrs_1/Basys3_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/constrs_1/imports/constrs_1/Basys3_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/constrs_1/imports/constrs_1/Basys3_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/constrs_1/imports/constrs_1/Basys3_Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/constrs_1/imports/constrs_1/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/oakmi/Desktop/Vivado/project_6/project_6.srcs/constrs_1/imports/constrs_1/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 770.133 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 770.184 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 770.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 770.184 ; gain = 493.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 770.184 ; gain = 493.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 770.184 ; gain = 493.398
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "receiving0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sending0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_out0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 770.184 ; gain = 493.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 14    
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 14    
	   2 Input     12 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module baudrate_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module clockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ball 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module digit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
Module bar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "uart/receiver/receiving0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/receiver/data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/transmitter/sending0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/transmitter/bit_out0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design digit has unconnected port reset
WARNING: [Synth 8-3331] design vga has unconnected port sw[11]
WARNING: [Synth 8-3331] design vga has unconnected port sw[10]
WARNING: [Synth 8-3331] design vga has unconnected port sw[9]
WARNING: [Synth 8-3331] design vga has unconnected port sw[8]
WARNING: [Synth 8-3331] design vga has unconnected port sw[7]
WARNING: [Synth 8-3331] design vga has unconnected port sw[6]
WARNING: [Synth 8-3331] design vga has unconnected port sw[5]
WARNING: [Synth 8-3331] design vga has unconnected port sw[4]
WARNING: [Synth 8-3331] design vga has unconnected port sw[3]
WARNING: [Synth 8-3331] design vga has unconnected port sw[2]
WARNING: [Synth 8-3331] design vga has unconnected port sw[1]
WARNING: [Synth 8-3331] design vga has unconnected port sw[0]
WARNING: [Synth 8-3331] design vga has unconnected port PS2Clk
WARNING: [Synth 8-3331] design vga has unconnected port PS2Data
WARNING: [Synth 8-3331] design system has unconnected port btnC
INFO: [Synth 8-3886] merging instance 'game/digit21/rgb_reg[0]' (FDR) to 'game/digit21/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit20/rgb_reg[0]' (FDR) to 'game/digit20/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit11/rgb_reg[0]' (FDR) to 'game/digit11/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit10/rgb_reg[0]' (FDR) to 'game/digit10/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit21/rgb_reg[1]' (FDR) to 'game/digit21/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit20/rgb_reg[1]' (FDR) to 'game/digit20/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit11/rgb_reg[1]' (FDR) to 'game/digit11/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit10/rgb_reg[1]' (FDR) to 'game/digit10/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit21/rgb_reg[2]' (FDR) to 'game/digit21/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit20/rgb_reg[2]' (FDR) to 'game/digit20/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit11/rgb_reg[2]' (FDR) to 'game/digit11/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit10/rgb_reg[2]' (FDR) to 'game/digit10/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit21/rgb_reg[3]' (FDR) to 'game/digit21/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit20/rgb_reg[3]' (FDR) to 'game/digit20/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit11/rgb_reg[3]' (FDR) to 'game/digit11/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit10/rgb_reg[3]' (FDR) to 'game/digit10/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit21/rgb_reg[4]' (FDR) to 'game/digit21/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit20/rgb_reg[4]' (FDR) to 'game/digit20/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit11/rgb_reg[4]' (FDR) to 'game/digit11/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit10/rgb_reg[4]' (FDR) to 'game/digit10/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit21/rgb_reg[5]' (FDR) to 'game/digit21/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit20/rgb_reg[5]' (FDR) to 'game/digit20/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit11/rgb_reg[5]' (FDR) to 'game/digit11/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit10/rgb_reg[5]' (FDR) to 'game/digit10/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit21/rgb_reg[6]' (FDR) to 'game/digit21/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit20/rgb_reg[6]' (FDR) to 'game/digit20/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit11/rgb_reg[6]' (FDR) to 'game/digit11/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit10/rgb_reg[6]' (FDR) to 'game/digit10/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit21/rgb_reg[7]' (FDR) to 'game/digit21/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit20/rgb_reg[7]' (FDR) to 'game/digit20/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit11/rgb_reg[7]' (FDR) to 'game/digit11/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit10/rgb_reg[7]' (FDR) to 'game/digit10/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit21/rgb_reg[8]' (FDR) to 'game/digit21/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit20/rgb_reg[8]' (FDR) to 'game/digit20/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit11/rgb_reg[8]' (FDR) to 'game/digit11/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit10/rgb_reg[8]' (FDR) to 'game/digit10/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit21/rgb_reg[9]' (FDR) to 'game/digit21/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit20/rgb_reg[9]' (FDR) to 'game/digit20/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit11/rgb_reg[9]' (FDR) to 'game/digit11/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit10/rgb_reg[9]' (FDR) to 'game/digit10/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit21/rgb_reg[10]' (FDR) to 'game/digit21/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit20/rgb_reg[10]' (FDR) to 'game/digit20/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit11/rgb_reg[10]' (FDR) to 'game/digit11/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/digit10/rgb_reg[10]' (FDR) to 'game/digit10/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/rgb_reg_reg[0]' (FD) to 'game/rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'game/rgb_reg_reg[1]' (FD) to 'game/rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'game/rgb_reg_reg[2]' (FD) to 'game/rgb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'game/rgb_reg_reg[3]' (FD) to 'game/rgb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'game/rgb_reg_reg[4]' (FD) to 'game/rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'game/rgb_reg_reg[5]' (FD) to 'game/rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'game/rgb_reg_reg[6]' (FD) to 'game/rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'game/rgb_reg_reg[7]' (FD) to 'game/rgb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'game/rgb_reg_reg[8]' (FD) to 'game/rgb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'game/rgb_reg_reg[9]' (FD) to 'game/rgb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'game/rgb_reg_reg[10]' (FD) to 'game/rgb_reg_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\game/ball_unit/x_reg[0] )
INFO: [Synth 8-3886] merging instance 'game/bar2/y_reg[10]' (FD) to 'game/bar2/y_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/bar2/y_reg[11]' (FD) to 'game/bar2/y_reg[12]'
INFO: [Synth 8-3886] merging instance 'game/bar2/y_reg[12]' (FD) to 'game/bar2/y_reg[13]'
INFO: [Synth 8-3886] merging instance 'game/bar2/y_reg[13]' (FD) to 'game/bar2/y_reg[14]'
INFO: [Synth 8-3886] merging instance 'game/bar2/y_reg[14]' (FD) to 'game/bar2/y_reg[15]'
INFO: [Synth 8-3886] merging instance 'game/bar1/y_reg[10]' (FD) to 'game/bar1/y_reg[11]'
INFO: [Synth 8-3886] merging instance 'game/bar1/y_reg[11]' (FD) to 'game/bar1/y_reg[12]'
INFO: [Synth 8-3886] merging instance 'game/bar1/y_reg[12]' (FD) to 'game/bar1/y_reg[13]'
INFO: [Synth 8-3886] merging instance 'game/bar1/y_reg[13]' (FD) to 'game/bar1/y_reg[14]'
INFO: [Synth 8-3886] merging instance 'game/bar1/y_reg[14]' (FD) to 'game/bar1/y_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 770.184 ; gain = 493.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 770.184 ; gain = 493.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 775.520 ; gain = 498.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 801.930 ; gain = 525.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 801.930 ; gain = 525.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 801.930 ; gain = 525.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 801.930 ; gain = 525.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 801.930 ; gain = 525.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 801.930 ; gain = 525.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 801.930 ; gain = 525.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   144|
|3     |LUT1   |   114|
|4     |LUT2   |   236|
|5     |LUT3   |   100|
|6     |LUT4   |   157|
|7     |LUT5   |    61|
|8     |LUT6   |   154|
|9     |MUXF7  |     1|
|10    |FDCE   |    52|
|11    |FDPE   |    10|
|12    |FDRE   |   171|
|13    |IBUF   |     4|
|14    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-------------+------+
|      |Instance               |Module       |Cells |
+------+-----------------------+-------------+------+
|1     |top                    |             |  1222|
|2     |  game                 |vga          |  1027|
|3     |    ball_unit          |ball         |   296|
|4     |    bar1               |bar          |    90|
|5     |    bar2               |bar_0        |    91|
|6     |    digit10            |digit        |    11|
|7     |    digit11            |digit_1      |    18|
|8     |    digit20            |digit_2      |    11|
|9     |    digit21            |digit_3      |    23|
|10    |    fdivTarget         |clockDiv     |     2|
|11    |    \genblk1[0].fDiv   |clockDiv_4   |     2|
|12    |    \genblk1[10].fDiv  |clockDiv_5   |     2|
|13    |    \genblk1[11].fDiv  |clockDiv_6   |     2|
|14    |    \genblk1[12].fDiv  |clockDiv_7   |     2|
|15    |    \genblk1[13].fDiv  |clockDiv_8   |     2|
|16    |    \genblk1[14].fDiv  |clockDiv_9   |     2|
|17    |    \genblk1[15].fDiv  |clockDiv_10  |     2|
|18    |    \genblk1[16].fDiv  |clockDiv_11  |     2|
|19    |    \genblk1[17].fDiv  |clockDiv_12  |     2|
|20    |    \genblk1[18].fDiv  |clockDiv_13  |     2|
|21    |    \genblk1[19].fDiv  |clockDiv_14  |     2|
|22    |    \genblk1[1].fDiv   |clockDiv_15  |     2|
|23    |    \genblk1[2].fDiv   |clockDiv_16  |     2|
|24    |    \genblk1[3].fDiv   |clockDiv_17  |     2|
|25    |    \genblk1[4].fDiv   |clockDiv_18  |     2|
|26    |    \genblk1[5].fDiv   |clockDiv_19  |     2|
|27    |    \genblk1[6].fDiv   |clockDiv_20  |     2|
|28    |    \genblk1[7].fDiv   |clockDiv_21  |     2|
|29    |    \genblk1[8].fDiv   |clockDiv_22  |     2|
|30    |    \genblk1[9].fDiv   |clockDiv_23  |     2|
|31    |    vga_sync_unit      |vga_sync     |   384|
|32    |  uart                 |uart         |   173|
|33    |    baudrate_gen       |baudrate_gen |    58|
|34    |    receiver           |uart_rx      |    66|
|35    |    transmitter        |uart_tx      |    39|
+------+-----------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 801.930 ; gain = 525.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 801.930 ; gain = 179.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 801.930 ; gain = 525.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 801.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 51 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 801.930 ; gain = 537.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 801.930 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/oakmi/Desktop/Vivado/project_6/project_6.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 02:12:30 2023...
