{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718143986879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718143986879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 16:13:06 2024 " "Processing started: Tue Jun 11 16:13:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718143986879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718143986879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718143986879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718143989609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718143989609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 5 5 " "Found 5 design units, including 5 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718144017078 ""} { "Info" "ISGN_ENTITY_NAME" "2 vgaController " "Found entity 2: vgaController" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718144017078 ""} { "Info" "ISGN_ENTITY_NAME" "3 videoGen " "Found entity 3: videoGen" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718144017078 ""} { "Info" "ISGN_ENTITY_NAME" "4 chargenrom " "Found entity 4: chargenrom" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718144017078 ""} { "Info" "ISGN_ENTITY_NAME" "5 rectgen " "Found entity 5: rectgen" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718144017078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718144017078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgapll " "Found entity 1: vgapll" {  } { { "vgapll.v" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vgapll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718144017081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718144017081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgapll/vgapll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vgapll/vgapll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgapll_0002 " "Found entity 1: vgapll_0002" {  } { { "vgapll/vgapll_0002.v" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vgapll/vgapll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718144017091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718144017091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.v" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/ram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718144017093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718144017093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718144017094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718144017094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen_tb " "Found entity 1: videoGen_tb" {  } { { "videoGen_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/videoGen_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718144017105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718144017105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_testbench " "Found entity 1: ram_testbench" {  } { { "ram_testbench.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/ram_testbench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718144017112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718144017112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718144017130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718144017130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718144017445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgapll vgapll:vgapll " "Elaborating entity \"vgapll\" for hierarchy \"vgapll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718144017489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgapll_0002 vgapll:vgapll\|vgapll_0002:vgapll_inst " "Elaborating entity \"vgapll_0002\" for hierarchy \"vgapll:vgapll\|vgapll_0002:vgapll_inst\"" {  } { { "vgapll.v" "vgapll_inst" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vgapll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718144017494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vgapll:vgapll\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vgapll:vgapll\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "vgapll/vgapll_0002.v" "altera_pll_i" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vgapll/vgapll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718144017535 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1718144017550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgapll:vgapll\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vgapll:vgapll\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "vgapll/vgapll_0002.v" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vgapll/vgapll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718144017550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgapll:vgapll\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vgapll:vgapll\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017552 ""}  } { { "vgapll/vgapll_0002.v" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vgapll/vgapll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718144017552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718144017556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(47) " "Verilog HDL assignment warning at vga.sv(47): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718144017561 "|vga|vgaController:vgaCont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(50) " "Verilog HDL assignment warning at vga.sv(50): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718144017562 "|vga|vgaController:vgaCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718144017568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga.sv(86) " "Verilog HDL assignment warning at vga.sv(86): truncated value with size 32 to match size of target (12)" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718144017569 "|vga|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga.sv(89) " "Verilog HDL assignment warning at vga.sv(89): truncated value with size 32 to match size of target (12)" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718144017570 "|vga|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 vga.sv(105) " "Verilog HDL assignment warning at vga.sv(105): truncated value with size 12 to match size of target (8)" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718144017571 "|vga|videoGen:videoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram videoGen:videoGen\|ram:text_rom " "Elaborating entity \"ram\" for hierarchy \"videoGen:videoGen\|ram:text_rom\"" {  } { { "vga.sv" "text_rom" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718144017591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram videoGen:videoGen\|ram:text_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"videoGen:videoGen\|ram:text_rom\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718144017952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|ram:text_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"videoGen:videoGen\|ram:text_rom\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718144017972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|ram:text_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"videoGen:videoGen\|ram:text_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prueba.mif " "Parameter \"init_file\" = \"prueba.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718144017972 ""}  } { { "ram.v" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718144017972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7go1 " "Found entity 1: altsyncram_7go1" {  } { { "db/altsyncram_7go1.tdf" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/db/altsyncram_7go1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718144018040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718144018040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7go1 videoGen:videoGen\|ram:text_rom\|altsyncram:altsyncram_component\|altsyncram_7go1:auto_generated " "Elaborating entity \"altsyncram_7go1\" for hierarchy \"videoGen:videoGen\|ram:text_rom\|altsyncram:altsyncram_component\|altsyncram_7go1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718144018041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chargenrom videoGen:videoGen\|chargenrom:chargenromb " "Elaborating entity \"chargenrom\" for hierarchy \"videoGen:videoGen\|chargenrom:chargenromb\"" {  } { { "vga.sv" "chargenromb" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718144018054 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "222 0 4095 vga.sv(129) " "Verilog HDL warning at vga.sv(129): number of words (222) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 129 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1718144018060 "|vga|videoGen:videoGen|chargenrom:chargenromb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.data_a 0 vga.sv(125) " "Net \"charrom.data_a\" at vga.sv(125) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718144018111 "|vga|videoGen:videoGen|chargenrom:chargenromb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.waddr_a 0 vga.sv(125) " "Net \"charrom.waddr_a\" at vga.sv(125) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718144018111 "|vga|videoGen:videoGen|chargenrom:chargenromb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.we_a 0 vga.sv(125) " "Net \"charrom.we_a\" at vga.sv(125) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718144018112 "|vga|videoGen:videoGen|chargenrom:chargenromb"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGen:videoGen\|ram:text_rom\|altsyncram:altsyncram_component\|altsyncram_7go1:auto_generated\|q_a\[5\] " "Synthesized away node \"videoGen:videoGen\|ram:text_rom\|altsyncram:altsyncram_component\|altsyncram_7go1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_7go1.tdf" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/db/altsyncram_7go1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/ram.v" 86 0 0 } } { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 103 0 0 } } { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718144018674 "|vga|videoGen:videoGen|ram:text_rom|altsyncram:altsyncram_component|altsyncram_7go1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGen:videoGen\|ram:text_rom\|altsyncram:altsyncram_component\|altsyncram_7go1:auto_generated\|q_a\[6\] " "Synthesized away node \"videoGen:videoGen\|ram:text_rom\|altsyncram:altsyncram_component\|altsyncram_7go1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_7go1.tdf" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/db/altsyncram_7go1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/ram.v" 86 0 0 } } { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 103 0 0 } } { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718144018674 "|vga|videoGen:videoGen|ram:text_rom|altsyncram:altsyncram_component|altsyncram_7go1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGen:videoGen\|ram:text_rom\|altsyncram:altsyncram_component\|altsyncram_7go1:auto_generated\|q_a\[7\] " "Synthesized away node \"videoGen:videoGen\|ram:text_rom\|altsyncram:altsyncram_component\|altsyncram_7go1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_7go1.tdf" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/db/altsyncram_7go1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/ram.v" 86 0 0 } } { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 103 0 0 } } { "vga.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718144018674 "|vga|videoGen:videoGen|ram:text_rom|altsyncram:altsyncram_component|altsyncram_7go1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1718144018674 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1718144018674 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|chargenrom:chargenromb\|charrom " "RAM logic \"videoGen:videoGen\|chargenrom:chargenromb\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/vga.sv" 125 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1718144018764 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1718144018764 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/db/VGA.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/andre/Desktop/TEC/TallerDigital/Other/dbrenes_digital_design_lab_2024/proyecto_final/VGA/db/VGA.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1718144018789 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718144018979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718144019113 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718144019818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718144019818 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vgapll:vgapll\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vgapll:vgapll\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1718144020494 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1718144020494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718144020684 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718144020684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718144020684 ""} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Implemented 5 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718144020684 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1718144020684 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1718144020684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718144020684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718144020696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 16:13:40 2024 " "Processing ended: Tue Jun 11 16:13:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718144020696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718144020696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718144020696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718144020696 ""}
