{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 15:36:18 2024 " "Info: Processing started: Wed Jul 10 15:36:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off kadai46 -c kadai46 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kadai46 -c kadai46 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK1 " "Info: Assuming node \"CLK1\" is an undefined clock" {  } { { "kadai46.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai46.vhd" 6 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK1 register register kadai42:jkff1\|A kadai42:jkff4\|A 450.05 MHz Internal " "Info: Clock \"CLK1\" Internal fmax is restricted to 450.05 MHz between source register \"kadai42:jkff1\|A\" and destination register \"kadai42:jkff4\|A\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.858 ns + Longest register register " "Info: + Longest register to register delay is 0.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns kadai42:jkff1\|A 1 REG LCFF_X28_Y8_N17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y8_N17; Fanout = 11; REG Node = 'kadai42:jkff1\|A'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { kadai42:jkff1|A } "NODE_NAME" } } { "kadai42.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai42.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.438 ns) 0.774 ns kadai42:jkff4\|A~26 2 COMB LCCOMB_X28_Y8_N6 1 " "Info: 2: + IC(0.336 ns) + CELL(0.438 ns) = 0.774 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 1; COMB Node = 'kadai42:jkff4\|A~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { kadai42:jkff1|A kadai42:jkff4|A~26 } "NODE_NAME" } } { "kadai42.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai42.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.858 ns kadai42:jkff4\|A 3 REG LCFF_X28_Y8_N7 8 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.858 ns; Loc. = LCFF_X28_Y8_N7; Fanout = 8; REG Node = 'kadai42:jkff4\|A'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { kadai42:jkff4|A~26 kadai42:jkff4|A } "NODE_NAME" } } { "kadai42.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai42.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 60.84 % ) " "Info: Total cell delay = 0.522 ns ( 60.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.336 ns ( 39.16 % ) " "Info: Total interconnect delay = 0.336 ns ( 39.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { kadai42:jkff1|A kadai42:jkff4|A~26 kadai42:jkff4|A } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.858 ns" { kadai42:jkff1|A {} kadai42:jkff4|A~26 {} kadai42:jkff4|A {} } { 0.000ns 0.336ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 destination 3.790 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK1\" to destination register is 3.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK1 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "kadai46.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai46.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.391 ns) + CELL(0.537 ns) 3.790 ns kadai42:jkff4\|A 2 REG LCFF_X28_Y8_N7 8 " "Info: 2: + IC(2.391 ns) + CELL(0.537 ns) = 3.790 ns; Loc. = LCFF_X28_Y8_N7; Fanout = 8; REG Node = 'kadai42:jkff4\|A'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { CLK1 kadai42:jkff4|A } "NODE_NAME" } } { "kadai42.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai42.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 36.91 % ) " "Info: Total cell delay = 1.399 ns ( 36.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.391 ns ( 63.09 % ) " "Info: Total interconnect delay = 2.391 ns ( 63.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { CLK1 kadai42:jkff4|A } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.790 ns" { CLK1 {} CLK1~combout {} kadai42:jkff4|A {} } { 0.000ns 0.000ns 2.391ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 source 3.790 ns - Longest register " "Info: - Longest clock path from clock \"CLK1\" to source register is 3.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK1 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "kadai46.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai46.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.391 ns) + CELL(0.537 ns) 3.790 ns kadai42:jkff1\|A 2 REG LCFF_X28_Y8_N17 11 " "Info: 2: + IC(2.391 ns) + CELL(0.537 ns) = 3.790 ns; Loc. = LCFF_X28_Y8_N17; Fanout = 11; REG Node = 'kadai42:jkff1\|A'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { CLK1 kadai42:jkff1|A } "NODE_NAME" } } { "kadai42.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai42.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 36.91 % ) " "Info: Total cell delay = 1.399 ns ( 36.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.391 ns ( 63.09 % ) " "Info: Total interconnect delay = 2.391 ns ( 63.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { CLK1 kadai42:jkff1|A } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.790 ns" { CLK1 {} CLK1~combout {} kadai42:jkff1|A {} } { 0.000ns 0.000ns 2.391ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { CLK1 kadai42:jkff4|A } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.790 ns" { CLK1 {} CLK1~combout {} kadai42:jkff4|A {} } { 0.000ns 0.000ns 2.391ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { CLK1 kadai42:jkff1|A } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.790 ns" { CLK1 {} CLK1~combout {} kadai42:jkff1|A {} } { 0.000ns 0.000ns 2.391ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "kadai42.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai42.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "kadai42.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai42.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { kadai42:jkff1|A kadai42:jkff4|A~26 kadai42:jkff4|A } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.858 ns" { kadai42:jkff1|A {} kadai42:jkff4|A~26 {} kadai42:jkff4|A {} } { 0.000ns 0.336ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { CLK1 kadai42:jkff4|A } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.790 ns" { CLK1 {} CLK1~combout {} kadai42:jkff4|A {} } { 0.000ns 0.000ns 2.391ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { CLK1 kadai42:jkff1|A } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.790 ns" { CLK1 {} CLK1~combout {} kadai42:jkff1|A {} } { 0.000ns 0.000ns 2.391ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { kadai42:jkff4|A } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { kadai42:jkff4|A {} } {  } {  } "" } } { "kadai42.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai42.vhd" 17 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK1 Z1\[2\] kadai42:jkff2\|A 9.252 ns register " "Info: tco from clock \"CLK1\" to destination pin \"Z1\[2\]\" through register \"kadai42:jkff2\|A\" is 9.252 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1 source 3.790 ns + Longest register " "Info: + Longest clock path from clock \"CLK1\" to source register is 3.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK1 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1 } "NODE_NAME" } } { "kadai46.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai46.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.391 ns) + CELL(0.537 ns) 3.790 ns kadai42:jkff2\|A 2 REG LCFF_X28_Y8_N27 10 " "Info: 2: + IC(2.391 ns) + CELL(0.537 ns) = 3.790 ns; Loc. = LCFF_X28_Y8_N27; Fanout = 10; REG Node = 'kadai42:jkff2\|A'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { CLK1 kadai42:jkff2|A } "NODE_NAME" } } { "kadai42.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai42.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 36.91 % ) " "Info: Total cell delay = 1.399 ns ( 36.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.391 ns ( 63.09 % ) " "Info: Total interconnect delay = 2.391 ns ( 63.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { CLK1 kadai42:jkff2|A } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.790 ns" { CLK1 {} CLK1~combout {} kadai42:jkff2|A {} } { 0.000ns 0.000ns 2.391ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "kadai42.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai42.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.212 ns + Longest register pin " "Info: + Longest register to pin delay is 5.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns kadai42:jkff2\|A 1 REG LCFF_X28_Y8_N27 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y8_N27; Fanout = 10; REG Node = 'kadai42:jkff2\|A'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { kadai42:jkff2|A } "NODE_NAME" } } { "kadai42.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai42.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.416 ns) 1.210 ns segment:seg1\|Mux4~13 2 COMB LCCOMB_X28_Y8_N12 1 " "Info: 2: + IC(0.794 ns) + CELL(0.416 ns) = 1.210 ns; Loc. = LCCOMB_X28_Y8_N12; Fanout = 1; COMB Node = 'segment:seg1\|Mux4~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { kadai42:jkff2|A segment:seg1|Mux4~13 } "NODE_NAME" } } { "segment.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/segment.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(2.778 ns) 5.212 ns Z1\[2\] 3 PIN PIN_AC12 0 " "Info: 3: + IC(1.224 ns) + CELL(2.778 ns) = 5.212 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'Z1\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.002 ns" { segment:seg1|Mux4~13 Z1[2] } "NODE_NAME" } } { "kadai46.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai4-6/kadai46.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.194 ns ( 61.28 % ) " "Info: Total cell delay = 3.194 ns ( 61.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.018 ns ( 38.72 % ) " "Info: Total interconnect delay = 2.018 ns ( 38.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.212 ns" { kadai42:jkff2|A segment:seg1|Mux4~13 Z1[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.212 ns" { kadai42:jkff2|A {} segment:seg1|Mux4~13 {} Z1[2] {} } { 0.000ns 0.794ns 1.224ns } { 0.000ns 0.416ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { CLK1 kadai42:jkff2|A } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.790 ns" { CLK1 {} CLK1~combout {} kadai42:jkff2|A {} } { 0.000ns 0.000ns 2.391ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.212 ns" { kadai42:jkff2|A segment:seg1|Mux4~13 Z1[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.212 ns" { kadai42:jkff2|A {} segment:seg1|Mux4~13 {} Z1[2] {} } { 0.000ns 0.794ns 1.224ns } { 0.000ns 0.416ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 15:36:19 2024 " "Info: Processing ended: Wed Jul 10 15:36:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
