{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731699962858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731699962859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 16:46:02 2024 " "Processing started: Fri Nov 15 16:46:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731699962859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699962859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_sistema_completo -c test_sistema_completo " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_sistema_completo -c test_sistema_completo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699962859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731699963091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731699963091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/uart_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699968005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/UART_RX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968278 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/UART_RX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699968278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sistema_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_sistema_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_sistema_completo " "Found entity 1: test_sistema_completo" {  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699968279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram.v(11) " "Verilog HDL information at ram.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ram.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/ram.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731699968280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699968280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programador-rtl " "Found design unit 1: programador-rtl" {  } { { "programador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/programador.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968282 ""} { "Info" "ISGN_ENTITY_NAME" "1 programador " "Found entity 1: programador" {  } { { "programador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/programador.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699968282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histograma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file histograma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Histograma-rtl " "Found design unit 1: Histograma-rtl" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968283 ""} { "Info" "ISGN_ENTITY_NAME" "1 Histograma " "Found entity 1: Histograma" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699968283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arch " "Found design unit 1: divisor-arch" {  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968284 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699968284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_control-arch " "Found design unit 1: decod_control-arch" {  } { { "decod_control.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/decod_control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968286 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod_control " "Found entity 1: decod_control" {  } { { "decod_control.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/decod_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699968286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordinador_mod_tes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coordinador_mod_tes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coordinador_mod_tes-rtl " "Found design unit 1: coordinador_mod_tes-rtl" {  } { { "coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/coordinador_mod_tes.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968287 ""} { "Info" "ISGN_ENTITY_NAME" "1 coordinador_mod_tes " "Found entity 1: coordinador_mod_tes" {  } { { "coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/coordinador_mod_tes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699968287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-rtl " "Found design unit 1: controlador-rtl" {  } { { "controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/controlador.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968289 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/controlador.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699968289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "captura_pixeles.vhd 2 1 " "Found 2 design units, including 1 entities, in source file captura_pixeles.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 captura_pixeles-arch " "Found design unit 1: captura_pixeles-arch" {  } { { "captura_pixeles.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/captura_pixeles.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968290 ""} { "Info" "ISGN_ENTITY_NAME" "1 captura_pixeles " "Found entity 1: captura_pixeles" {  } { { "captura_pixeles.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/captura_pixeles.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699968290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "algo_3_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file algo_3_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 algo_3_final-rtl " "Found design unit 1: algo_3_final-rtl" {  } { { "algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/algo_3_final.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968292 ""} { "Info" "ISGN_ENTITY_NAME" "1 algo_3_final " "Found entity 1: algo_3_final" {  } { { "algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/algo_3_final.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699968292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699968292 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(42) " "Verilog HDL Parameter Declaration warning at uart_tx.v(42): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/uart_tx.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731699968295 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_sistema_completo " "Elaborating entity \"test_sistema_completo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731699968341 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "pin_name2 " "Found inconsistent dimensions for element \"pin_name2\"" {  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 768 1096 1293 784 "pin_name2\[13..0\]" "" } { 632 -528 -360 648 "pin_name2" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731699968344 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "pin_name3 " "Found inconsistent dimensions for element \"pin_name3\"" {  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 800 1136 1327 816 "pin_name3\[5..0\]" "" } { 648 -528 -360 664 "pin_name3" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731699968344 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pin_name2 " "Converted elements in bus name \"pin_name2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pin_name2\[13..0\] pin_name213..0 " "Converted element name(s) from \"pin_name2\[13..0\]\" to \"pin_name213..0\"" {  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 768 1096 1293 784 "pin_name2\[13..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731699968344 ""}  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 768 1096 1293 784 "pin_name2\[13..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1731699968344 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pin_name3 " "Converted elements in bus name \"pin_name3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pin_name3\[5..0\] pin_name35..0 " "Converted element name(s) from \"pin_name3\[5..0\]\" to \"pin_name35..0\"" {  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 800 1136 1327 816 "pin_name3\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731699968344 ""}  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 800 1136 1327 816 "pin_name3\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1731699968344 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin_name2 " "Pin \"pin_name2\" not connected" {  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 632 -528 -360 648 "pin_name2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1731699968345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst7 " "Elaborating entity \"ram\" for hierarchy \"ram:inst7\"" {  } { { "test_sistema_completo.bdf" "inst7" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 576 736 1016 688 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731699968349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Histograma Histograma:inst1 " "Elaborating entity \"Histograma\" for hierarchy \"Histograma:inst1\"" {  } { { "test_sistema_completo.bdf" "inst1" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 576 264 520 752 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731699968350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "algo_3_final algo_3_final:inst2 " "Elaborating entity \"algo_3_final\" for hierarchy \"algo_3_final:inst2\"" {  } { { "test_sistema_completo.bdf" "inst2" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 0 256 568 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731699968363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst6 " "Elaborating entity \"ram\" for hierarchy \"ram:inst6\"" {  } { { "test_sistema_completo.bdf" "inst6" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 376 736 1016 488 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731699968366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst5 " "Elaborating entity \"ram\" for hierarchy \"ram:inst5\"" {  } { { "test_sistema_completo.bdf" "inst5" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 192 736 1016 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731699968366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst4 " "Elaborating entity \"ram\" for hierarchy \"ram:inst4\"" {  } { { "test_sistema_completo.bdf" "inst4" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 0 736 1016 112 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731699968367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "captura_pixeles captura_pixeles:inst3 " "Elaborating entity \"captura_pixeles\" for hierarchy \"captura_pixeles:inst3\"" {  } { { "test_sistema_completo.bdf" "inst3" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 48 -152 72 192 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731699968368 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[13\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[13\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[12\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[12\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[11\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[11\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[10\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[10\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[9\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[9\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[8\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[8\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[7\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[7\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[6\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[6\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[5\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[5\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[4\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[4\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[3\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[3\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[2\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[2\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[1\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[1\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[0\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[0\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[9\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[9\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[8\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[8\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[7\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[7\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[6\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[6\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[5\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[5\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[4\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[4\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[3\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[3\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[2\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[2\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[1\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[1\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[0\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[0\]\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|r_w_hist " "Converted tri-state buffer \"Histograma:inst1\|r_w_hist\" feeding internal logic into a wire" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731699968655 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1731699968655 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731699969031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731699969031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731699969031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731699969031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731699969031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731699969031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731699969031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731699969031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731699969031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731699969031 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731699969031 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1731699969031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst7\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram:inst7\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731699969066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst7\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram:inst7\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731699969066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731699969066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731699969066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731699969066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731699969066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731699969066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731699969066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731699969066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731699969066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731699969066 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731699969066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699969095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699969095 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/Histograma.vhd" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1731699969213 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1731699969214 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731699969361 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "138 " "138 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731699969640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/output_files/test_sistema_completo.map.smsg " "Generated suppressed messages file C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/output_files/test_sistema_completo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699969680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731699969763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731699969763 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name2 " "No output dependent on input pin \"pin_name2\"" {  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 632 -528 -360 648 "pin_name2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731699969826 "|test_sistema_completo|pin_name2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name30 " "No output dependent on input pin \"pin_name30\"" {  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 800 1136 1327 816 "pin_name30" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731699969826 "|test_sistema_completo|pin_name30"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731699969826 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "994 " "Implemented 994 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731699969826 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731699969826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "907 " "Implemented 907 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731699969826 ""} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Implemented 14 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731699969826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731699969826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731699969843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 16:46:09 2024 " "Processing ended: Fri Nov 15 16:46:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731699969843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731699969843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731699969843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731699969843 ""}
