Classic Timing Analyzer report for ProjetoCPU
Fri Oct 18 09:05:59 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                           ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 16.261 ns                        ; Controle:inst4|ALUControl[0]   ; S[30]                           ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 74.93 MHz ( period = 13.346 ns ) ; LS:inst14|LSOut[30]            ; Banco_reg:Reg_Control|Reg15[30] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:B_Control|Saida[7] ; SS:inst15|toWriteData[7]        ; clk        ; clk      ; 184          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                ;                                 ;            ;          ; 184          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                         ; To                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 74.93 MHz ( period = 13.346 ns )                    ; LS:inst14|LSOut[30]          ; Banco_reg:Reg_Control|Reg15[30]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.943 ns                ;
; N/A                                     ; 75.20 MHz ( period = 13.298 ns )                    ; SS:inst15|toWriteData[3]     ; Memoria:MemCtrl|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg3            ; clk        ; clk      ; None                        ; None                      ; 1.295 ns                ;
; N/A                                     ; 75.28 MHz ( period = 13.284 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg24[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 76.76 MHz ( period = 13.028 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg0[24]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.788 ns                ;
; N/A                                     ; 76.99 MHz ( period = 12.988 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg14[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.784 ns                ;
; N/A                                     ; 77.15 MHz ( period = 12.962 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg12[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.764 ns                ;
; N/A                                     ; 77.16 MHz ( period = 12.960 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg30[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 77.34 MHz ( period = 12.930 ns )                    ; SS:inst15|toWriteData[1]     ; Memoria:MemCtrl|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg1            ; clk        ; clk      ; None                        ; None                      ; 1.125 ns                ;
; N/A                                     ; 77.44 MHz ( period = 12.914 ns )                    ; SS:inst15|toWriteData[12]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; 77.45 MHz ( period = 12.912 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg11[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.730 ns                ;
; N/A                                     ; 77.45 MHz ( period = 12.912 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg19[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.737 ns                ;
; N/A                                     ; 77.76 MHz ( period = 12.860 ns )                    ; SS:inst15|toWriteData[11]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk        ; clk      ; None                        ; None                      ; 1.074 ns                ;
; N/A                                     ; 77.86 MHz ( period = 12.844 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg15[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.706 ns                ;
; N/A                                     ; 77.86 MHz ( period = 12.844 ns )                    ; LS:inst14|LSOut[30]          ; Banco_reg:Reg_Control|Reg30[30]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 77.92 MHz ( period = 12.834 ns )                    ; SS:inst15|toWriteData[2]     ; Memoria:MemCtrl|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg2            ; clk        ; clk      ; None                        ; None                      ; 1.056 ns                ;
; N/A                                     ; 77.95 MHz ( period = 12.828 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg31[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.724 ns                ;
; N/A                                     ; 77.99 MHz ( period = 12.822 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg31[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.691 ns                ;
; N/A                                     ; 78.06 MHz ( period = 12.810 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg27[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.685 ns                ;
; N/A                                     ; 78.39 MHz ( period = 12.756 ns )                    ; SS:inst15|toWriteData[0]     ; Memoria:MemCtrl|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg0            ; clk        ; clk      ; None                        ; None                      ; 1.037 ns                ;
; N/A                                     ; 78.47 MHz ( period = 12.744 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg12[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.654 ns                ;
; N/A                                     ; 78.55 MHz ( period = 12.730 ns )                    ; SS:inst15|toWriteData[4]     ; Memoria:MemCtrl|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg4            ; clk        ; clk      ; None                        ; None                      ; 1.011 ns                ;
; N/A                                     ; 78.58 MHz ( period = 12.726 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg19[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.643 ns                ;
; N/A                                     ; 78.79 MHz ( period = 12.692 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg8[26]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.619 ns                ;
; N/A                                     ; 78.96 MHz ( period = 12.664 ns )                    ; SS:inst15|toWriteData[9]     ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk        ; clk      ; None                        ; None                      ; 0.979 ns                ;
; N/A                                     ; 79.00 MHz ( period = 12.658 ns )                    ; SS:inst15|toWriteData[23]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk        ; clk      ; None                        ; None                      ; 0.978 ns                ;
; N/A                                     ; 79.10 MHz ( period = 12.642 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg11[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.619 ns                ;
; N/A                                     ; 79.16 MHz ( period = 12.632 ns )                    ; LS:inst14|LSOut[30]          ; Banco_reg:Reg_Control|Reg3[30]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.575 ns                ;
; N/A                                     ; 79.19 MHz ( period = 12.628 ns )                    ; SS:inst15|toWriteData[22]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk        ; clk      ; None                        ; None                      ; 0.945 ns                ;
; N/A                                     ; 79.28 MHz ( period = 12.614 ns )                    ; SS:inst15|toWriteData[5]     ; Memoria:MemCtrl|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg5            ; clk        ; clk      ; None                        ; None                      ; 0.980 ns                ;
; N/A                                     ; 79.30 MHz ( period = 12.610 ns )                    ; SS:inst15|toWriteData[21]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk        ; clk      ; None                        ; None                      ; 0.964 ns                ;
; N/A                                     ; 79.30 MHz ( period = 12.610 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg13[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.575 ns                ;
; N/A                                     ; 79.37 MHz ( period = 12.600 ns )                    ; SS:inst15|toWriteData[18]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk        ; clk      ; None                        ; None                      ; 0.957 ns                ;
; N/A                                     ; 79.37 MHz ( period = 12.600 ns )                    ; SS:inst15|toWriteData[8]     ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk        ; clk      ; None                        ; None                      ; 0.961 ns                ;
; N/A                                     ; 79.45 MHz ( period = 12.586 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg13[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 79.48 MHz ( period = 12.582 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg9[24]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; 79.49 MHz ( period = 12.580 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg30[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; 79.54 MHz ( period = 12.572 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg17[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.555 ns                ;
; N/A                                     ; 79.55 MHz ( period = 12.570 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg6[24]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.578 ns                ;
; N/A                                     ; 79.55 MHz ( period = 12.570 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg23[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.554 ns                ;
; N/A                                     ; 79.61 MHz ( period = 12.562 ns )                    ; SS:inst15|toWriteData[16]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk        ; clk      ; None                        ; None                      ; 0.937 ns                ;
; N/A                                     ; 79.68 MHz ( period = 12.550 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg21[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.544 ns                ;
; N/A                                     ; 79.71 MHz ( period = 12.546 ns )                    ; SS:inst15|toWriteData[6]     ; Memoria:MemCtrl|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg6            ; clk        ; clk      ; None                        ; None                      ; 0.911 ns                ;
; N/A                                     ; 79.72 MHz ( period = 12.544 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg17[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.546 ns                ;
; N/A                                     ; 79.73 MHz ( period = 12.542 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg21[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.545 ns                ;
; N/A                                     ; 79.76 MHz ( period = 12.538 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg16[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A                                     ; 79.78 MHz ( period = 12.534 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg9[23]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; 79.81 MHz ( period = 12.530 ns )                    ; SS:inst15|toWriteData[14]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk        ; clk      ; None                        ; None                      ; 0.918 ns                ;
; N/A                                     ; 79.85 MHz ( period = 12.524 ns )                    ; LS:inst14|LSOut[6]           ; Banco_reg:Reg_Control|Reg7[6]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 79.88 MHz ( period = 12.518 ns )                    ; LS:inst14|LSOut[0]           ; Banco_reg:Reg_Control|Reg7[0]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.548 ns                ;
; N/A                                     ; 79.90 MHz ( period = 12.516 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg2[24]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 79.91 MHz ( period = 12.514 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg30[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.524 ns                ;
; N/A                                     ; 79.92 MHz ( period = 12.512 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg8[24]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.530 ns                ;
; N/A                                     ; 79.94 MHz ( period = 12.510 ns )                    ; SS:inst15|toWriteData[19]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk        ; clk      ; None                        ; None                      ; 0.902 ns                ;
; N/A                                     ; 79.95 MHz ( period = 12.508 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg19[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.574 ns                ;
; N/A                                     ; 79.95 MHz ( period = 12.508 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg18[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.523 ns                ;
; N/A                                     ; 79.96 MHz ( period = 12.506 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg18[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; 79.96 MHz ( period = 12.506 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg2[23]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.522 ns                ;
; N/A                                     ; 80.01 MHz ( period = 12.498 ns )                    ; SS:inst15|toWriteData[7]     ; Memoria:MemCtrl|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg7            ; clk        ; clk      ; None                        ; None                      ; 0.930 ns                ;
; N/A                                     ; 80.03 MHz ( period = 12.496 ns )                    ; SS:inst15|toWriteData[15]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk        ; clk      ; None                        ; None                      ; 0.908 ns                ;
; N/A                                     ; 80.10 MHz ( period = 12.484 ns )                    ; SS:inst15|toWriteData[28]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 0.907 ns                ;
; N/A                                     ; 80.13 MHz ( period = 12.480 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg3[23]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.518 ns                ;
; N/A                                     ; 80.15 MHz ( period = 12.476 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg11[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.513 ns                ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg25[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.521 ns                ;
; N/A                                     ; 80.18 MHz ( period = 12.472 ns )                    ; SS:inst15|toWriteData[20]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk        ; clk      ; None                        ; None                      ; 0.881 ns                ;
; N/A                                     ; 80.21 MHz ( period = 12.468 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg25[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.494 ns                ;
; N/A                                     ; 80.24 MHz ( period = 12.462 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg29[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.515 ns                ;
; N/A                                     ; 80.26 MHz ( period = 12.460 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg29[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.494 ns                ;
; N/A                                     ; 80.32 MHz ( period = 12.450 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg23[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.501 ns                ;
; N/A                                     ; 80.35 MHz ( period = 12.446 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg7[23]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.504 ns                ;
; N/A                                     ; 80.37 MHz ( period = 12.442 ns )                    ; SS:inst15|toWriteData[29]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 0.901 ns                ;
; N/A                                     ; 80.40 MHz ( period = 12.438 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg30[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.513 ns                ;
; N/A                                     ; 80.54 MHz ( period = 12.416 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg15[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.489 ns                ;
; N/A                                     ; 80.61 MHz ( period = 12.406 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg28[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg11[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.481 ns                ;
; N/A                                     ; 80.78 MHz ( period = 12.380 ns )                    ; SS:inst15|toWriteData[10]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk        ; clk      ; None                        ; None                      ; 0.833 ns                ;
; N/A                                     ; 80.78 MHz ( period = 12.380 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg10[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.480 ns                ;
; N/A                                     ; 80.80 MHz ( period = 12.376 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg3[24]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.465 ns                ;
; N/A                                     ; 80.88 MHz ( period = 12.364 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg20[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.470 ns                ;
; N/A                                     ; 80.91 MHz ( period = 12.360 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg7[24]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.460 ns                ;
; N/A                                     ; 81.01 MHz ( period = 12.344 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg16[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.460 ns                ;
; N/A                                     ; 81.08 MHz ( period = 12.334 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg26[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.456 ns                ;
; N/A                                     ; 81.09 MHz ( period = 12.332 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg10[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.455 ns                ;
; N/A                                     ; 81.10 MHz ( period = 12.330 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg26[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.469 ns                ;
; N/A                                     ; 81.14 MHz ( period = 12.324 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg18[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.466 ns                ;
; N/A                                     ; 81.20 MHz ( period = 12.316 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg2[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.462 ns                ;
; N/A                                     ; 81.21 MHz ( period = 12.314 ns )                    ; LS:inst14|LSOut[7]           ; Banco_reg:Reg_Control|Reg7[7]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.450 ns                ;
; N/A                                     ; 81.22 MHz ( period = 12.312 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg13[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.428 ns                ;
; N/A                                     ; 81.26 MHz ( period = 12.306 ns )                    ; SS:inst15|toWriteData[13]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk        ; clk      ; None                        ; None                      ; 0.812 ns                ;
; N/A                                     ; 81.29 MHz ( period = 12.302 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg6[26]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.423 ns                ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg22[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 81.39 MHz ( period = 12.286 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg5[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.439 ns                ;
; N/A                                     ; 81.42 MHz ( period = 12.282 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg7[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.437 ns                ;
; N/A                                     ; 81.43 MHz ( period = 12.280 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg1[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.436 ns                ;
; N/A                                     ; 81.50 MHz ( period = 12.270 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg25[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; 81.54 MHz ( period = 12.264 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg22[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.419 ns                ;
; N/A                                     ; 81.55 MHz ( period = 12.262 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg20[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.418 ns                ;
; N/A                                     ; 81.57 MHz ( period = 12.260 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg9[26]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.403 ns                ;
; N/A                                     ; 81.58 MHz ( period = 12.258 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg29[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; 81.61 MHz ( period = 12.254 ns )                    ; LS:inst14|LSOut[7]           ; Banco_reg:Reg_Control|Reg10[7]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; 81.67 MHz ( period = 12.244 ns )                    ; LS:inst14|LSOut[6]           ; Banco_reg:Reg_Control|Reg24[6]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.399 ns                ;
; N/A                                     ; 81.71 MHz ( period = 12.238 ns )                    ; LS:inst14|LSOut[7]           ; Banco_reg:Reg_Control|Reg24[7]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.416 ns                ;
; N/A                                     ; 81.87 MHz ( period = 12.214 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg21[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.359 ns                ;
; N/A                                     ; 81.90 MHz ( period = 12.210 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg17[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.357 ns                ;
; N/A                                     ; 81.90 MHz ( period = 12.210 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg10[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.408 ns                ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg2[26]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; 81.98 MHz ( period = 12.198 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg28[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.372 ns                ;
; N/A                                     ; 81.99 MHz ( period = 12.196 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg5[24]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; 82.01 MHz ( period = 12.194 ns )                    ; LS:inst14|LSOut[20]          ; Banco_reg:Reg_Control|Reg20[20]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.379 ns                ;
; N/A                                     ; 82.02 MHz ( period = 12.192 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg1[24]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.386 ns                ;
; N/A                                     ; 82.02 MHz ( period = 12.192 ns )                    ; LS:inst14|LSOut[20]          ; Banco_reg:Reg_Control|Reg28[20]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 82.03 MHz ( period = 12.190 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg3[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.421 ns                ;
; N/A                                     ; 82.03 MHz ( period = 12.190 ns )                    ; LS:inst14|LSOut[20]          ; Banco_reg:Reg_Control|Reg4[20]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.377 ns                ;
; N/A                                     ; 82.07 MHz ( period = 12.184 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg18[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; 82.16 MHz ( period = 12.172 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg23[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; 82.16 MHz ( period = 12.172 ns )                    ; LS:inst14|LSOut[30]          ; Banco_reg:Reg_Control|Reg14[30]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.344 ns                ;
; N/A                                     ; 82.17 MHz ( period = 12.170 ns )                    ; LS:inst14|LSOut[30]          ; Banco_reg:Reg_Control|Reg6[30]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 82.20 MHz ( period = 12.166 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg25[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; 82.24 MHz ( period = 12.160 ns )                    ; LS:inst14|LSOut[25]          ; Banco_reg:Reg_Control|Reg23[25]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.344 ns                ;
; N/A                                     ; 82.25 MHz ( period = 12.158 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg22[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.367 ns                ;
; N/A                                     ; 82.25 MHz ( period = 12.158 ns )                    ; LS:inst14|LSOut[30]          ; Banco_reg:Reg_Control|Reg22[30]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.337 ns                ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg20[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.365 ns                ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg17[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.397 ns                ;
; N/A                                     ; 82.29 MHz ( period = 12.152 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg21[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.396 ns                ;
; N/A                                     ; 82.32 MHz ( period = 12.148 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg10[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 82.33 MHz ( period = 12.146 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg26[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; 82.35 MHz ( period = 12.144 ns )                    ; SS:inst15|toWriteData[25]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 0.733 ns                ;
; N/A                                     ; 82.39 MHz ( period = 12.138 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg4[24]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 82.40 MHz ( period = 12.136 ns )                    ; SS:inst15|toWriteData[30]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A                                     ; 82.49 MHz ( period = 12.122 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg14[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.332 ns                ;
; N/A                                     ; 82.51 MHz ( period = 12.120 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg12[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.382 ns                ;
; N/A                                     ; 82.52 MHz ( period = 12.118 ns )                    ; LS:inst14|LSOut[30]          ; Banco_reg:Reg_Control|Reg31[30]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.319 ns                ;
; N/A                                     ; 82.54 MHz ( period = 12.116 ns )                    ; LS:inst14|LSOut[30]          ; Banco_reg:Reg_Control|Reg27[30]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.318 ns                ;
; N/A                                     ; 82.66 MHz ( period = 12.098 ns )                    ; SS:inst15|toWriteData[31]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 0.729 ns                ;
; N/A                                     ; 82.70 MHz ( period = 12.092 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg31[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.331 ns                ;
; N/A                                     ; 82.71 MHz ( period = 12.090 ns )                    ; LS:inst14|LSOut[24]          ; Banco_reg:Reg_Control|Reg27[24]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.330 ns                ;
; N/A                                     ; 82.80 MHz ( period = 12.078 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg14[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.330 ns                ;
; N/A                                     ; 82.82 MHz ( period = 12.074 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg27[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; 82.84 MHz ( period = 12.072 ns )                    ; LS:inst14|LSOut[20]          ; Banco_reg:Reg_Control|Reg25[20]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.325 ns                ;
; N/A                                     ; 82.88 MHz ( period = 12.066 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg8[23]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.308 ns                ;
; N/A                                     ; 82.90 MHz ( period = 12.062 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg3[26]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.307 ns                ;
; N/A                                     ; 83.07 MHz ( period = 12.038 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg5[23]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.310 ns                ;
; N/A                                     ; 83.10 MHz ( period = 12.034 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg16[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.336 ns                ;
; N/A                                     ; 83.10 MHz ( period = 12.034 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg4[23]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.305 ns                ;
; N/A                                     ; 83.11 MHz ( period = 12.032 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg12[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.304 ns                ;
; N/A                                     ; 83.13 MHz ( period = 12.030 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg0[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.334 ns                ;
; N/A                                     ; 83.13 MHz ( period = 12.030 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg6[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.334 ns                ;
; N/A                                     ; 83.14 MHz ( period = 12.028 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg1[23]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.305 ns                ;
; N/A                                     ; 83.19 MHz ( period = 12.020 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg22[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; 83.21 MHz ( period = 12.018 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg28[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; 83.22 MHz ( period = 12.016 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg4[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.319 ns                ;
; N/A                                     ; 83.24 MHz ( period = 12.014 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg23[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.318 ns                ;
; N/A                                     ; 83.39 MHz ( period = 11.992 ns )                    ; LS:inst14|LSOut[30]          ; Banco_reg:Reg_Control|Reg23[30]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 83.39 MHz ( period = 11.992 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg14[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.314 ns                ;
; N/A                                     ; 83.43 MHz ( period = 11.986 ns )                    ; LS:inst14|LSOut[7]           ; Banco_reg:Reg_Control|Reg30[7]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.313 ns                ;
; N/A                                     ; 83.46 MHz ( period = 11.982 ns )                    ; SS:inst15|toWriteData[24]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 0.682 ns                ;
; N/A                                     ; 83.46 MHz ( period = 11.982 ns )                    ; LS:inst14|LSOut[7]           ; Banco_reg:Reg_Control|Reg29[7]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.307 ns                ;
; N/A                                     ; 83.47 MHz ( period = 11.980 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg0[23]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 83.54 MHz ( period = 11.970 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg16[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.249 ns                ;
; N/A                                     ; 83.65 MHz ( period = 11.954 ns )                    ; SS:inst15|toWriteData[17]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk        ; clk      ; None                        ; None                      ; 0.637 ns                ;
; N/A                                     ; 83.70 MHz ( period = 11.948 ns )                    ; LS:inst14|LSOut[20]          ; Banco_reg:Reg_Control|Reg7[20]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 83.78 MHz ( period = 11.936 ns )                    ; LS:inst14|LSOut[7]           ; Banco_reg:Reg_Control|Reg28[7]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.282 ns                ;
; N/A                                     ; 83.86 MHz ( period = 11.924 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg19[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.244 ns                ;
; N/A                                     ; 83.89 MHz ( period = 11.920 ns )                    ; SS:inst15|toWriteData[26]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 0.631 ns                ;
; N/A                                     ; 83.89 MHz ( period = 11.920 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg26[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.224 ns                ;
; N/A                                     ; 84.03 MHz ( period = 11.900 ns )                    ; SS:inst15|toWriteData[27]    ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 0.621 ns                ;
; N/A                                     ; 84.10 MHz ( period = 11.890 ns )                    ; LS:inst14|LSOut[16]          ; Banco_reg:Reg_Control|Reg8[16]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.230 ns                ;
; N/A                                     ; 84.19 MHz ( period = 11.878 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg15[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.224 ns                ;
; N/A                                     ; 84.22 MHz ( period = 11.874 ns )                    ; LS:inst14|LSOut[20]          ; Banco_reg:Reg_Control|Reg27[20]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.226 ns                ;
; N/A                                     ; 84.30 MHz ( period = 11.862 ns )                    ; LS:inst14|LSOut[20]          ; Banco_reg:Reg_Control|Reg31[20]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 84.32 MHz ( period = 11.860 ns )                    ; LS:inst14|LSOut[7]           ; Banco_reg:Reg_Control|Reg5[7]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.249 ns                ;
; N/A                                     ; 84.35 MHz ( period = 11.856 ns )                    ; LS:inst14|LSOut[7]           ; Banco_reg:Reg_Control|Reg1[7]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.247 ns                ;
; N/A                                     ; 84.43 MHz ( period = 11.844 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg29[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; 84.63 MHz ( period = 11.816 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg1[26]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; 84.65 MHz ( period = 11.814 ns )                    ; LS:inst14|LSOut[31]          ; Banco_reg:Reg_Control|Reg17[31]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A                                     ; 84.73 MHz ( period = 11.802 ns )                    ; LS:inst14|LSOut[21]          ; Banco_reg:Reg_Control|Reg11[21]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.181 ns                ;
; N/A                                     ; 84.73 MHz ( period = 11.802 ns )                    ; LS:inst14|LSOut[22]          ; Banco_reg:Reg_Control|Reg11[22]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.168 ns                ;
; N/A                                     ; 84.96 MHz ( period = 11.770 ns )                    ; LS:inst14|LSOut[31]          ; Banco_reg:Reg_Control|Reg25[31]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.171 ns                ;
; N/A                                     ; 84.98 MHz ( period = 11.768 ns )                    ; LS:inst14|LSOut[31]          ; Banco_reg:Reg_Control|Reg1[31]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.165 ns                ;
; N/A                                     ; 85.06 MHz ( period = 11.756 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg0[26]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.151 ns                ;
; N/A                                     ; 85.09 MHz ( period = 11.752 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg4[26]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; 85.09 MHz ( period = 11.752 ns )                    ; LS:inst14|LSOut[30]          ; Banco_reg:Reg_Control|Reg7[30]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.122 ns                ;
; N/A                                     ; 85.11 MHz ( period = 11.749 ns )                    ; Controle:inst4|ALUControl[0] ; Banco_reg:Reg_Control|Reg7[0]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.535 ns               ;
; N/A                                     ; 85.12 MHz ( period = 11.748 ns )                    ; LS:inst14|LSOut[23]          ; Banco_reg:Reg_Control|Reg31[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.160 ns                ;
; N/A                                     ; 85.14 MHz ( period = 11.746 ns )                    ; LS:inst14|LSOut[30]          ; Banco_reg:Reg_Control|Reg5[30]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.125 ns                ;
; N/A                                     ; 85.15 MHz ( period = 11.744 ns )                    ; LS:inst14|LSOut[30]          ; Banco_reg:Reg_Control|Reg1[30]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; 85.21 MHz ( period = 11.736 ns )                    ; LS:inst14|LSOut[8]           ; Banco_reg:Reg_Control|Reg31[8]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 85.24 MHz ( period = 11.732 ns )                    ; LS:inst14|LSOut[30]          ; Banco_reg:Reg_Control|Reg9[30]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; 85.32 MHz ( period = 11.720 ns )                    ; LS:inst14|LSOut[28]          ; Banco_reg:Reg_Control|Reg23[28]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; 85.36 MHz ( period = 11.715 ns )                    ; Controle:inst4|ALUSrcA[0]    ; Banco_reg:Reg_Control|Reg7[0]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.501 ns               ;
; N/A                                     ; 85.37 MHz ( period = 11.714 ns )                    ; LS:inst14|LSOut[26]          ; Banco_reg:Reg_Control|Reg7[26]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.136 ns                ;
; N/A                                     ; 85.38 MHz ( period = 11.712 ns )                    ; LS:inst14|LSOut[28]          ; Banco_reg:Reg_Control|Reg17[28]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.131 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; LS:inst14|LSOut[22]          ; Banco_reg:Reg_Control|Reg13[22]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; LS:inst14|LSOut[22]          ; Banco_reg:Reg_Control|Reg9[22]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; 85.48 MHz ( period = 11.698 ns )                    ; LS:inst14|LSOut[30]          ; Banco_reg:Reg_Control|Reg29[30]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A                                     ; 85.65 MHz ( period = 11.676 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg20[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 85.69 MHz ( period = 11.670 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg28[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.152 ns                ;
; N/A                                     ; 85.70 MHz ( period = 11.668 ns )                    ; LS:inst14|LSOut[0]           ; Banco_reg:Reg_Control|Reg0[0]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.139 ns                ;
; N/A                                     ; 85.73 MHz ( period = 11.664 ns )                    ; LS:inst14|LSOut[4]           ; Banco_reg:Reg_Control|Reg8[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; 85.75 MHz ( period = 11.662 ns )                    ; LS:inst14|LSOut[0]           ; Banco_reg:Reg_Control|Reg26[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.136 ns                ;
; N/A                                     ; 85.76 MHz ( period = 11.660 ns )                    ; LS:inst14|LSOut[0]           ; Banco_reg:Reg_Control|Reg10[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.135 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                              ;                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                   ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                            ; To                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[7]  ; SS:inst15|toWriteData[7]  ; clk        ; clk      ; None                       ; None                       ; 0.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 0.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 0.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 0.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 0.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 0.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 0.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 0.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 0.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 0.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 0.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[1]  ; SS:inst15|toWriteData[1]  ; clk        ; clk      ; None                       ; None                       ; 0.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 0.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 0.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 0.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 1.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[31] ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 1.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[8]  ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[2]  ; SS:inst15|toWriteData[2]  ; clk        ; clk      ; None                       ; None                       ; 1.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 1.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 1.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[3]  ; SS:inst15|toWriteData[3]  ; clk        ; clk      ; None                       ; None                       ; 1.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 1.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 1.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 1.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[5]  ; SS:inst15|toWriteData[5]  ; clk        ; clk      ; None                       ; None                       ; 1.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[29] ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[18] ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 1.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[10] ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 1.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[6]  ; SS:inst15|toWriteData[6]  ; clk        ; clk      ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 1.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[12] ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 1.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[28] ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 1.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[27] ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[25] ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 1.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 1.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[17] ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 1.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[19] ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 1.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[11] ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 1.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[6]     ; LS:inst14|LSOut[6]        ; clk        ; clk      ; None                       ; None                       ; 0.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[3]     ; LS:inst14|LSOut[3]        ; clk        ; clk      ; None                       ; None                       ; 0.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[23] ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[0]     ; LS:inst14|LSOut[0]        ; clk        ; clk      ; None                       ; None                       ; 0.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 1.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[5]     ; LS:inst14|LSOut[5]        ; clk        ; clk      ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[2]     ; LS:inst14|LSOut[2]        ; clk        ; clk      ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[7]     ; LS:inst14|LSOut[7]        ; clk        ; clk      ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[1]     ; LS:inst14|LSOut[1]        ; clk        ; clk      ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[4]     ; LS:inst14|LSOut[4]        ; clk        ; clk      ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[4]  ; SS:inst15|toWriteData[4]  ; clk        ; clk      ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 1.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[20] ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 1.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[0]  ; SS:inst15|toWriteData[0]  ; clk        ; clk      ; None                       ; None                       ; 1.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 1.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[30] ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 1.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[21] ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[9]  ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 2.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[26] ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 2.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 2.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[16] ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 2.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 2.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 2.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[13] ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 0.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 0.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 0.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[15] ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 2.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 2.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 2.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 0.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 0.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[14] ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 2.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 0.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 0.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 2.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 1.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 1.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 2.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 1.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 2.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 1.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 2.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 1.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 1.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 2.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 2.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 1.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 2.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 1.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 1.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[24] ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 2.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 2.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 1.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[22] ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 1.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 1.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 3.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 3.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 1.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 1.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 1.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 3.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 1.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 3.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 1.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 1.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 1.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 1.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 1.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 2.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 2.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 2.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 2.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 2.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 2.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 2.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 2.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 2.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 2.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 2.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 2.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 2.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 2.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 2.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 2.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 2.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 2.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 2.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 3.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 3.163 ns                 ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                  ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 16.261 ns  ; Controle:inst4|ALUControl[0]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.227 ns  ; Controle:inst4|ALUSrcA[0]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 16.021 ns  ; Registrador:A_Control|Saida[0]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.838 ns  ; Registrador:B_Control|Saida[0]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.838 ns  ; Controle:inst4|ALUSrcB[1]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.805 ns  ; Controle:inst4|ALUControl[1]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.746 ns  ; Controle:inst4|ALUSrcB[0]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.688 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.611 ns  ; Instr_Reg:IRWrite|Instr15_0[0]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.579 ns  ; Controle:inst4|ALUControl[2]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.555 ns  ; Registrador:A_Control|Saida[1]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.452 ns  ; Controle:inst4|ALUControl[0]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.449 ns  ; Registrador:B_Control|Saida[9]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.445 ns  ; Controle:inst4|ALUControl[0]          ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.428 ns  ; Registrador:B_Control|Saida[13]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.426 ns  ; Controle:inst4|ALUControl[0]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.426 ns  ; Registrador:PCWrite|Saida[0]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.418 ns  ; Controle:inst4|ALUSrcA[0]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.411 ns  ; Controle:inst4|ALUSrcA[0]             ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.392 ns  ; Controle:inst4|ALUSrcA[0]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.382 ns  ; Controle:inst4|ALUControl[0]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.352 ns  ; Registrador:B_Control|Saida[2]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.348 ns  ; Controle:inst4|ALUSrcA[0]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.301 ns  ; Registrador:B_Control|Saida[3]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.240 ns  ; Registrador:B_Control|Saida[1]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.212 ns  ; Registrador:A_Control|Saida[0]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.205 ns  ; Registrador:A_Control|Saida[0]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.186 ns  ; Registrador:A_Control|Saida[0]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.178 ns  ; Registrador:PCWrite|Saida[1]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.142 ns  ; Registrador:A_Control|Saida[0]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.135 ns  ; Instr_Reg:IRWrite|Instr15_0[9]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.070 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]  ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.052 ns  ; Registrador:A_Control|Saida[9]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.029 ns  ; Registrador:B_Control|Saida[0]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.029 ns  ; Controle:inst4|ALUSrcB[1]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.022 ns  ; Registrador:B_Control|Saida[0]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.022 ns  ; Controle:inst4|ALUSrcB[1]             ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.003 ns  ; Registrador:B_Control|Saida[0]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.003 ns  ; Controle:inst4|ALUSrcB[1]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.996 ns  ; Controle:inst4|ALUControl[1]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.989 ns  ; Controle:inst4|ALUControl[1]          ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.988 ns  ; Instr_Reg:IRWrite|Instr15_0[15]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.980 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]  ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.970 ns  ; Controle:inst4|ALUControl[1]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.959 ns  ; Registrador:B_Control|Saida[0]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.959 ns  ; Controle:inst4|ALUSrcB[1]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.947 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.937 ns  ; Controle:inst4|ALUSrcB[0]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.930 ns  ; Controle:inst4|ALUSrcB[0]             ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.930 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.926 ns  ; Controle:inst4|ALUControl[1]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.915 ns  ; Registrador:A_Control|Saida[2]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.911 ns  ; Controle:inst4|ALUSrcB[0]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.909 ns  ; Registrador:PCWrite|Saida[9]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.879 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.872 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.871 ns  ; Registrador:PCWrite|Saida[5]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.867 ns  ; Controle:inst4|ALUSrcB[0]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.854 ns  ; Instr_Reg:IRWrite|Instr15_0[1]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.853 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.818 ns  ; Registrador:B_Control|Saida[5]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.812 ns  ; Registrador:A_Control|Saida[8]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.809 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.802 ns  ; Instr_Reg:IRWrite|Instr15_0[0]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.795 ns  ; Instr_Reg:IRWrite|Instr15_0[0]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.776 ns  ; Instr_Reg:IRWrite|Instr15_0[0]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.770 ns  ; Controle:inst4|ALUControl[2]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.763 ns  ; Controle:inst4|ALUControl[2]          ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.748 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.746 ns  ; Registrador:A_Control|Saida[1]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.744 ns  ; Controle:inst4|ALUControl[2]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.739 ns  ; Registrador:A_Control|Saida[1]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.732 ns  ; Instr_Reg:IRWrite|Instr15_0[0]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.725 ns  ; Instr_Reg:IRWrite|Instr15_0[10]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.720 ns  ; Registrador:A_Control|Saida[1]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.700 ns  ; Controle:inst4|ALUControl[2]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.676 ns  ; Registrador:A_Control|Saida[1]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.661 ns  ; Instr_Reg:IRWrite|Instr15_0[6]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.640 ns  ; Registrador:B_Control|Saida[9]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.633 ns  ; Registrador:B_Control|Saida[9]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.619 ns  ; Registrador:B_Control|Saida[13]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.617 ns  ; Registrador:PCWrite|Saida[0]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.614 ns  ; Registrador:B_Control|Saida[9]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.612 ns  ; Registrador:B_Control|Saida[13]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.610 ns  ; Registrador:PCWrite|Saida[0]          ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.593 ns  ; Registrador:B_Control|Saida[13]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.591 ns  ; Registrador:PCWrite|Saida[0]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.584 ns  ; Registrador:A_Control|Saida[3]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.571 ns  ; Controle:inst4|ALUControl[0]          ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.570 ns  ; Registrador:B_Control|Saida[9]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.559 ns  ; Controle:inst4|ALUControl[0]          ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.549 ns  ; Registrador:B_Control|Saida[13]       ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.547 ns  ; Registrador:PCWrite|Saida[0]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.543 ns  ; Registrador:B_Control|Saida[2]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.537 ns  ; Controle:inst4|ALUSrcA[0]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.537 ns  ; ShiftLeft2de32pra32:inst|outputSL[9]  ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.536 ns  ; Registrador:B_Control|Saida[2]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.536 ns  ; Registrador:B_Control|Saida[6]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.533 ns  ; Registrador:PCWrite|Saida[3]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.526 ns  ; Controle:inst4|ALUControl[0]          ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.525 ns  ; Controle:inst4|ALUSrcA[0]             ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.518 ns  ; Registrador:B_Control|Saida[7]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.517 ns  ; Registrador:B_Control|Saida[2]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.507 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]  ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.505 ns  ; ShiftLeft2de32pra32:inst|outputSL[13] ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.492 ns  ; Controle:inst4|ALUSrcA[0]             ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.492 ns  ; Registrador:B_Control|Saida[3]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.485 ns  ; Registrador:B_Control|Saida[3]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.473 ns  ; Registrador:B_Control|Saida[2]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.466 ns  ; Registrador:B_Control|Saida[3]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.444 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.441 ns  ; Registrador:B_Control|Saida[8]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.431 ns  ; Registrador:B_Control|Saida[1]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.429 ns  ; Controle:inst4|ALUControl[0]          ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.424 ns  ; Registrador:B_Control|Saida[1]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.422 ns  ; Registrador:B_Control|Saida[3]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.405 ns  ; Registrador:B_Control|Saida[1]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.395 ns  ; Controle:inst4|ALUSrcA[0]             ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.392 ns  ; Registrador:PCWrite|Saida[2]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.374 ns  ; Registrador:B_Control|Saida[4]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.373 ns  ; Registrador:B_Control|Saida[23]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.369 ns  ; Registrador:PCWrite|Saida[1]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.362 ns  ; Registrador:PCWrite|Saida[1]          ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.361 ns  ; Registrador:B_Control|Saida[1]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.347 ns  ; Registrador:B_Control|Saida[11]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.343 ns  ; Registrador:PCWrite|Saida[1]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.338 ns  ; Registrador:A_Control|Saida[5]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.331 ns  ; Registrador:A_Control|Saida[0]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.326 ns  ; Instr_Reg:IRWrite|Instr15_0[9]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.323 ns  ; ShiftLeft2de32pra32:inst|outputSL[17] ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.319 ns  ; Registrador:A_Control|Saida[0]        ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.319 ns  ; Instr_Reg:IRWrite|Instr15_0[9]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.311 ns  ; Registrador:A_Control|Saida[6]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.300 ns  ; Controle:inst4|ALUControl[0]          ; S[18]     ; clk        ;
; N/A                                     ; None                                                ; 14.300 ns  ; Instr_Reg:IRWrite|Instr15_0[9]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.299 ns  ; Registrador:PCWrite|Saida[1]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.286 ns  ; Registrador:A_Control|Saida[0]        ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.266 ns  ; Controle:inst4|ALUSrcA[0]             ; S[18]     ; clk        ;
; N/A                                     ; None                                                ; 14.261 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]  ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.256 ns  ; ShiftLeft2de32pra32:inst|outputSL[6]  ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.256 ns  ; Instr_Reg:IRWrite|Instr15_0[9]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.254 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]  ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.247 ns  ; Registrador:B_Control|Saida[15]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.243 ns  ; Registrador:A_Control|Saida[9]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.236 ns  ; Registrador:A_Control|Saida[9]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.235 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]  ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.223 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]  ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.217 ns  ; Registrador:A_Control|Saida[9]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.212 ns  ; Instr_Reg:IRWrite|Instr15_0[8]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.201 ns  ; Registrador:PCWrite|Saida[7]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.191 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]  ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.189 ns  ; Registrador:A_Control|Saida[0]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.179 ns  ; Instr_Reg:IRWrite|Instr15_0[15]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.173 ns  ; Registrador:A_Control|Saida[9]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.172 ns  ; Instr_Reg:IRWrite|Instr15_0[15]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.171 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]  ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.169 ns  ; Registrador:A_Control|Saida[7]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.166 ns  ; Instr_Reg:IRWrite|Instr15_0[7]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.164 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]  ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.155 ns  ; Controle:inst4|ALUControl[0]          ; S[14]     ; clk        ;
; N/A                                     ; None                                                ; 14.153 ns  ; Instr_Reg:IRWrite|Instr15_0[15]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.148 ns  ; Registrador:B_Control|Saida[0]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.148 ns  ; Controle:inst4|ALUSrcB[1]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.147 ns  ; Registrador:PCWrite|Saida[8]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.145 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]  ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.141 ns  ; Controle:inst4|ALUControl[0]          ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.141 ns  ; Registrador:PCWrite|Saida[11]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.138 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.136 ns  ; Registrador:B_Control|Saida[0]        ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.136 ns  ; Controle:inst4|ALUSrcB[1]             ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.131 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.126 ns  ; Instr_Reg:IRWrite|Instr15_0[11]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.121 ns  ; Controle:inst4|ALUSrcA[0]             ; S[14]     ; clk        ;
; N/A                                     ; None                                                ; 14.121 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.118 ns  ; Registrador:PCWrite|Saida[4]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.115 ns  ; Controle:inst4|ALUControl[1]          ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.114 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.112 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.111 ns  ; Controle:inst4|ALUControl[0]          ; S[19]     ; clk        ;
; N/A                                     ; None                                                ; 14.109 ns  ; Instr_Reg:IRWrite|Instr15_0[15]       ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.107 ns  ; Controle:inst4|ALUSrcA[0]             ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.106 ns  ; Registrador:A_Control|Saida[2]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.103 ns  ; Controle:inst4|ALUControl[1]          ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.103 ns  ; Registrador:B_Control|Saida[0]        ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.103 ns  ; Controle:inst4|ALUSrcB[1]             ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.101 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]  ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.100 ns  ; Registrador:PCWrite|Saida[9]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.099 ns  ; Registrador:A_Control|Saida[2]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.095 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.093 ns  ; Registrador:PCWrite|Saida[9]          ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.080 ns  ; Registrador:A_Control|Saida[2]        ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.077 ns  ; Controle:inst4|ALUSrcA[0]             ; S[19]     ; clk        ;
; N/A                                     ; None                                                ; 14.074 ns  ; Registrador:PCWrite|Saida[9]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.070 ns  ; Controle:inst4|ALUControl[1]          ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.068 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.062 ns  ; ShiftLeft2de32pra32:inst|outputSL[8]  ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.062 ns  ; Registrador:PCWrite|Saida[5]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.060 ns  ; Registrador:A_Control|Saida[0]        ; S[18]     ; clk        ;
; N/A                                     ; None                                                ; 14.056 ns  ; Controle:inst4|ALUSrcB[0]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.055 ns  ; Registrador:PCWrite|Saida[5]          ; S[27]     ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                       ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Oct 18 09:05:59 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SS:inst15|toWriteData[24]" is a latch
    Warning: Node "SS:inst15|toWriteData[25]" is a latch
    Warning: Node "SS:inst15|toWriteData[26]" is a latch
    Warning: Node "SS:inst15|toWriteData[27]" is a latch
    Warning: Node "SS:inst15|toWriteData[28]" is a latch
    Warning: Node "SS:inst15|toWriteData[29]" is a latch
    Warning: Node "SS:inst15|toWriteData[30]" is a latch
    Warning: Node "SS:inst15|toWriteData[31]" is a latch
    Warning: Node "SS:inst15|toWriteData[0]" is a latch
    Warning: Node "SS:inst15|toWriteData[1]" is a latch
    Warning: Node "SS:inst15|toWriteData[2]" is a latch
    Warning: Node "SS:inst15|toWriteData[3]" is a latch
    Warning: Node "SS:inst15|toWriteData[4]" is a latch
    Warning: Node "SS:inst15|toWriteData[5]" is a latch
    Warning: Node "SS:inst15|toWriteData[6]" is a latch
    Warning: Node "SS:inst15|toWriteData[7]" is a latch
    Warning: Node "SS:inst15|toWriteData[16]" is a latch
    Warning: Node "SS:inst15|toWriteData[17]" is a latch
    Warning: Node "SS:inst15|toWriteData[18]" is a latch
    Warning: Node "SS:inst15|toWriteData[19]" is a latch
    Warning: Node "SS:inst15|toWriteData[20]" is a latch
    Warning: Node "SS:inst15|toWriteData[21]" is a latch
    Warning: Node "SS:inst15|toWriteData[22]" is a latch
    Warning: Node "SS:inst15|toWriteData[23]" is a latch
    Warning: Node "LS:inst14|LSOut[24]" is a latch
    Warning: Node "LS:inst14|LSOut[25]" is a latch
    Warning: Node "LS:inst14|LSOut[26]" is a latch
    Warning: Node "LS:inst14|LSOut[27]" is a latch
    Warning: Node "LS:inst14|LSOut[28]" is a latch
    Warning: Node "LS:inst14|LSOut[29]" is a latch
    Warning: Node "LS:inst14|LSOut[30]" is a latch
    Warning: Node "LS:inst14|LSOut[31]" is a latch
    Warning: Node "LS:inst14|LSOut[0]" is a latch
    Warning: Node "LS:inst14|LSOut[1]" is a latch
    Warning: Node "LS:inst14|LSOut[5]" is a latch
    Warning: Node "LS:inst14|LSOut[6]" is a latch
    Warning: Node "LS:inst14|LSOut[7]" is a latch
    Warning: Node "LS:inst14|LSOut[2]" is a latch
    Warning: Node "LS:inst14|LSOut[3]" is a latch
    Warning: Node "LS:inst14|LSOut[4]" is a latch
    Warning: Node "SS:inst15|toWriteData[8]" is a latch
    Warning: Node "SS:inst15|toWriteData[9]" is a latch
    Warning: Node "SS:inst15|toWriteData[10]" is a latch
    Warning: Node "SS:inst15|toWriteData[11]" is a latch
    Warning: Node "SS:inst15|toWriteData[12]" is a latch
    Warning: Node "SS:inst15|toWriteData[13]" is a latch
    Warning: Node "SS:inst15|toWriteData[14]" is a latch
    Warning: Node "SS:inst15|toWriteData[15]" is a latch
    Warning: Node "LS:inst14|LSOut[16]" is a latch
    Warning: Node "LS:inst14|LSOut[17]" is a latch
    Warning: Node "LS:inst14|LSOut[18]" is a latch
    Warning: Node "LS:inst14|LSOut[19]" is a latch
    Warning: Node "LS:inst14|LSOut[20]" is a latch
    Warning: Node "LS:inst14|LSOut[21]" is a latch
    Warning: Node "LS:inst14|LSOut[22]" is a latch
    Warning: Node "LS:inst14|LSOut[23]" is a latch
    Warning: Node "LS:inst14|LSOut[10]" is a latch
    Warning: Node "LS:inst14|LSOut[12]" is a latch
    Warning: Node "LS:inst14|LSOut[8]" is a latch
    Warning: Node "LS:inst14|LSOut[14]" is a latch
    Warning: Node "LS:inst14|LSOut[15]" is a latch
    Warning: Node "LS:inst14|LSOut[9]" is a latch
    Warning: Node "LS:inst14|LSOut[11]" is a latch
    Warning: Node "LS:inst14|LSOut[13]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LS:inst14|LSOut[31]~1" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[1]" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[0]" as buffer
    Info: Detected gated clock "SS:inst15|toWriteData[31]~0" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[1]" as buffer
Info: Clock "clk" has Internal fmax of 74.93 MHz between source register "LS:inst14|LSOut[30]" and destination register "Banco_reg:Reg_Control|Reg15[30]" (period= 13.346 ns)
    Info: + Longest register to register delay is 2.943 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y18_N20; Fanout = 2; REG Node = 'LS:inst14|LSOut[30]'
        Info: 2: + IC(0.641 ns) + CELL(0.053 ns) = 0.694 ns; Loc. = LCCOMB_X24_Y21_N14; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux1~0'
        Info: 3: + IC(0.202 ns) + CELL(0.053 ns) = 0.949 ns; Loc. = LCCOMB_X24_Y21_N20; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux1~2'
        Info: 4: + IC(1.685 ns) + CELL(0.309 ns) = 2.943 ns; Loc. = LCFF_X28_Y21_N3; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg15[30]'
        Info: Total cell delay = 0.415 ns ( 14.10 % )
        Info: Total interconnect delay = 2.528 ns ( 85.90 % )
    Info: - Smallest clock skew is -3.640 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.634 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1467; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.829 ns) + CELL(0.618 ns) = 2.634 ns; Loc. = LCFF_X28_Y21_N3; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg15[30]'
            Info: Total cell delay = 1.462 ns ( 55.50 % )
            Info: Total interconnect delay = 1.172 ns ( 44.50 % )
        Info: - Longest clock path from clock "clk" to source register is 6.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.276 ns) + CELL(0.712 ns) = 2.832 ns; Loc. = LCFF_X21_Y18_N17; Fanout = 26; REG Node = 'Controle:inst4|LSControl[1]'
            Info: 3: + IC(0.614 ns) + CELL(0.228 ns) = 3.674 ns; Loc. = LCCOMB_X20_Y20_N30; Fanout = 1; COMB Node = 'LS:inst14|LSOut[31]~1'
            Info: 4: + IC(1.478 ns) + CELL(0.000 ns) = 5.152 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'LS:inst14|LSOut[31]~1clkctrl'
            Info: 5: + IC(1.069 ns) + CELL(0.053 ns) = 6.274 ns; Loc. = LCCOMB_X23_Y18_N20; Fanout = 2; REG Node = 'LS:inst14|LSOut[30]'
            Info: Total cell delay = 1.837 ns ( 29.28 % )
            Info: Total interconnect delay = 4.437 ns ( 70.72 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 184 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:B_Control|Saida[7]" and destination pin or register "SS:inst15|toWriteData[7]" for clock "clk" (Hold time is 4.437 ns)
    Info: + Largest clock skew is 5.162 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.761 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.276 ns) + CELL(0.712 ns) = 2.832 ns; Loc. = LCFF_X21_Y18_N9; Fanout = 25; REG Node = 'Controle:inst4|SSControl[0]'
            Info: 3: + IC(1.447 ns) + CELL(0.228 ns) = 4.507 ns; Loc. = LCCOMB_X29_Y25_N18; Fanout = 1; COMB Node = 'SS:inst15|toWriteData[31]~0'
            Info: 4: + IC(2.179 ns) + CELL(0.000 ns) = 6.686 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'SS:inst15|toWriteData[31]~0clkctrl'
            Info: 5: + IC(1.022 ns) + CELL(0.053 ns) = 7.761 ns; Loc. = LCCOMB_X34_Y25_N12; Fanout = 1; REG Node = 'SS:inst15|toWriteData[7]'
            Info: Total cell delay = 1.837 ns ( 23.67 % )
            Info: Total interconnect delay = 5.924 ns ( 76.33 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.599 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1467; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.794 ns) + CELL(0.618 ns) = 2.599 ns; Loc. = LCFF_X34_Y25_N19; Fanout = 5; REG Node = 'Registrador:B_Control|Saida[7]'
            Info: Total cell delay = 1.462 ns ( 56.25 % )
            Info: Total interconnect delay = 1.137 ns ( 43.75 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.631 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y25_N19; Fanout = 5; REG Node = 'Registrador:B_Control|Saida[7]'
        Info: 2: + IC(0.285 ns) + CELL(0.346 ns) = 0.631 ns; Loc. = LCCOMB_X34_Y25_N12; Fanout = 1; REG Node = 'SS:inst15|toWriteData[7]'
        Info: Total cell delay = 0.346 ns ( 54.83 % )
        Info: Total interconnect delay = 0.285 ns ( 45.17 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "S[30]" through register "Controle:inst4|ALUControl[0]" is 16.261 ns
    Info: + Longest clock path from clock "clk" to source register is 2.640 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1467; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.835 ns) + CELL(0.618 ns) = 2.640 ns; Loc. = LCFF_X26_Y18_N21; Fanout = 71; REG Node = 'Controle:inst4|ALUControl[0]'
        Info: Total cell delay = 1.462 ns ( 55.38 % )
        Info: Total interconnect delay = 1.178 ns ( 44.62 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 13.527 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y18_N21; Fanout = 71; REG Node = 'Controle:inst4|ALUControl[0]'
        Info: 2: + IC(1.389 ns) + CELL(0.053 ns) = 1.442 ns; Loc. = LCCOMB_X34_Y26_N18; Fanout = 34; COMB Node = 'Ula32:ALUControl|Mux61~0'
        Info: 3: + IC(1.079 ns) + CELL(0.053 ns) = 2.574 ns; Loc. = LCCOMB_X29_Y25_N20; Fanout = 3; COMB Node = 'Ula32:ALUControl|Mux54~0'
        Info: 4: + IC(0.246 ns) + CELL(0.228 ns) = 3.048 ns; Loc. = LCCOMB_X29_Y25_N24; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[9]~25'
        Info: 5: + IC(0.817 ns) + CELL(0.346 ns) = 4.211 ns; Loc. = LCCOMB_X34_Y26_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~6'
        Info: 6: + IC(0.622 ns) + CELL(0.053 ns) = 4.886 ns; Loc. = LCCOMB_X33_Y24_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~7'
        Info: 7: + IC(0.232 ns) + CELL(0.053 ns) = 5.171 ns; Loc. = LCCOMB_X33_Y24_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~34'
        Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 5.442 ns; Loc. = LCCOMB_X33_Y24_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~8'
        Info: 9: + IC(0.231 ns) + CELL(0.053 ns) = 5.726 ns; Loc. = LCCOMB_X33_Y24_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[17]~9'
        Info: 10: + IC(0.222 ns) + CELL(0.053 ns) = 6.001 ns; Loc. = LCCOMB_X33_Y24_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~10'
        Info: 11: + IC(0.212 ns) + CELL(0.053 ns) = 6.266 ns; Loc. = LCCOMB_X33_Y24_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[21]~11'
        Info: 12: + IC(0.214 ns) + CELL(0.053 ns) = 6.533 ns; Loc. = LCCOMB_X33_Y24_N2; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~12'
        Info: 13: + IC(0.806 ns) + CELL(0.053 ns) = 7.392 ns; Loc. = LCCOMB_X25_Y24_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[25]~13'
        Info: 14: + IC(0.226 ns) + CELL(0.053 ns) = 7.671 ns; Loc. = LCCOMB_X25_Y24_N20; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[27]~14'
        Info: 15: + IC(0.317 ns) + CELL(0.053 ns) = 8.041 ns; Loc. = LCCOMB_X24_Y24_N22; Fanout = 7; COMB Node = 'Ula32:ALUControl|carry_temp[29]~15'
        Info: 16: + IC(0.612 ns) + CELL(0.053 ns) = 8.706 ns; Loc. = LCCOMB_X24_Y21_N24; Fanout = 3; COMB Node = 'Ula32:ALUControl|Mux1~1'
        Info: 17: + IC(2.667 ns) + CELL(2.154 ns) = 13.527 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'S[30]'
        Info: Total cell delay = 3.417 ns ( 25.26 % )
        Info: Total interconnect delay = 10.110 ns ( 74.74 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4399 megabytes
    Info: Processing ended: Fri Oct 18 09:06:00 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


