#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Jul 14 11:11:11 2024
# Process ID: 28199
# Current directory: /home/student/bzadlo/waurn/14_07/14_07_05/lab5/uec2_lab1_2023/fpga
# Command line: vivado -mode tcl -source scripts/generate_bitstream.tcl
# Log file: /home/student/bzadlo/waurn/14_07/14_07_05/lab5/uec2_lab1_2023/fpga/vivado.log
# Journal file: /home/student/bzadlo/waurn/14_07/14_07_05/lab5/uec2_lab1_2023/fpga/vivado.jou
# Running On: cadence30, OS: Linux, CPU Frequency: 3786.914 MHz, CPU Physical cores: 4, Host memory: 16720 MB
#-----------------------------------------------------------
source scripts/generate_bitstream.tcl
# source scripts/project_details.tcl
## set project_name vga_project
## set top_module top_vga_basys3
## set target xc7a35tcpg236-1
## set xdc_files {
##     constraints/top_vga_basys3.xdc
##     constraints/clk_wiz_0.xdc
##     constraints/clk_wiz_0_late.xdc
## }
## set sv_files {
##     ../rtl/top_logic/vga_if.sv
##     ../rtl/top_logic/vga_pkg.sv
##     ../rtl/top_logic/vga_timing.sv
##     ../rtl/draw_logic/draw_bg.sv
##     ../rtl/draw_logic/draw_rect.sv
##     ../rtl/top_logic/top_vga.sv
##     ../rtl/mouse_logic/draw_mouse.sv
##     ../rtl/draw_logic/draw_rect_ctl.sv
##     ../rtl/draw_logic/draw_obstacle_ctl.sv
##     ../rtl/draw_logic/draw_obstacle.sv
##     ../rtl/draw_logic/draw_rect_char.sv 
##     ../rtl/rom/char_rom_16x16.sv 
##     rtl/top_vga_basys3.sv
## }
## set verilog_files {
##     rtl/clk_wiz_0.v
##     rtl/clk_wiz_0_clk_wiz.v
##     ../rtl/rom/font_rom.v 
## }
## set vhdl_files {
##     rtl/Ps2Interface.vhd
##     ../rtl/mouse_logic/MouseCtl.vhd
##     ../rtl/mouse_logic/MouseDisplay.vhd
## }
# proc create_new_project {project_name target top_module} {
#     file mkdir build
#     create_project ${project_name} build -part ${target} -force
# 
#     # read files from the variables provided by the project_details.tcl
#     if {[info exists ::xdc_files]}     {read_xdc ${::xdc_files}}
#     if {[info exists ::sv_files]}      {read_verilog -sv ${::sv_files}}
#     if {[info exists ::verilog_files]} {read_verilog ${::verilog_files}}
#     if {[info exists ::vhdl_files]}    {read_vhdl ${::vhdl_files}}
#     if {[info exists ::mem_files]}     {read_mem ${::mem_files}}
# 
#     set_property top ${top_module} [current_fileset]
#     update_compile_order -fileset sources_1
# }
# proc generate_bitstream {} {
#     # Run synthesis
#     reset_run synth_1
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     # Run implemenatation up to bitstream generation
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
# }
# create_new_project $project_name $target $top_module
