
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.666242                       # Number of seconds simulated
sim_ticks                                666242085000                       # Number of ticks simulated
final_tick                               1166371867500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 238537                       # Simulator instruction rate (inst/s)
host_op_rate                                   238537                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               52974535                       # Simulator tick rate (ticks/s)
host_mem_usage                                2344852                       # Number of bytes of host memory used
host_seconds                                 12576.65                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       824960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     24772672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25597632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       824960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        824960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18692544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18692544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        12890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       387073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              399963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        292071                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             292071                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      1238229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     37182689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38420917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      1238229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1238229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        28056685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28056685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        28056685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      1238229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     37182689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             66477602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      399963                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     292071                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    399963                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   292071                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   25597632                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                18692544                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             25597632                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             18692544                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    112                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               24171                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               22550                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               22202                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               25185                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               23976                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               25626                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               28989                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               27054                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               32643                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               28330                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              25165                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              24376                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              23576                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              20753                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              22329                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              22926                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               17812                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               16429                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               16763                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               18375                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               17912                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               18902                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               20320                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               19559                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               22053                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               19918                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              18371                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              18134                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              17327                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              15890                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              16978                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              17328                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  666238320000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                399963                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               292071                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  323270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   11566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   12673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       482992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     91.681452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.108925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   127.806553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          403576     83.56%     83.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          45854      9.49%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192          13020      2.70%     95.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256           6872      1.42%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320           4614      0.96%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384           2777      0.57%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448           1593      0.33%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512            843      0.17%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576            472      0.10%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640            334      0.07%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704            304      0.06%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768            231      0.05%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832            212      0.04%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896            185      0.04%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960            164      0.03%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024           179      0.04%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088           128      0.03%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152           107      0.02%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216            97      0.02%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280           110      0.02%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344            72      0.01%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408            72      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472            79      0.02%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536           134      0.03%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600            65      0.01%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664            73      0.02%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728            76      0.02%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792           149      0.03%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856            56      0.01%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920            50      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984            59      0.01%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048           116      0.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112            37      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176            24      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240            29      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304            47      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368            14      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432            11      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496             8      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560            30      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624             9      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688             6      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752            10      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816             9      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880             8      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944             5      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008             5      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072             4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136             5      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328            12      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456             3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520             4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584             5      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840             5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352             4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       482992                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   7656954500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             21219547000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 1999255000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               11563337500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     19149.52                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  28919.12                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                53068.64                       # Average memory access latency
system.mem_ctrls.avgRdBW                        38.42                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        28.06                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                38.42                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                28.06                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.03                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.84                       # Average write queue length over time
system.mem_ctrls.readRowHits                   160346                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48567                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                16.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     962724.84                       # Average gap between requests
system.membus.throughput                     66477602                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              324167                       # Transaction distribution
system.membus.trans_dist::ReadResp             324167                       # Transaction distribution
system.membus.trans_dist::Writeback            292071                       # Transaction distribution
system.membus.trans_dist::ReadExReq             75796                       # Transaction distribution
system.membus.trans_dist::ReadExResp            75796                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1091997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1091997                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     44290176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            44290176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               44290176                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          1514301000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1897701500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       512454360                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    428448189                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     39858449                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    279821071                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       241670855                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     86.366210                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        25243244                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       809933                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            556274969                       # DTB read hits
system.switch_cpus.dtb.read_misses            1906778                       # DTB read misses
system.switch_cpus.dtb.read_acv                    17                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        558181747                       # DTB read accesses
system.switch_cpus.dtb.write_hits           229130023                       # DTB write hits
system.switch_cpus.dtb.write_misses            580401                       # DTB write misses
system.switch_cpus.dtb.write_acv                    3                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       229710424                       # DTB write accesses
system.switch_cpus.dtb.data_hits            785404992                       # DTB hits
system.switch_cpus.dtb.data_misses            2487179                       # DTB misses
system.switch_cpus.dtb.data_acv                    20                       # DTB access violations
system.switch_cpus.dtb.data_accesses        787892171                       # DTB accesses
system.switch_cpus.itb.fetch_hits           442857834                       # ITB hits
system.switch_cpus.itb.fetch_misses            980293                       # ITB misses
system.switch_cpus.itb.fetch_acv                    1                       # ITB acv
system.switch_cpus.itb.fetch_accesses       443838127                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               1332484170                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    485213666                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3311225939                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           512454360                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    266914099                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             612750261                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       162649450                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       87499163                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles       144483                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      5120123                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         442857834                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      15879608                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1312553042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.522737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.224459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        699802781     53.32%     53.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         59165414      4.51%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         59190330      4.51%     62.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         62030541      4.73%     67.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         71231346      5.43%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         30911698      2.36%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         52128619      3.97%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         29405850      2.24%     81.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        248686463     18.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1312553042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.384586                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.485002                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        523389324                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      77131771                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         581661628                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10620478                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      119749840                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     55716105                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       2221413                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3187953854                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       5655372                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      119749840                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        551842115                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        12469541                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     37645753                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         563483819                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      27361973                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3070657111                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         15199                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1317110                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      20098633                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2266475572                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4077426933                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4008713829                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     68713104                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1497606792                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        768868753                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1652978                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         9765                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          83224765                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    623208854                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    257625916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10193981                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      7722906                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2792967555                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        15578                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2533461748                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     10277355                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    767872035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    457723577                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6658                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1312553042                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.930179                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.989618                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    463071812     35.28%     35.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    206743642     15.75%     51.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    191507488     14.59%     65.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    154855239     11.80%     77.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    126641455      9.65%     87.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     84045170      6.40%     93.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     52685554      4.01%     97.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     27789037      2.12%     99.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5213645      0.40%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1312553042                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5417579     15.42%     15.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     15.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     15.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          1301      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1557      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             4      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     15.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       16121463     45.90%     61.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      13584710     38.67%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       698636      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1684111863     66.47%     66.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1334780      0.05%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     14234980      0.56%     67.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      9480857      0.37%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      4264938      0.17%     67.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult           36      0.00%     67.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       408050      0.02%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    580917430     22.93%     90.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    238010178      9.39%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2533461748                       # Type of FU issued
system.switch_cpus.iq.rate                   1.901307                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            35126614                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013865                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6352805891                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3508740172                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2381886355                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     72074612                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     52305976                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     35090326                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2531858740                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        36030986                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     23964949                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    185943537                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       345851                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       211213                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     55228384                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        56855                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       346172                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      119749840                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         5292863                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        866768                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2860978569                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     18157794                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     623208854                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    257625916                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9421                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         731739                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         12764                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       211213                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     22587245                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     20493386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     43080631                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2463800822                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     558204245                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     69660922                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              67995436                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            787915894                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        370659214                       # Number of branches executed
system.switch_cpus.iew.exec_stores          229711649                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.849028                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2432156845                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2416976681                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1385736218                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1761832313                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.813888                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.786531                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    791828063                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8920                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     37782974                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1192803202                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.720202                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.532099                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    563914451     47.28%     47.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    265013076     22.22%     69.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     87923507      7.37%     76.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     59877147      5.02%     81.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     36299036      3.04%     84.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     27187678      2.28%     87.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26310994      2.21%     89.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     17847846      1.50%     90.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    108429467      9.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1192803202                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2051862687                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2051862687                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              639662834                       # Number of memory references committed
system.switch_cpus.commit.loads             437265312                       # Number of loads committed
system.switch_cpus.commit.membars                4460                       # Number of memory barriers committed
system.switch_cpus.commit.branches          311704437                       # Number of branches committed
system.switch_cpus.commit.fp_insts           31971899                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1959372409                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     14739094                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     108429467                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3919486318                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5807865007                       # The number of ROB writes
system.switch_cpus.timesIdled                  171629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                19931128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.666242                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.666242                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.500956                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.500956                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3293870274                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1823336329                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          43890541                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         22689123                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          708668                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         358238                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               282                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               282                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008606                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008606                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2332742040                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         2649480.433320                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          2649480.433320                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    399959                       # number of replacements
system.l2.tags.tagsinuse                 32057.568709                       # Cycle average of tags in use
system.l2.tags.total_refs                    15114651                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    431963                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.990615                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11512.330457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1171.256161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 15265.030787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1456.142523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2652.808781                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.351328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.465852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.044438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.080957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978319                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst      3465944                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      4368856                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 7834800                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          5166301                       # number of Writeback hits
system.l2.Writeback_hits::total               5166301                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data      2790835                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2790835                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       3465944                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       7159691                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10625635                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      3465944                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      7159691                       # number of overall hits
system.l2.overall_hits::total                10625635                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        12890                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       311277                       # number of ReadReq misses
system.l2.ReadReq_misses::total                324167                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        75796                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               75796                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        12890                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       387073                       # number of demand (read+write) misses
system.l2.demand_misses::total                 399963                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        12890                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       387073                       # number of overall misses
system.l2.overall_misses::total                399963                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1021530750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  26320071500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     27341602250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   7276251250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7276251250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1021530750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  33596322750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34617853500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1021530750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  33596322750                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34617853500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      3478834                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      4680133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             8158967                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      5166301                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           5166301                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      2866631                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2866631                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      3478834                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7546764                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11025598                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      3478834                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7546764                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11025598                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.003705                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.066510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.039731                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.026441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.026441                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.003705                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.051290                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.036276                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.003705                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.051290                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.036276                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79249.864236                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84555.143811                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84344.187564                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 95997.826402                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95997.826402                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79249.864236                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86795.831148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86552.639869                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79249.864236                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86795.831148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86552.639869                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               292071                       # number of writebacks
system.l2.writebacks::total                    292071                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        12890                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       311277                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           324167                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        75796                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          75796                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        12890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       387073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            399963                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        12890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       387073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           399963                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    873429250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  22742960500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  23616389750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   6406134750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6406134750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    873429250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  29149095250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30022524500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    873429250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  29149095250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30022524500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003705                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.066510                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.039731                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.026441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.026441                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.003705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.051290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.036276                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.003705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.051290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.036276                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67760.221102                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73063.414579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72852.541283                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 84518.111114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84518.111114                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67760.221102                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75306.454467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75063.254601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67760.221102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75306.454467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75063.254601                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1555412904                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            8158967                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8158967                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          5166301                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2866631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2866631                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6957668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20259829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27217497                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    222645376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    813636160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1036281536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1036281536                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        13262250500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5228123241                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11413778554                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2332743735                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 11545303.708595                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  11545303.708595                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements           3478834                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           527371011                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3479858                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            151.549578                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst  1011.290632                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    12.709368                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.987589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.012411                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    439340407                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       439340407                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    439340407                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        439340407                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    439340407                       # number of overall hits
system.cpu.icache.overall_hits::total       439340407                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      3517425                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3517425                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      3517425                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3517425                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      3517425                       # number of overall misses
system.cpu.icache.overall_misses::total       3517425                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  18964544933                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18964544933                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  18964544933                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18964544933                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  18964544933                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18964544933                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    442857832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    442857832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    442857832                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    442857832                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    442857832                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    442857832                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.007943                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007943                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.007943                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007943                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.007943                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007943                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5391.598949                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5391.598949                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5391.598949                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5391.598949                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5391.598949                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5391.598949                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3592                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           34                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                52                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.076923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           34                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        38591                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        38591                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        38591                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        38591                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        38591                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        38591                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      3478834                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3478834                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      3478834                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3478834                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      3478834                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3478834                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  11500454506                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11500454506                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  11500454506                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11500454506                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  11500454506                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11500454506                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.007855                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007855                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.007855                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007855                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3305.835951                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3305.835951                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3305.835951                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3305.835951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3305.835951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3305.835951                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           80                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            4                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.078125                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.003906                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2332743735                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 16787170.462348                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  16787170.462348                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           7546764                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1020                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           708719624                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7547784                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.897709                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1019.774967                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.225033                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.995874                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000220                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996094                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    519247372                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       519247372                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    189364839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      189364839                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         3444                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         3444                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         4460                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4460                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    708612211                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        708612211                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    708612211                       # number of overall hits
system.cpu.dcache.overall_hits::total       708612211                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     12697253                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12697253                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     13028222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     13028222                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1327                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1327                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     25725475                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       25725475                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     25725475                       # number of overall misses
system.cpu.dcache.overall_misses::total      25725475                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 107208796565                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 107208796565                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 107686103343                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 107686103343                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      6635500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6635500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 214894899908                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 214894899908                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 214894899908                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 214894899908                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    531944625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    531944625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    202393061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    202393061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         4771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         4460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    734337686                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    734337686                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    734337686                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    734337686                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.023870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023870                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.064371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064371                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.278139                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.278139                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.035032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.035032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035032                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  8443.463839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8443.463839                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8265.602424                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8265.602424                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  5000.376790                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5000.376790                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  8353.389001                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8353.389001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  8353.389001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8353.389001                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1509486                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        50074                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             67726                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             357                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.288132                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   140.263305                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      5166301                       # number of writebacks
system.cpu.dcache.writebacks::total           5166301                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      8014614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      8014614                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     10165424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10165424                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     18180038                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     18180038                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     18180038                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     18180038                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      4682639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4682639                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      2862798                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2862798                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1327                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1327                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7545437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7545437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7545437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7545437                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  40228248151                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  40228248151                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  16856759387                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16856759387                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      3981500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3981500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  57085007538                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  57085007538                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  57085007538                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57085007538                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.008803                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008803                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.014145                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014145                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.278139                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.278139                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.010275                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010275                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.010275                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010275                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  8590.935187                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8590.935187                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  5888.211249                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  5888.211249                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data  3000.376790                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3000.376790                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  7565.500519                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7565.500519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  7565.500519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7565.500519                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
