/**
 * @file l9963_registers.h
 * @brief L9963E registers header
 * @details This file includes the entire L9963E memory map
 *
 * @author Antonio Capone
 * @date 2025-02-11
 * @version 1.0
 */

#ifndef __L9963_REG_H_
#define __L9963_REG_H_

#include <stdint.h>

typedef enum {
    L9963_DEV_GEN_CFG_ADDR        = 0x1,
    L9963_fastch_baluv_ADDR       = 0x2,
    L9963_Bal_1_ADDR              = 0x3,
    L9963_Bal_2_ADDR              = 0x4,
    L9963_Bal_3_ADDR              = 0x5,
    L9963_Bal_4_ADDR              = 0x6,
    L9963_Bal_5_ADDR              = 0x7,
    L9963_Bal_6_ADDR              = 0x8,
    L9963_Bal_7_ADDR              = 0x9,
    L9963_Bal_8_ADDR              = 0xA,
    L9963_VCELL_THRESH_UV_OV_ADDR = 0xB,
    L9963_VBATT_SUM_TH_ADDR       = 0xC,
    L9963_ADCV_CONV_ADDR          = 0xD,
    L9963_NCYCLE_PROG_1_ADDR      = 0xE,
    L9963_NCYCLE_PROG_2_ADDR      = 0xF,
    L9963_BalCell14_7act_ADDR     = 0x10,
    L9963_BalCell6_1act_ADDR      = 0x11,
    L9963_FSM_ADDR                = 0x12,
    L9963_GPOxOn_and_GPI93_ADDR   = 0x13,
    L9963_GPIO9_3_CONF_ADDR       = 0x14,
    L9963_GPIO3_THR_ADDR          = 0x15,
    L9963_GPIO4_THR_ADDR          = 0x16,
    L9963_GPIO5_THR_ADDR          = 0x17,
    L9963_GPIO6_THR_ADDR          = 0x18,
    L9963_GPIO7_THR_ADDR          = 0x19,
    L9963_GPIO8_THR_ADDR          = 0x1A,
    L9963_GPIO9_THR_ADDR          = 0x1B,
    L9963_VCELLS_EN_ADDR          = 0x1C,
    L9963_Faultmask_ADDR          = 0x1D,
    L9963_Faultmask2_ADDR         = 0x1E,
    L9963_CSA_THRESH_NORM_ADDR    = 0x1F,
    L9963_CSA_GPIO_MSK_ADDR       = 0x20,
    L9963_Vcell1_ADDR             = 0x21,
    L9963_Vcell2_ADDR             = 0x22,
    L9963_Vcell3_ADDR             = 0x23,
    L9963_Vcell4_ADDR             = 0x24,
    L9963_Vcell5_ADDR             = 0x25,
    L9963_Vcell6_ADDR             = 0x26,
    L9963_Vcell7_ADDR             = 0x27,
    L9963_Vcell8_ADDR             = 0x28,
    L9963_Vcell9_ADDR             = 0x29,
    L9963_Vcell10_ADDR            = 0x2A,
    L9963_Vcell11_ADDR            = 0x2B,
    L9963_Vcell12_ADDR            = 0x2C,
    L9963_Vcell13_ADDR            = 0x2D,
    L9963_Vcell14_ADDR            = 0x2E,
    L9963_Ibattery_synch_ADDR     = 0x2F,
    L9963_Ibattery_calib_ADDR     = 0x30,
    L9963_CoulCntrTime_ADDR       = 0x31,
    L9963_CoulCntr_msb_ADDR       = 0x32,
    L9963_CoulCntr_lsb_ADDR       = 0x33,
    L9963_GPIO3_MEAS_ADDR         = 0x34,
    L9963_GPIO4_MEAS_ADDR         = 0x35,
    L9963_GPIO5_MEAS_ADDR         = 0x36,
    L9963_GPIO6_MEAS_ADDR         = 0x37,
    L9963_GPIO7_MEAS_ADDR         = 0x38,
    L9963_GPIO8_MEAS_ADDR         = 0x39,
    L9963_GPIO9_MEAS_ADDR         = 0x3A,
    L9963_TempChip_ADDR           = 0x3B,
    L9963_Faults1_ADDR            = 0x3C,
    L9963_Faults2_ADDR            = 0x3D,
    L9963_BAL_OPEN_ADDR           = 0x3E,
    L9963_BAL_SHORT_ADDR          = 0x3F,
    L9963_VSUMBATT_ADDR           = 0x40,
    L9963_VBATTDIV_ADDR           = 0x41,
    L9963_CELL_OPEN_ADDR          = 0x42,
    L9963_VCELL_UV_ADDR           = 0x43,
    L9963_VCELL_OV_ADDR           = 0x44,
    L9963_VGPIO_OT_UT_ADDR        = 0x45,
    L9963_VCELL_BAL_UV_ADDR       = 0x46,
    L9963_GPIO_fastchg_OT_ADDR    = 0x47,
    L9963_MUX_BIST_FAIL_ADDR      = 0x48,
    L9963_BIST_COMP_ADDR          = 0x49,
    L9963_OPEN_BIST_FAIL_ADDR     = 0x4A,
    L9963_GPIO_BIST_FAIL_ADDR     = 0x4B,
    L9963_VTREF_ADDR              = 0x4C,
    L9963_NVM_WR_1_ADDR           = 0x4D,
    L9963_NVM_WR_2_ADDR           = 0x4E,
    L9963_NVM_WR_3_ADDR           = 0x4F,
    L9963_NVM_WR_4_ADDR           = 0x50,
    L9963_NVM_WR_5_ADDR           = 0x51,
    L9963_NVM_WR_6_ADDR           = 0x52,
    L9963_NVM_WR_7_ADDR           = 0x53,
    L9963_NVM_RD_1_ADDR           = 0x54,
    L9963_NVM_RD_2_ADDR           = 0x55,
    L9963_NVM_RD_3_ADDR           = 0x56,
    L9963_NVM_RD_4_ADDR           = 0x57,
    L9963_NVM_RD_5_ADDR           = 0x58,
    L9963_NVM_RD_6_ADDR           = 0x59,
    L9963_NVM_RD_7_ADDR           = 0x5A,
    L9963_NVM_CMD_CNTR_ADDR       = 0x5B,
    L9963_NVM_UNLCK_PRG_ADDR      = 0x5C
} L9963_RegistersAddr;

typedef struct {
    uint32_t FaultL_force : 1, Farthest_Unit : 1, HeartBeat_En : 1, FaultH_EN : 1,
        HeartBeatCycle : 3, Noreg7 : 1, iso_freq_sel : 2, out_res_tx_iso : 2, isotx_en_h : 1,
        chip_ID : 5, : 14;
} L9963_DEV_GEN_CFG;

typedef struct {
    uint32_t Vcell_bal_UV_delta_thr : 8, Gpio_fastchg_OT_delta_thr : 8, CommTimeout : 2, : 14;
} L9963_fastch_baluv;

typedef struct {
    uint32_t WDTimedBalTimer : 7, TimedBalTimer : 7, bal_stop : 1, bal_start : 1, slp_bal_conf : 1,
        comm_timeout_dis : 1, : 14;
} L9963_Bal_1;

typedef struct {
    uint32_t ThrTimedBalCell13 : 7, Noreg7 : 1, ThrTimedBalCell14 : 7, TimedBalacc : 1,
        Balmode : 2, : 14;
} L9963_Bal_2;

typedef struct {
    uint32_t ThrTimedBalCell11 : 7, Noreg7 : 1, ThrTimedBalCell12 : 7, Lock_isoh_isofreq : 1,
        trimming_retrigger : 1, first_wup_done : 1, : 14;
} L9963_Bal_3;

typedef struct {
    uint32_t ThrTimedBalCell9 : 7, Noreg7 : 1, ThrTimedBalCell10 : 7, clk_mon_init_done : 1,
        Noreg16 : 1, clk_mon_en : 1, : 14;
} L9963_Bal_4;

typedef struct {
    uint32_t ThrTimedBalCell7 : 7, Noreg7 : 1, ThrTimedBalCell8 : 7, Noreg15 : 1,
        transceiver_valid_by_up : 1, transceiver_on_by_up : 1, : 14;
} L9963_Bal_5;

typedef struct {
    uint32_t ThrTimedBalCell5 : 7, Noreg7 : 1, ThrTimedBalCell6 : 7, Noreg15 : 1, Noreg16 : 1,
        Noreg17 : 1, : 14;
} L9963_Bal_6;

typedef struct {
    uint32_t ThrTimedBalCell3 : 7, Noreg7 : 1, ThrTimedBalCell4 : 7, Noreg15 : 1, Noreg16 : 1,
        Noreg17 : 1, : 14;
} L9963_Bal_7;

typedef struct {
    uint32_t ThrTimedBalCell1 : 7, Noreg7 : 1, ThrTimedBalCell2 : 7, Noreg15 : 1, Noreg16 : 1,
        Noreg17 : 1, : 14;
} L9963_Bal_8;

typedef struct {
    uint32_t threshVcellUV : 8, threshVcellOV : 8, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_VCELL_THRESH_UV_OV;

typedef struct {
    uint32_t VBATT_SUM_UV_TH : 8, VBATT_SUM_OV_TH : 8, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_VBATT_SUM_TH;

typedef struct {
    uint32_t CYCLIC_CONTINOUS : 1, TCYCLE : 3, HWSC : 1, BAL_TERM_CONV : 1, CELL_TERM_CONV : 1,
        GPIO_TERM_CONV : 1, GPIO_CONV : 1, ADC_FILTER_SOC : 3, DUTY_ON : 1, CONF_CYCLIC_EN : 1,
        OVR_LATCH : 1, SOC : 1, TCYCLE_OVF : 1, ADC_CROSS_CHECK : 1, : 14;
} L9963_ADCV_CONV;

typedef struct {
    uint32_t Noreg0 : 1, PCB_open_en_even_curr : 1, PCB_open_en_odd_curr : 1,
        CROSS_ODD_EVEN_CELL : 1, CYCLIC_UPDATE : 1, BAL_AUTO_PAUSE : 1, BAL_TIM_AUTO_PAUSE : 1,
        NCYCLE_BAL_TERM : 3, NCYCLE_CELL_TERM : 3, NCYCLE_GPIO_TERM : 3, T_CELL_SET : 2, : 14;
} L9963_NCYCLE_PROG_1;

typedef struct {
    uint32_t ADC_FILTER_SLEEP : 3, TCYCLE_SLEEP : 3, ADC_FILTER_CYCLE : 3, Noreg9 : 1,
        NCYCLE_HWSC : 3, NCYCLE_GPIO : 3, VTREF_DYN_EN : 1, VTREF_EN : 1, : 14;
} L9963_NCYCLE_PROG_2;

typedef struct {
    uint32_t BAL7 : 2, BAL8 : 2, BAL9 : 2, BAL10 : 2, BAL11 : 2, BAL12 : 2, BAL13 : 2, BAL14 : 2,
        Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_BalCell14_7act;

typedef struct {
    uint32_t eof_bal : 1, bal_on : 1, Noreg2 : 1, Noreg3 : 1, BAL1 : 2, BAL2 : 2, BAL3 : 2,
        BAL4 : 2, BAL5 : 2, BAL6 : 2, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_BalCell6_1act;

typedef struct {
    uint32_t wu_cyc_wup : 1, wu_faulth : 1, wu_isoline : 1, wu_spi : 1, wu_gpio7 : 1, Noreg5 : 1,
        Noreg6 : 1, Noreg7 : 1, FSMstatus : 4, GO2SLP : 2, SW_RST : 2, Noreg16 : 1,
        Noreg17 : 1, : 14;
} L9963_FSM;

typedef struct {
    uint32_t Noreg0 : 1, Noreg1 : 1, GPI3 : 1, GPI4 : 1, GPI5 : 1, GPI6 : 1, GPI7 : 1, GPI8 : 1,
        GPI9 : 1, Noreg9 : 1, Noreg10 : 1, GPO3on : 1, GPO4on : 1, GPO5on : 1, GPO6on : 1,
        GPO7on : 1, GPO8on : 1, GPO9on : 1, : 14;
} L9963_GPOxOn_and_GPI93;

typedef struct {
    uint32_t Noreg0 : 1, Noreg1 : 1, Noreg2 : 1, GPIO7_WUP_EN : 1, GPIO3_CONFIG : 2,
        GPIO4_CONFIG : 2, GPIO5_CONFIG : 2, GPIO6_CONFIG : 2, GPIO7_CONFIG : 2, GPIO8_CONFIG : 2,
        GPIO9_CONFIG : 2, : 14;
} L9963_GPIO9_3_CONF;

typedef struct {
    uint32_t GPIO3_UT_TH : 9, GPIO3_OT_TH : 9, : 14;
} L9963_GPIO3_THR;

typedef struct {
    uint32_t GPIO4_UT_TH : 9, GPIO4_OT_TH : 9, : 14;
} L9963_GPIO4_THR;

typedef struct {
    uint32_t GPIO5_UT_TH : 9, GPIO5_OT_TH : 9, : 14;
} L9963_GPIO5_THR;

typedef struct {
    uint32_t GPIO6_UT_TH : 9, GPIO6_OT_TH : 9, : 14;
} L9963_GPIO6_THR;

typedef struct {
    uint32_t GPIO7_UT_TH : 9, GPIO7_OT_TH : 9, : 14;
} L9963_GPIO7_THR;

typedef struct {
    uint32_t GPIO8_UT_TH : 9, GPIO8_OT_TH : 9, : 14;
} L9963_GPIO8_THR;

typedef struct {
    uint32_t GPIO9_UT_TH : 9, GPIO9_OT_TH : 9, : 14;
} L9963_GPIO9_THR;

typedef struct {
    uint32_t VCELL1_EN : 1, VCELL2_EN : 1, VCELL3_EN : 1, VCELL4_EN : 1, VCELL5_EN : 1,
        VCELL6_EN : 1, VCELL7_EN : 1, VCELL8_EN : 1, VCELL9_EN : 1, VCELL10_EN : 1, VCELL11_EN : 1,
        VCELL12_EN : 1, VCELL13_EN : 1, VCELL14_EN : 1, Noreg14 : 1, Noreg15 : 1, Noreg16 : 1,
        Noreg17 : 1, : 14;
} L9963_VCELLS_EN;

typedef struct {
    uint32_t VCELL1_BAL_UV_MSK : 1, VCELL2_BAL_UV_MSK : 1, VCELL3_BAL_UV_MSK : 1,
        VCELL4_BAL_UV_MSK : 1, VCELL5_BAL_UV_MSK : 1, VCELL6_BAL_UV_MSK : 1, VCELL7_BAL_UV_MSK : 1,
        VCELL8_BAL_UV_MSK : 1, VCELL9_BAL_UV_MSK : 1, VCELL10_BAL_UV_MSK : 1,
        VCELL11_BAL_UV_MSK : 1, VCELL12_BAL_UV_MSK : 1, VCELL13_BAL_UV_MSK : 1,
        VCELL14_BAL_UV_MSK : 1, Noreg14 : 1, Noreg15 : 1, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_Faultmask;

typedef struct {
    uint32_t Gpio3_fastchg_OT_MSK : 1, Gpio4_fastchg_OT_MSK : 1, Gpio5_fastchg_OT_MSK : 1,
        Gpio6_fastchg_OT_MSK : 1, Gpio7_fastchg_OT_MSK : 1, Gpio8_fastchg_OT_MSK : 1,
        Gpio9_fastchg_OT_MSK : 1, TrimmCalOk : 1, trim_dwnl_tried : 1, RAM_CRC_ERRMSK : 1,
        RAM_CRC_ERR : 1, EEPROM_CRC_ERRMSK_CAL_FF : 1, EEPROM_CRC_ERR_CAL_FF : 1,
        EEPROM_CRC_ERRMSK_CAL_RAM : 1, EEPROM_CRC_ERR_CAL_RAM : 1, EEPROM_CRC_ERRMSK_SECT_0 : 1,
        EEPROM_CRC_ERR_SECT_0 : 1, EEPROM_DWNLD_DONE : 1, : 14;
} L9963_Faultmask2;

typedef struct {
    uint32_t adc_ovc_curr_threshold_norm : 18, : 14;
} L9963_CSA_THRESH_NORM;

typedef struct {
    uint32_t Gpio3_OT_UT_MSK : 1, Gpio4_OT_UT_MSK : 1, Gpio5_OT_UT_MSK : 1, Gpio6_OT_UT_MSK : 1,
        Gpio7_OT_UT_MSK : 1, Gpio8_OT_UT_MSK : 1, Gpio9_OT_UT_MSK : 1, Noreg7 : 1,
        sense_minus_open : 1, sense_plus_open : 1, ovc_norm_msk : 1, ovc_sleep_msk : 1,
        CoulombCounter_en : 1, adc_ovc_curr_threshold_sleep : 5, : 14;
} L9963_CSA_GPIO_MSK;

typedef struct {
    uint32_t VCell1 : 16, d_rdy_Vcell1 : 1, Noreg17 : 1, : 14;
} L9963_Vcell1;

typedef struct {
    uint32_t VCell2 : 16, d_rdy_Vcell2 : 1, Noreg17 : 1, : 14;
} L9963_Vcell2;

typedef struct {
    uint32_t VCell3 : 16, d_rdy_Vcell3 : 1, Noreg17 : 1, : 14;
} L9963_Vcell3;

typedef struct {
    uint32_t VCell4 : 16, d_rdy_Vcell4 : 1, Noreg17 : 1, : 14;
} L9963_Vcell4;

typedef struct {
    uint32_t VCell5 : 16, d_rdy_Vcell5 : 1, Noreg17 : 1, : 14;
} L9963_Vcell5;

typedef struct {
    uint32_t VCell6 : 16, d_rdy_Vcell6 : 1, Noreg17 : 1, : 14;
} L9963_Vcell6;

typedef struct {
    uint32_t VCell7 : 16, d_rdy_Vcell7 : 1, Noreg17 : 1, : 14;
} L9963_Vcell7;

typedef struct {
    uint32_t VCell8 : 16, d_rdy_Vcell8 : 1, Noreg17 : 1, : 14;
} L9963_Vcell8;

typedef struct {
    uint32_t VCell9 : 16, d_rdy_Vcell9 : 1, Noreg17 : 1, : 14;
} L9963_Vcell9;

typedef struct {
    uint32_t VCell10 : 16, d_rdy_Vcell10 : 1, Noreg17 : 1, : 14;
} L9963_Vcell10;

typedef struct {
    uint32_t VCell11 : 16, d_rdy_Vcell11 : 1, Noreg17 : 1, : 14;
} L9963_Vcell11;

typedef struct {
    uint32_t VCell12 : 16, d_rdy_Vcell12 : 1, Noreg17 : 1, : 14;
} L9963_Vcell12;

typedef struct {
    uint32_t VCell13 : 16, d_rdy_Vcell13 : 1, Noreg17 : 1, : 14;
} L9963_Vcell13;

typedef struct {
    uint32_t VCell14 : 16, d_rdy_Vcell14 : 1, Noreg17 : 1, : 14;
} L9963_Vcell14;

typedef struct {
    uint32_t CUR_INST_Synch : 18, : 14;
} L9963_Ibattery_synch;

typedef struct {
    uint32_t CUR_INST_calib : 18, : 14;
} L9963_Ibattery_calib;

typedef struct {
    uint32_t CoulombCntTime : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_CoulCntrTime;

typedef struct {
    uint32_t CoulombCounter_msb : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_CoulCntr_msb;

typedef struct {
    uint32_t CoulombCounter_lsb : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_CoulCntr_lsb;

typedef struct {
    uint32_t GPIO3_MEAS : 16, d_rdy_gpio3 : 1, ratio_abs_3_sel : 1, : 14;
} L9963_GPIO3_MEAS;

typedef struct {
    uint32_t GPIO4_MEAS : 16, d_rdy_gpio4 : 1, ratio_abs_4_sel : 1, : 14;
} L9963_GPIO4_MEAS;

typedef struct {
    uint32_t GPIO5_MEAS : 16, d_rdy_gpio5 : 1, ratio_abs_5_sel : 1, : 14;
} L9963_GPIO5_MEAS;

typedef struct {
    uint32_t GPIO6_MEAS : 16, d_rdy_gpio6 : 1, ratio_abs_6_sel : 1, : 14;
} L9963_GPIO6_MEAS;

typedef struct {
    uint32_t GPIO7_MEAS : 16, d_rdy_gpio7 : 1, ratio_abs_7_sel : 1, : 14;
} L9963_GPIO7_MEAS;

typedef struct {
    uint32_t GPIO8_MEAS : 16, d_rdy_gpio8 : 1, ratio_abs_8_sel : 1, : 14;
} L9963_GPIO8_MEAS;

typedef struct {
    uint32_t GPIO9_MEAS : 16, d_rdy_gpio9 : 1, ratio_abs_9_sel : 1, : 14;
} L9963_GPIO9_MEAS;

typedef struct {
    uint32_t TempChip : 8, OTchip : 1, Noreg9 : 1, Noreg10 : 1, Noreg11 : 1, Noreg12 : 1,
        Noreg13 : 1, Noreg14 : 1, Noreg15 : 1, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_TempChip;

typedef struct {
    uint32_t Comm_timeout_flt : 1, Noreg1 : 1, Noreg2 : 1, Fault_L_line_status : 1,
        FaultHline_fault : 1, HeartBeat_fault : 1, VCOM_UV : 1, VCOM_OV : 1, VREG_OV : 1,
        VREG_UV : 1, VTREF_OV : 1, VTREF_UV : 1, VDIG_OV : 1, VANA_OV : 1, Noreg14 : 1, Noreg15 : 1,
        Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_Faults1;

typedef struct {
    uint32_t curr_sense_ovc_norm : 1, curr_sense_ovc_sleep : 1, EoBtimeerror : 1, CoCouOvF : 1,
        Noreg4 : 1, loss_gndref : 1, loss_cgnd : 1, loss_dgnd : 1, loss_agnd : 1, Noreg9 : 1,
        OSCFail : 1, Noreg11 : 1, SPIENlatch : 1, Noreg13 : 1, Noreg14 : 1, Noreg15 : 1,
        Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_Faults2;

typedef struct {
    uint32_t Noreg0 : 1, Noreg1 : 1, BAL1_OPEN : 1, BAL2_OPEN : 1, BAL3_OPEN : 1, BAL4_OPEN : 1,
        BAL5_OPEN : 1, BAL6_OPEN : 1, BAL7_OPEN : 1, BAL8_OPEN : 1, BAL9_OPEN : 1, BAL10_OPEN : 1,
        BAL11_OPEN : 1, BAL12_OPEN : 1, BAL13_OPEN : 1, BAL14_OPEN : 1, Noreg16 : 1,
        Noreg17 : 1, : 14;
} L9963_BAL_OPEN;

typedef struct {
    uint32_t Noreg0 : 1, Noreg1 : 1, BAL1_SHORT : 1, BAL2_SHORT : 1, BAL3_SHORT : 1, BAL4_SHORT : 1,
        BAL5_SHORT : 1, BAL6_SHORT : 1, BAL7_SHORT : 1, BAL8_SHORT : 1, BAL9_SHORT : 1,
        BAL10_SHORT : 1, BAL11_SHORT : 1, BAL12_SHORT : 1, BAL13_SHORT : 1, BAL14_SHORT : 1,
        Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_BAL_SHORT;

typedef struct {
    uint32_t vsum_batt19_2 : 18, : 14;
} L9963_VSUMBATT;

typedef struct {
    uint32_t VBATT_DIV : 16, vsum_batt1_0 : 2, : 14;
} L9963_VBATTDIV;

typedef struct {
    uint32_t CELL0_OPEN : 1, CELL1_OPEN : 1, CELL2_OPEN : 1, CELL3_OPEN : 1, CELL4_OPEN : 1,
        CELL5_OPEN : 1, CELL6_OPEN : 1, CELL7_OPEN : 1, CELL8_OPEN : 1, CELL9_OPEN : 1,
        CELL10_OPEN : 1, CELL11_OPEN : 1, CELL12_OPEN : 1, CELL13_OPEN : 1, CELL14_OPEN : 1,
        Noreg15 : 1, data_ready_vbattdiv : 1, data_ready_vsum : 1, : 14;
} L9963_CELL_OPEN;

typedef struct {
    uint32_t VCELL1_UV : 1, VCELL2_UV : 1, VCELL3_UV : 1, VCELL4_UV : 1, VCELL5_UV : 1,
        VCELL6_UV : 1, VCELL7_UV : 1, VCELL8_UV : 1, VCELL9_UV : 1, VCELL10_UV : 1, VCELL11_UV : 1,
        VCELL12_UV : 1, VCELL13_UV : 1, VCELL14_UV : 1, VSUM_UV : 1, VBATTCRIT_UV : 1,
        VBATT_WRN_UV : 1, Noreg17 : 1, : 14;
} L9963_VCELL_UV;

typedef struct {
    uint32_t VCELL1_OV : 1, VCELL2_OV : 1, VCELL3_OV : 1, VCELL4_OV : 1, VCELL5_OV : 1,
        VCELL6_OV : 1, VCELL7_OV : 1, VCELL8_OV : 1, VCELL9_OV : 1, VCELL10_OV : 1, VCELL11_OV : 1,
        VCELL12_OV : 1, VCELL13_OV : 1, VCELL14_OV : 1, VSUM_OV : 1, VBATTCRIT_OV : 1,
        VBATT_WRN_OV : 1, Noreg17 : 1, : 14;
} L9963_VCELL_OV;

typedef struct {
    uint32_t GPIO3_UT : 1, GPIO4_UT : 1, GPIO5_UT : 1, GPIO6_UT : 1, GPIO7_UT : 1, GPIO8_UT : 1,
        GPIO9_UT : 1, GPIO3_OT : 1, GPIO4_OT : 1, GPIO5_OT : 1, GPIO6_OT : 1, GPIO7_OT : 1,
        GPIO8_OT : 1, GPIO9_OT : 1, Noreg14 : 1, Noreg15 : 1, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_VGPIO_OT_UT;

typedef struct {
    uint32_t VCELL1_BAL_UV : 1, VCELL2_BAL_UV : 1, VCELL3_BAL_UV : 1, VCELL4_BAL_UV : 1,
        VCELL5_BAL_UV : 1, VCELL6_BAL_UV : 1, VCELL7_BAL_UV : 1, VCELL8_BAL_UV : 1,
        VCELL9_BAL_UV : 1, VCELL10_BAL_UV : 1, VCELL11_BAL_UV : 1, VCELL12_BAL_UV : 1,
        VCELL13_BAL_UV : 1, VCELL14_BAL_UV : 1, Noreg14 : 1, Noreg15 : 1, Noreg16 : 1,
        Noreg17 : 1, : 14;
} L9963_VCELL_BAL_UV;

typedef struct {
    uint32_t GPIO3_fastchg_OT : 1, GPIO4_fastchg_OT : 1, GPIO5_fastchg_OT : 1, GPIO6_fastchg_OT : 1,
        GPIO7_fastchg_OT : 1, GPIO8_fastchg_OT : 1, GPIO9_fastchg_OT : 1, GPIO3_OPEN : 1,
        GPIO4_OPEN : 1, GPIO5_OPEN : 1, GPIO6_OPEN : 1, GPIO7_OPEN : 1, GPIO8_OPEN : 1,
        GPIO9_OPEN : 1, Noreg14 : 1, Noreg15 : 1, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_GPIO_fastchg_OT;

typedef struct {
    uint32_t MUX_BIST_FAIL : 14, HWSC_DONE : 1, Noreg15 : 1, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_MUX_BIST_FAIL;

typedef struct {
    uint32_t BIST_BAL_COMP_LS_FAIL : 7, BIST_BAL_COMP_HS_FAIL : 7, VTREF_COMP_BIST_FAIL : 1,
        VCOM_COMP_BIST_FAIL : 1, VREG_COMP_BIST_FAIL : 1, VBAT_COMP_BIST_FAIL : 1, : 14;
} L9963_BIST_COMP;

typedef struct {
    uint32_t OPEN_BIST_FAIL : 14, Noreg14 : 1, Noreg15 : 1, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_OPEN_BIST_FAIL;

typedef struct {
    uint32_t GPIO_BIST_FAIL : 7, VTREF_BIST_FAIL : 1, Noreg8 : 1, Noreg9 : 1, Noreg10 : 1,
        GPO3short : 1, GPO4short : 1, GPO5short : 1, GPO6short : 1, GPO7short : 1, GPO8short : 1,
        GPO9short : 1, : 14;
} L9963_GPIO_BIST_FAIL;

typedef struct {
    uint32_t VTREF_MEAS : 16, d_rdy_vtref : 1, Noreg17 : 1, : 14;
} L9963_VTREF;

typedef struct {
    uint32_t NVM_WR_15_0 : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_NVM_WR_1;

typedef struct {
    uint32_t NVM_WR_31_16 : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_NVM_WR_2;

typedef struct {
    uint32_t NVM_WR_47_32 : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_NVM_WR_3;

typedef struct {
    uint32_t NVM_WR_63_48 : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_NVM_WR_4;

typedef struct {
    uint32_t NVM_WR_79_64 : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_NVM_WR_5;

typedef struct {
    uint32_t NVM_WR_95_80 : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_NVM_WR_6;

typedef struct {
    uint32_t NVM_WR_111_96 : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_NVM_WR_7;

typedef struct {
    uint32_t NVM_RD_15_0 : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_NVM_RD_1;

typedef struct {
    uint32_t NVM_RD_31_16 : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_NVM_RD_2;

typedef struct {
    uint32_t NVM_RD_47_32 : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_NVM_RD_3;

typedef struct {
    uint32_t NVM_RD_63_48 : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_NVM_RD_4;

typedef struct {
    uint32_t NVM_RD_79_64 : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_NVM_RD_5;

typedef struct {
    uint32_t NVM_RD_95_80 : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_NVM_RD_6;

typedef struct {
    uint32_t NVM_RD_111_96 : 16, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_NVM_RD_7;

typedef struct {
    uint32_t NVM_CNTR : 8, NVM_PROGRAM : 1, NVM_OPER : 2, NVM_WR_BUSY : 1, Noreg12 : 1, Noreg13 : 1,
        Noreg14 : 1, Noreg15 : 1, Noreg16 : 1, Noreg17 : 1, : 14;
} L9963_NVM_CMD_CNTR;

typedef struct {
    uint32_t NVM_UNLOCK_START : 18, : 14;
} L9963_NVM_UNLCK_PRG;

typedef union {
    uint32_t                 generic;
    L9963_DEV_GEN_CFG        DEV_GEN_CFG;
    L9963_fastch_baluv       fastch_baluv;
    L9963_Bal_1              Bal_1;
    L9963_Bal_2              Bal_2;
    L9963_Bal_3              Bal_3;
    L9963_Bal_4              Bal_4;
    L9963_Bal_5              Bal_5;
    L9963_Bal_6              Bal_6;
    L9963_Bal_7              Bal_7;
    L9963_Bal_8              Bal_8;
    L9963_VCELL_THRESH_UV_OV VCELL_THRESH_UV_OV;
    L9963_VBATT_SUM_TH       VBATT_SUM_TH;
    L9963_ADCV_CONV          ADCV_CONV;
    L9963_NCYCLE_PROG_1      NCYCLE_PROG_1;
    L9963_NCYCLE_PROG_2      NCYCLE_PROG_2;
    L9963_BalCell14_7act     BalCell14_7act;
    L9963_BalCell6_1act      BalCell6_1act;
    L9963_FSM                FSM;
    L9963_GPOxOn_and_GPI93   GPOxOn_and_GPI93;
    L9963_GPIO9_3_CONF       GPIO9_3_CONF;
    L9963_GPIO3_THR          GPIO3_THR;
    L9963_GPIO4_THR          GPIO4_THR;
    L9963_GPIO5_THR          GPIO5_THR;
    L9963_GPIO6_THR          GPIO6_THR;
    L9963_GPIO7_THR          GPIO7_THR;
    L9963_GPIO8_THR          GPIO8_THR;
    L9963_GPIO9_THR          GPIO9_THR;
    L9963_VCELLS_EN          VCELLS_EN;
    L9963_Faultmask          Faultmask;
    L9963_Faultmask2         Faultmask2;
    L9963_CSA_THRESH_NORM    CSA_THRESH_NORM;
    L9963_CSA_GPIO_MSK       CSA_GPIO_MSK;
    L9963_Vcell1             Vcell1;
    L9963_Vcell2             Vcell2;
    L9963_Vcell3             Vcell3;
    L9963_Vcell4             Vcell4;
    L9963_Vcell5             Vcell5;
    L9963_Vcell6             Vcell6;
    L9963_Vcell7             Vcell7;
    L9963_Vcell8             Vcell8;
    L9963_Vcell9             Vcell9;
    L9963_Vcell10            Vcell10;
    L9963_Vcell11            Vcell11;
    L9963_Vcell12            Vcell12;
    L9963_Vcell13            Vcell13;
    L9963_Vcell14            Vcell14;
    L9963_Ibattery_synch     Ibattery_synch;
    L9963_Ibattery_calib     Ibattery_calib;
    L9963_CoulCntrTime       CoulCntrTime;
    L9963_CoulCntr_msb       CoulCntr_msb;
    L9963_CoulCntr_lsb       CoulCntr_lsb;
    L9963_GPIO3_MEAS         GPIO3_MEAS;
    L9963_GPIO4_MEAS         GPIO4_MEAS;
    L9963_GPIO5_MEAS         GPIO5_MEAS;
    L9963_GPIO6_MEAS         GPIO6_MEAS;
    L9963_GPIO7_MEAS         GPIO7_MEAS;
    L9963_GPIO8_MEAS         GPIO8_MEAS;
    L9963_GPIO9_MEAS         GPIO9_MEAS;
    L9963_TempChip           TempChip;
    L9963_Faults1            Faults1;
    L9963_Faults2            Faults2;
    L9963_BAL_OPEN           BAL_OPEN;
    L9963_BAL_SHORT          BAL_SHORT;
    L9963_VSUMBATT           VSUMBATT;
    L9963_VBATTDIV           VBATTDIV;
    L9963_CELL_OPEN          CELL_OPEN;
    L9963_VCELL_UV           VCELL_UV;
    L9963_VCELL_OV           VCELL_OV;
    L9963_VGPIO_OT_UT        VGPIO_OT_UT;
    L9963_VCELL_BAL_UV       VCELL_BAL_UV;
    L9963_GPIO_fastchg_OT    GPIO_fastchg_OT;
    L9963_MUX_BIST_FAIL      MUX_BIST_FAIL;
    L9963_BIST_COMP          BIST_COMP;
    L9963_OPEN_BIST_FAIL     OPEN_BIST_FAIL;
    L9963_GPIO_BIST_FAIL     GPIO_BIST_FAIL;
    L9963_VTREF              VTREF;
    L9963_NVM_WR_1           NVM_WR_1;
    L9963_NVM_WR_2           NVM_WR_2;
    L9963_NVM_WR_3           NVM_WR_3;
    L9963_NVM_WR_4           NVM_WR_4;
    L9963_NVM_WR_5           NVM_WR_5;
    L9963_NVM_WR_6           NVM_WR_6;
    L9963_NVM_WR_7           NVM_WR_7;
    L9963_NVM_RD_1           NVM_RD_1;
    L9963_NVM_RD_2           NVM_RD_2;
    L9963_NVM_RD_3           NVM_RD_3;
    L9963_NVM_RD_4           NVM_RD_4;
    L9963_NVM_RD_5           NVM_RD_5;
    L9963_NVM_RD_6           NVM_RD_6;
    L9963_NVM_RD_7           NVM_RD_7;
    L9963_NVM_CMD_CNTR       NVM_CMD_CNTR;
    L9963_NVM_UNLCK_PRG      NVM_UNLCK_PRG;
} L9963_RegisterUnion;

#define L9963_DEV_GEN_CFG_DEFAULT                                      \
    (((L9963_RegisterUnion)((L9963_DEV_GEN_CFG){.FaultL_force   = 0x0, \
                                                .Farthest_Unit  = 0x0, \
                                                .HeartBeat_En   = 0x0, \
                                                .FaultH_EN      = 0x0, \
                                                .HeartBeatCycle = 0x4, \
                                                .Noreg7         = 0x0, \
                                                .iso_freq_sel   = 0x0, \
                                                .out_res_tx_iso = 0x0, \
                                                .isotx_en_h     = 0x0, \
                                                .chip_ID        = 0x0}))      \
         .generic)
#define L9963_FASTCH_BALUV_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_fastch_baluv){ \
          .Vcell_bal_UV_delta_thr    = 0x0,       \
          .Gpio_fastchg_OT_delta_thr = 0x0,       \
          .CommTimeout               = 0x0        \
      }))                                         \
         .generic)
#define L9963_BAL_1_DEFAULT                                          \
    (((L9963_RegisterUnion)((L9963_Bal_1){.WDTimedBalTimer  = 0x0,   \
                                          .TimedBalTimer    = 0x0,   \
                                          .bal_stop         = 0x0,   \
                                          .bal_start        = 0x0,   \
                                          .slp_bal_conf     = 0x0,   \
                                          .comm_timeout_dis = 0x0})) \
         .generic)
#define L9963_BAL_2_DEFAULT                                         \
    (((L9963_RegisterUnion)((L9963_Bal_2){.ThrTimedBalCell13 = 0x0, \
                                          .Noreg7            = 0x0, \
                                          .ThrTimedBalCell14 = 0x0, \
                                          .TimedBalacc       = 0x0, \
                                          .Balmode           = 0x1}))         \
         .generic)
#define L9963_BAL_3_DEFAULT                                          \
    (((L9963_RegisterUnion)((L9963_Bal_3){.ThrTimedBalCell11  = 0x0, \
                                          .Noreg7             = 0x0, \
                                          .ThrTimedBalCell12  = 0x0, \
                                          .Lock_isoh_isofreq  = 0x0, \
                                          .trimming_retrigger = 0x0, \
                                          .first_wup_done     = 0x0}))   \
         .generic)
#define L9963_BAL_4_DEFAULT                                         \
    (((L9963_RegisterUnion)((L9963_Bal_4){.ThrTimedBalCell9  = 0x0, \
                                          .Noreg7            = 0x0, \
                                          .ThrTimedBalCell10 = 0x0, \
                                          .clk_mon_init_done = 0x0, \
                                          .Noreg16           = 0x0, \
                                          .clk_mon_en        = 0x0}))      \
         .generic)
#define L9963_BAL_5_DEFAULT                                               \
    (((L9963_RegisterUnion)((L9963_Bal_5){.ThrTimedBalCell7        = 0x0, \
                                          .Noreg7                  = 0x0, \
                                          .ThrTimedBalCell8        = 0x0, \
                                          .Noreg15                 = 0x0, \
                                          .transceiver_valid_by_up = 0x0, \
                                          .transceiver_on_by_up    = 0x0}))  \
         .generic)
#define L9963_BAL_6_DEFAULT                                        \
    (((L9963_RegisterUnion)((L9963_Bal_6){.ThrTimedBalCell5 = 0x0, \
                                          .Noreg7           = 0x0, \
                                          .ThrTimedBalCell6 = 0x0, \
                                          .Noreg15          = 0x0, \
                                          .Noreg16          = 0x0, \
                                          .Noreg17          = 0x0}))        \
         .generic)
#define L9963_BAL_7_DEFAULT                                        \
    (((L9963_RegisterUnion)((L9963_Bal_7){.ThrTimedBalCell3 = 0x0, \
                                          .Noreg7           = 0x0, \
                                          .ThrTimedBalCell4 = 0x0, \
                                          .Noreg15          = 0x0, \
                                          .Noreg16          = 0x0, \
                                          .Noreg17          = 0x0}))        \
         .generic)
#define L9963_BAL_8_DEFAULT                                        \
    (((L9963_RegisterUnion)((L9963_Bal_8){.ThrTimedBalCell1 = 0x0, \
                                          .Noreg7           = 0x0, \
                                          .ThrTimedBalCell2 = 0x0, \
                                          .Noreg15          = 0x0, \
                                          .Noreg16          = 0x0, \
                                          .Noreg17          = 0x0}))        \
         .generic)
#define L9963_VCELL_THRESH_UV_OV_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_VCELL_THRESH_UV_OV){ \
          .threshVcellUV = 0x0,                         \
          .threshVcellOV = 0x0,                         \
          .Noreg16       = 0x0,                         \
          .Noreg17       = 0x0                          \
      }))                                               \
         .generic)
#define L9963_VBATT_SUM_TH_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_VBATT_SUM_TH){ \
          .VBATT_SUM_UV_TH = 0x0,                 \
          .VBATT_SUM_OV_TH = 0x0,                 \
          .Noreg16         = 0x0,                 \
          .Noreg17         = 0x0                  \
      }))                                         \
         .generic)
#define L9963_ADCV_CONV_DEFAULT                                         \
    (((L9963_RegisterUnion)((L9963_ADCV_CONV){.CYCLIC_CONTINOUS = 0x0,  \
                                              .TCYCLE           = 0x0,  \
                                              .HWSC             = 0x0,  \
                                              .BAL_TERM_CONV    = 0x0,  \
                                              .CELL_TERM_CONV   = 0x0,  \
                                              .GPIO_TERM_CONV   = 0x0,  \
                                              .GPIO_CONV        = 0x0,  \
                                              .ADC_FILTER_SOC   = 0x0,  \
                                              .DUTY_ON          = 0x0,  \
                                              .CONF_CYCLIC_EN   = 0x0,  \
                                              .OVR_LATCH        = 0x0,  \
                                              .SOC              = 0x0,  \
                                              .TCYCLE_OVF       = 0x0,  \
                                              .ADC_CROSS_CHECK  = 0x0})) \
         .generic)
#define L9963_NCYCLE_PROG_1_DEFAULT                                             \
    (((L9963_RegisterUnion)((L9963_NCYCLE_PROG_1){.Noreg0                = 0x0, \
                                                  .PCB_open_en_even_curr = 0x0, \
                                                  .PCB_open_en_odd_curr  = 0x0, \
                                                  .CROSS_ODD_EVEN_CELL   = 0x0, \
                                                  .CYCLIC_UPDATE         = 0x0, \
                                                  .BAL_AUTO_PAUSE        = 0x1, \
                                                  .BAL_TIM_AUTO_PAUSE    = 0x0, \
                                                  .NCYCLE_BAL_TERM       = 0x0, \
                                                  .NCYCLE_CELL_TERM      = 0x0, \
                                                  .NCYCLE_GPIO_TERM      = 0x0, \
                                                  .T_CELL_SET            = 0x0}))          \
         .generic)
#define L9963_NCYCLE_PROG_2_DEFAULT                                        \
    (((L9963_RegisterUnion)((L9963_NCYCLE_PROG_2){.ADC_FILTER_SLEEP = 0x0, \
                                                  .TCYCLE_SLEEP     = 0x0, \
                                                  .ADC_FILTER_CYCLE = 0x0, \
                                                  .Noreg9           = 0x0, \
                                                  .NCYCLE_HWSC      = 0x0, \
                                                  .NCYCLE_GPIO      = 0x0, \
                                                  .VTREF_DYN_EN     = 0x0, \
                                                  .VTREF_EN         = 0x0}))       \
         .generic)
#define L9963_BALCELL14_7ACT_DEFAULT                                 \
    (((L9963_RegisterUnion)((L9963_BalCell14_7act){.BAL7    = 0x1,   \
                                                   .BAL8    = 0x1,   \
                                                   .BAL9    = 0x1,   \
                                                   .BAL10   = 0x1,   \
                                                   .BAL11   = 0x1,   \
                                                   .BAL12   = 0x1,   \
                                                   .BAL13   = 0x1,   \
                                                   .BAL14   = 0x1,   \
                                                   .Noreg16 = 0x0,   \
                                                   .Noreg17 = 0x0})) \
         .generic)
#define L9963_BALCELL6_1ACT_DEFAULT                                 \
    (((L9963_RegisterUnion)((L9963_BalCell6_1act){.eof_bal = 0x0,   \
                                                  .bal_on  = 0x0,   \
                                                  .Noreg2  = 0x0,   \
                                                  .Noreg3  = 0x0,   \
                                                  .BAL1    = 0x1,   \
                                                  .BAL2    = 0x1,   \
                                                  .BAL3    = 0x1,   \
                                                  .BAL4    = 0x1,   \
                                                  .BAL5    = 0x1,   \
                                                  .BAL6    = 0x1,   \
                                                  .Noreg16 = 0x0,   \
                                                  .Noreg17 = 0x0})) \
         .generic)
#define L9963_FSM_DEFAULT                                  \
    (((L9963_RegisterUnion)((L9963_FSM){.wu_cyc_wup = 0x0, \
                                        .wu_faulth  = 0x0, \
                                        .wu_isoline = 0x0, \
                                        .wu_spi     = 0x0, \
                                        .wu_gpio7   = 0x0, \
                                        .Noreg5     = 0x0, \
                                        .Noreg6     = 0x0, \
                                        .Noreg7     = 0x0, \
                                        .FSMstatus  = 0x0, \
                                        .GO2SLP     = 0x0, \
                                        .SW_RST     = 0x0, \
                                        .Noreg16    = 0x0, \
                                        .Noreg17    = 0x0}))  \
         .generic)
#define L9963_GPOXON_AND_GPI93_DEFAULT                                \
    (((L9963_RegisterUnion)((L9963_GPOxOn_and_GPI93){.Noreg0  = 0x0,  \
                                                     .Noreg1  = 0x0,  \
                                                     .GPI3    = 0x0,  \
                                                     .GPI4    = 0x0,  \
                                                     .GPI5    = 0x0,  \
                                                     .GPI6    = 0x0,  \
                                                     .GPI7    = 0x0,  \
                                                     .GPI8    = 0x0,  \
                                                     .GPI9    = 0x0,  \
                                                     .Noreg9  = 0x0,  \
                                                     .Noreg10 = 0x0,  \
                                                     .GPO3on  = 0x0,  \
                                                     .GPO4on  = 0x0,  \
                                                     .GPO5on  = 0x0,  \
                                                     .GPO6on  = 0x0,  \
                                                     .GPO7on  = 0x0,  \
                                                     .GPO8on  = 0x0,  \
                                                     .GPO9on  = 0x0})) \
         .generic)
#define L9963_GPIO9_3_CONF_DEFAULT                                      \
    (((L9963_RegisterUnion)((L9963_GPIO9_3_CONF){.Noreg0       = 0x0,   \
                                                 .Noreg1       = 0x0,   \
                                                 .Noreg2       = 0x0,   \
                                                 .GPIO7_WUP_EN = 0x0,   \
                                                 .GPIO3_CONFIG = 0x0,   \
                                                 .GPIO4_CONFIG = 0x0,   \
                                                 .GPIO5_CONFIG = 0x0,   \
                                                 .GPIO6_CONFIG = 0x0,   \
                                                 .GPIO7_CONFIG = 0x2,   \
                                                 .GPIO8_CONFIG = 0x2,   \
                                                 .GPIO9_CONFIG = 0x0})) \
         .generic)
#define L9963_GPIO3_THR_DEFAULT                                     \
    (((L9963_RegisterUnion)((L9963_GPIO3_THR){.GPIO3_UT_TH = 0x0,   \
                                              .GPIO3_OT_TH = 0x0})) \
         .generic)
#define L9963_GPIO4_THR_DEFAULT                                     \
    (((L9963_RegisterUnion)((L9963_GPIO4_THR){.GPIO4_UT_TH = 0x0,   \
                                              .GPIO4_OT_TH = 0x0})) \
         .generic)
#define L9963_GPIO5_THR_DEFAULT                                     \
    (((L9963_RegisterUnion)((L9963_GPIO5_THR){.GPIO5_UT_TH = 0x0,   \
                                              .GPIO5_OT_TH = 0x0})) \
         .generic)
#define L9963_GPIO6_THR_DEFAULT                                     \
    (((L9963_RegisterUnion)((L9963_GPIO6_THR){.GPIO6_UT_TH = 0x0,   \
                                              .GPIO6_OT_TH = 0x0})) \
         .generic)
#define L9963_GPIO7_THR_DEFAULT                                     \
    (((L9963_RegisterUnion)((L9963_GPIO7_THR){.GPIO7_UT_TH = 0x0,   \
                                              .GPIO7_OT_TH = 0x0})) \
         .generic)
#define L9963_GPIO8_THR_DEFAULT                                     \
    (((L9963_RegisterUnion)((L9963_GPIO8_THR){.GPIO8_UT_TH = 0x0,   \
                                              .GPIO8_OT_TH = 0x0})) \
         .generic)
#define L9963_GPIO9_THR_DEFAULT                                     \
    (((L9963_RegisterUnion)((L9963_GPIO9_THR){.GPIO9_UT_TH = 0x0,   \
                                              .GPIO9_OT_TH = 0x0})) \
         .generic)
#define L9963_VCELLS_EN_DEFAULT                                  \
    (((L9963_RegisterUnion)((L9963_VCELLS_EN){.VCELL1_EN  = 0x0, \
                                              .VCELL2_EN  = 0x0, \
                                              .VCELL3_EN  = 0x0, \
                                              .VCELL4_EN  = 0x0, \
                                              .VCELL5_EN  = 0x0, \
                                              .VCELL6_EN  = 0x0, \
                                              .VCELL7_EN  = 0x0, \
                                              .VCELL8_EN  = 0x0, \
                                              .VCELL9_EN  = 0x0, \
                                              .VCELL10_EN = 0x0, \
                                              .VCELL11_EN = 0x0, \
                                              .VCELL12_EN = 0x0, \
                                              .VCELL13_EN = 0x0, \
                                              .VCELL14_EN = 0x0, \
                                              .Noreg14    = 0x0, \
                                              .Noreg15    = 0x0, \
                                              .Noreg16    = 0x0, \
                                              .Noreg17    = 0x0}))  \
         .generic)
#define L9963_FAULTMASK_DEFAULT                                          \
    (((L9963_RegisterUnion)((L9963_Faultmask){.VCELL1_BAL_UV_MSK  = 0x0, \
                                              .VCELL2_BAL_UV_MSK  = 0x0, \
                                              .VCELL3_BAL_UV_MSK  = 0x0, \
                                              .VCELL4_BAL_UV_MSK  = 0x0, \
                                              .VCELL5_BAL_UV_MSK  = 0x0, \
                                              .VCELL6_BAL_UV_MSK  = 0x0, \
                                              .VCELL7_BAL_UV_MSK  = 0x0, \
                                              .VCELL8_BAL_UV_MSK  = 0x0, \
                                              .VCELL9_BAL_UV_MSK  = 0x0, \
                                              .VCELL10_BAL_UV_MSK = 0x0, \
                                              .VCELL11_BAL_UV_MSK = 0x0, \
                                              .VCELL12_BAL_UV_MSK = 0x0, \
                                              .VCELL13_BAL_UV_MSK = 0x0, \
                                              .VCELL14_BAL_UV_MSK = 0x0, \
                                              .Noreg14            = 0x0, \
                                              .Noreg15            = 0x0, \
                                              .Noreg16            = 0x0, \
                                              .Noreg17            = 0x0}))          \
         .generic)
#define L9963_FAULTMASK2_DEFAULT                                                 \
    (((L9963_RegisterUnion)((L9963_Faultmask2){.Gpio3_fastchg_OT_MSK      = 0x0, \
                                               .Gpio4_fastchg_OT_MSK      = 0x0, \
                                               .Gpio5_fastchg_OT_MSK      = 0x0, \
                                               .Gpio6_fastchg_OT_MSK      = 0x0, \
                                               .Gpio7_fastchg_OT_MSK      = 0x0, \
                                               .Gpio8_fastchg_OT_MSK      = 0x0, \
                                               .Gpio9_fastchg_OT_MSK      = 0x0, \
                                               .TrimmCalOk                = 0x0, \
                                               .trim_dwnl_tried           = 0x0, \
                                               .RAM_CRC_ERRMSK            = 0x0, \
                                               .RAM_CRC_ERR               = 0x0, \
                                               .EEPROM_CRC_ERRMSK_CAL_FF  = 0x0, \
                                               .EEPROM_CRC_ERR_CAL_FF     = 0x0, \
                                               .EEPROM_CRC_ERRMSK_CAL_RAM = 0x0, \
                                               .EEPROM_CRC_ERR_CAL_RAM    = 0x0, \
                                               .EEPROM_CRC_ERRMSK_SECT_0  = 0x0, \
                                               .EEPROM_CRC_ERR_SECT_0     = 0x0, \
                                               .EEPROM_DWNLD_DONE         = 0x0}))       \
         .generic)
#define L9963_CSA_THRESH_NORM_DEFAULT                                              \
    (((L9963_RegisterUnion)((L9963_CSA_THRESH_NORM){.adc_ovc_curr_threshold_norm = \
                                                        0x0}))                     \
         .generic)
#define L9963_CSA_GPIO_MSK_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_CSA_GPIO_MSK){ \
          .Gpio3_OT_UT_MSK              = 0x0,    \
          .Gpio4_OT_UT_MSK              = 0x0,    \
          .Gpio5_OT_UT_MSK              = 0x0,    \
          .Gpio6_OT_UT_MSK              = 0x0,    \
          .Gpio7_OT_UT_MSK              = 0x0,    \
          .Gpio8_OT_UT_MSK              = 0x0,    \
          .Gpio9_OT_UT_MSK              = 0x0,    \
          .Noreg7                       = 0x0,    \
          .sense_minus_open             = 0x0,    \
          .sense_plus_open              = 0x0,    \
          .ovc_norm_msk                 = 0x0,    \
          .ovc_sleep_msk                = 0x0,    \
          .CoulombCounter_en            = 0x0,    \
          .adc_ovc_curr_threshold_sleep = 0x0     \
      }))                                         \
         .generic)
#define L9963_VCELL1_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_Vcell1){ \
          .VCell1       = 0x0,              \
          .d_rdy_Vcell1 = 0x0,              \
          .Noreg17      = 0x0               \
      }))                                   \
         .generic)
#define L9963_VCELL2_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_Vcell2){ \
          .VCell2       = 0x0,              \
          .d_rdy_Vcell2 = 0x0,              \
          .Noreg17      = 0x0               \
      }))                                   \
         .generic)
#define L9963_VCELL3_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_Vcell3){ \
          .VCell3       = 0x0,              \
          .d_rdy_Vcell3 = 0x0,              \
          .Noreg17      = 0x0               \
      }))                                   \
         .generic)
#define L9963_VCELL4_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_Vcell4){ \
          .VCell4       = 0x0,              \
          .d_rdy_Vcell4 = 0x0,              \
          .Noreg17      = 0x0               \
      }))                                   \
         .generic)
#define L9963_VCELL5_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_Vcell5){ \
          .VCell5       = 0x0,              \
          .d_rdy_Vcell5 = 0x0,              \
          .Noreg17      = 0x0               \
      }))                                   \
         .generic)
#define L9963_VCELL6_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_Vcell6){ \
          .VCell6       = 0x0,              \
          .d_rdy_Vcell6 = 0x0,              \
          .Noreg17      = 0x0               \
      }))                                   \
         .generic)
#define L9963_VCELL7_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_Vcell7){ \
          .VCell7       = 0x0,              \
          .d_rdy_Vcell7 = 0x0,              \
          .Noreg17      = 0x0               \
      }))                                   \
         .generic)
#define L9963_VCELL8_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_Vcell8){ \
          .VCell8       = 0x0,              \
          .d_rdy_Vcell8 = 0x0,              \
          .Noreg17      = 0x0               \
      }))                                   \
         .generic)
#define L9963_VCELL9_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_Vcell9){ \
          .VCell9       = 0x0,              \
          .d_rdy_Vcell9 = 0x0,              \
          .Noreg17      = 0x0               \
      }))                                   \
         .generic)
#define L9963_VCELL10_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_Vcell10){ \
          .VCell10       = 0x0,              \
          .d_rdy_Vcell10 = 0x0,              \
          .Noreg17       = 0x0               \
      }))                                    \
         .generic)
#define L9963_VCELL11_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_Vcell11){ \
          .VCell11       = 0x0,              \
          .d_rdy_Vcell11 = 0x0,              \
          .Noreg17       = 0x0               \
      }))                                    \
         .generic)
#define L9963_VCELL12_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_Vcell12){ \
          .VCell12       = 0x0,              \
          .d_rdy_Vcell12 = 0x0,              \
          .Noreg17       = 0x0               \
      }))                                    \
         .generic)
#define L9963_VCELL13_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_Vcell13){ \
          .VCell13       = 0x0,              \
          .d_rdy_Vcell13 = 0x0,              \
          .Noreg17       = 0x0               \
      }))                                    \
         .generic)
#define L9963_VCELL14_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_Vcell14){ \
          .VCell14       = 0x0,              \
          .d_rdy_Vcell14 = 0x0,              \
          .Noreg17       = 0x0               \
      }))                                    \
         .generic)
#define L9963_IBATTERY_SYNCH_DEFAULT \
    (((L9963_RegisterUnion)((L9963_Ibattery_synch){.CUR_INST_Synch = 0x0})).generic)
#define L9963_IBATTERY_CALIB_DEFAULT \
    (((L9963_RegisterUnion)((L9963_Ibattery_calib){.CUR_INST_calib = X})).generic)
#define L9963_COULCNTRTIME_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_CoulCntrTime){ \
          .CoulombCntTime = 0x0,                  \
          .Noreg16        = 0x0,                  \
          .Noreg17        = 0x0                   \
      }))                                         \
         .generic)
#define L9963_COULCNTR_MSB_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_CoulCntr_msb){ \
          .CoulombCounter_msb = 0x0,              \
          .Noreg16            = 0x0,              \
          .Noreg17            = 0x0               \
      }))                                         \
         .generic)
#define L9963_COULCNTR_LSB_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_CoulCntr_lsb){ \
          .CoulombCounter_lsb = 0x0,              \
          .Noreg16            = 0x0,              \
          .Noreg17            = 0x0               \
      }))                                         \
         .generic)
#define L9963_GPIO3_MEAS_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_GPIO3_MEAS){ \
          .GPIO3_MEAS      = 0x0,               \
          .d_rdy_gpio3     = 0x0,               \
          .ratio_abs_3_sel = 0x0                \
      }))                                       \
         .generic)
#define L9963_GPIO4_MEAS_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_GPIO4_MEAS){ \
          .GPIO4_MEAS      = 0x0,               \
          .d_rdy_gpio4     = 0x0,               \
          .ratio_abs_4_sel = 0x0                \
      }))                                       \
         .generic)
#define L9963_GPIO5_MEAS_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_GPIO5_MEAS){ \
          .GPIO5_MEAS      = 0x0,               \
          .d_rdy_gpio5     = 0x0,               \
          .ratio_abs_5_sel = 0x0                \
      }))                                       \
         .generic)
#define L9963_GPIO6_MEAS_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_GPIO6_MEAS){ \
          .GPIO6_MEAS      = 0x0,               \
          .d_rdy_gpio6     = 0x0,               \
          .ratio_abs_6_sel = 0x0                \
      }))                                       \
         .generic)
#define L9963_GPIO7_MEAS_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_GPIO7_MEAS){ \
          .GPIO7_MEAS      = 0x0,               \
          .d_rdy_gpio7     = 0x0,               \
          .ratio_abs_7_sel = 0x0                \
      }))                                       \
         .generic)
#define L9963_GPIO8_MEAS_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_GPIO8_MEAS){ \
          .GPIO8_MEAS      = 0x0,               \
          .d_rdy_gpio8     = 0x0,               \
          .ratio_abs_8_sel = 0x0                \
      }))                                       \
         .generic)
#define L9963_GPIO9_MEAS_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_GPIO9_MEAS){ \
          .GPIO9_MEAS      = 0x0,               \
          .d_rdy_gpio9     = 0x0,               \
          .ratio_abs_9_sel = 0x0                \
      }))                                       \
         .generic)
#define L9963_TEMPCHIP_DEFAULT                                 \
    (((L9963_RegisterUnion)((L9963_TempChip){.TempChip = 0x0,  \
                                             .OTchip   = 0x0,  \
                                             .Noreg9   = 0x0,  \
                                             .Noreg10  = 0x0,  \
                                             .Noreg11  = 0x0,  \
                                             .Noreg12  = 0x0,  \
                                             .Noreg13  = 0x0,  \
                                             .Noreg14  = 0x0,  \
                                             .Noreg15  = 0x0,  \
                                             .Noreg16  = 0x0,  \
                                             .Noreg17  = 0x0})) \
         .generic)
#define L9963_FAULTS1_DEFAULT                                           \
    (((L9963_RegisterUnion)((L9963_Faults1){.Comm_timeout_flt    = 0x0, \
                                            .Noreg1              = 0x0, \
                                            .Noreg2              = 0x0, \
                                            .Fault_L_line_status = 0x0, \
                                            .FaultHline_fault    = 0x0, \
                                            .HeartBeat_fault     = 0x0, \
                                            .VCOM_UV             = 0x0, \
                                            .VCOM_OV             = 0x0, \
                                            .VREG_OV             = 0x0, \
                                            .VREG_UV             = 0x0, \
                                            .VTREF_OV            = 0x0, \
                                            .VTREF_UV            = 0x0, \
                                            .VDIG_OV             = 0x0, \
                                            .VANA_OV             = 0x0, \
                                            .Noreg14             = 0x0, \
                                            .Noreg15             = 0x0, \
                                            .Noreg16             = 0x0, \
                                            .Noreg17             = 0x0}))           \
         .generic)
#define L9963_FAULTS2_DEFAULT                                            \
    (((L9963_RegisterUnion)((L9963_Faults2){.curr_sense_ovc_norm  = 0x0, \
                                            .curr_sense_ovc_sleep = 0x0, \
                                            .EoBtimeerror         = 0x0, \
                                            .CoCouOvF             = 0x0, \
                                            .Noreg4               = 0x0, \
                                            .loss_gndref          = 0x0, \
                                            .loss_cgnd            = 0x0, \
                                            .loss_dgnd            = 0x0, \
                                            .loss_agnd            = 0x0, \
                                            .Noreg9               = 0x0, \
                                            .OSCFail              = 0x0, \
                                            .Noreg11              = 0x0, \
                                            .SPIENlatch           = 0x0, \
                                            .Noreg13              = 0x0, \
                                            .Noreg14              = 0x0, \
                                            .Noreg15              = 0x0, \
                                            .Noreg16              = 0x0, \
                                            .Noreg17              = 0x0}))            \
         .generic)
#define L9963_BAL_OPEN_DEFAULT                                  \
    (((L9963_RegisterUnion)((L9963_BAL_OPEN){.Noreg0     = 0x0, \
                                             .Noreg1     = 0x0, \
                                             .BAL1_OPEN  = 0x0, \
                                             .BAL2_OPEN  = 0x0, \
                                             .BAL3_OPEN  = 0x0, \
                                             .BAL4_OPEN  = 0x0, \
                                             .BAL5_OPEN  = 0x0, \
                                             .BAL6_OPEN  = 0x0, \
                                             .BAL7_OPEN  = 0x0, \
                                             .BAL8_OPEN  = 0x0, \
                                             .BAL9_OPEN  = 0x0, \
                                             .BAL10_OPEN = 0x0, \
                                             .BAL11_OPEN = 0x0, \
                                             .BAL12_OPEN = 0x0, \
                                             .BAL13_OPEN = 0x0, \
                                             .BAL14_OPEN = 0x0, \
                                             .Noreg16    = 0x0, \
                                             .Noreg17    = 0x0}))  \
         .generic)
#define L9963_BAL_SHORT_DEFAULT                                   \
    (((L9963_RegisterUnion)((L9963_BAL_SHORT){.Noreg0      = 0x0, \
                                              .Noreg1      = 0x0, \
                                              .BAL1_SHORT  = 0x0, \
                                              .BAL2_SHORT  = 0x0, \
                                              .BAL3_SHORT  = 0x0, \
                                              .BAL4_SHORT  = 0x0, \
                                              .BAL5_SHORT  = 0x0, \
                                              .BAL6_SHORT  = 0x0, \
                                              .BAL7_SHORT  = 0x0, \
                                              .BAL8_SHORT  = 0x0, \
                                              .BAL9_SHORT  = 0x0, \
                                              .BAL10_SHORT = 0x0, \
                                              .BAL11_SHORT = 0x0, \
                                              .BAL12_SHORT = 0x0, \
                                              .BAL13_SHORT = 0x0, \
                                              .BAL14_SHORT = 0x0, \
                                              .Noreg16     = 0x0, \
                                              .Noreg17     = 0x0}))   \
         .generic)
#define L9963_VSUMBATT_DEFAULT \
    (((L9963_RegisterUnion)((L9963_VSUMBATT){.vsum_batt19_2 = 0x0})).generic)
#define L9963_VBATTDIV_DEFAULT                                      \
    (((L9963_RegisterUnion)((L9963_VBATTDIV){.VBATT_DIV    = 0x0,   \
                                             .vsum_batt1_0 = 0x0})) \
         .generic)
#define L9963_CELL_OPEN_DEFAULT                                           \
    (((L9963_RegisterUnion)((L9963_CELL_OPEN){.CELL0_OPEN          = 0x0, \
                                              .CELL1_OPEN          = 0x0, \
                                              .CELL2_OPEN          = 0x0, \
                                              .CELL3_OPEN          = 0x0, \
                                              .CELL4_OPEN          = 0x0, \
                                              .CELL5_OPEN          = 0x0, \
                                              .CELL6_OPEN          = 0x0, \
                                              .CELL7_OPEN          = 0x0, \
                                              .CELL8_OPEN          = 0x0, \
                                              .CELL9_OPEN          = 0x0, \
                                              .CELL10_OPEN         = 0x0, \
                                              .CELL11_OPEN         = 0x0, \
                                              .CELL12_OPEN         = 0x0, \
                                              .CELL13_OPEN         = 0x0, \
                                              .CELL14_OPEN         = 0x0, \
                                              .Noreg15             = 0x0, \
                                              .data_ready_vbattdiv = 0x0, \
                                              .data_ready_vsum     = 0x0}))   \
         .generic)
#define L9963_VCELL_UV_DEFAULT                                    \
    (((L9963_RegisterUnion)((L9963_VCELL_UV){.VCELL1_UV    = 0x0, \
                                             .VCELL2_UV    = 0x0, \
                                             .VCELL3_UV    = 0x0, \
                                             .VCELL4_UV    = 0x0, \
                                             .VCELL5_UV    = 0x0, \
                                             .VCELL6_UV    = 0x0, \
                                             .VCELL7_UV    = 0x0, \
                                             .VCELL8_UV    = 0x0, \
                                             .VCELL9_UV    = 0x0, \
                                             .VCELL10_UV   = 0x0, \
                                             .VCELL11_UV   = 0x0, \
                                             .VCELL12_UV   = 0x0, \
                                             .VCELL13_UV   = 0x0, \
                                             .VCELL14_UV   = 0x0, \
                                             .VSUM_UV      = 0x0, \
                                             .VBATTCRIT_UV = 0x0, \
                                             .VBATT_WRN_UV = 0x0, \
                                             .Noreg17      = 0x0}))    \
         .generic)
#define L9963_VCELL_OV_DEFAULT                                    \
    (((L9963_RegisterUnion)((L9963_VCELL_OV){.VCELL1_OV    = 0x0, \
                                             .VCELL2_OV    = 0x0, \
                                             .VCELL3_OV    = 0x0, \
                                             .VCELL4_OV    = 0x0, \
                                             .VCELL5_OV    = 0x0, \
                                             .VCELL6_OV    = 0x0, \
                                             .VCELL7_OV    = 0x0, \
                                             .VCELL8_OV    = 0x0, \
                                             .VCELL9_OV    = 0x0, \
                                             .VCELL10_OV   = 0x0, \
                                             .VCELL11_OV   = 0x0, \
                                             .VCELL12_OV   = 0x0, \
                                             .VCELL13_OV   = 0x0, \
                                             .VCELL14_OV   = 0x0, \
                                             .VSUM_OV      = 0x0, \
                                             .VBATTCRIT_OV = 0x0, \
                                             .VBATT_WRN_OV = 0x0, \
                                             .Noreg17      = 0x0}))    \
         .generic)
#define L9963_VGPIO_OT_UT_DEFAULT                                 \
    (((L9963_RegisterUnion)((L9963_VGPIO_OT_UT){.GPIO3_UT = 0x0,  \
                                                .GPIO4_UT = 0x0,  \
                                                .GPIO5_UT = 0x0,  \
                                                .GPIO6_UT = 0x0,  \
                                                .GPIO7_UT = 0x0,  \
                                                .GPIO8_UT = 0x0,  \
                                                .GPIO9_UT = 0x0,  \
                                                .GPIO3_OT = 0x0,  \
                                                .GPIO4_OT = 0x0,  \
                                                .GPIO5_OT = 0x0,  \
                                                .GPIO6_OT = 0x0,  \
                                                .GPIO7_OT = 0x0,  \
                                                .GPIO8_OT = 0x0,  \
                                                .GPIO9_OT = 0x0,  \
                                                .Noreg14  = 0x0,  \
                                                .Noreg15  = 0x0,  \
                                                .Noreg16  = 0x0,  \
                                                .Noreg17  = 0x0})) \
         .generic)
#define L9963_VCELL_BAL_UV_DEFAULT                                      \
    (((L9963_RegisterUnion)((L9963_VCELL_BAL_UV){.VCELL1_BAL_UV  = 0x0, \
                                                 .VCELL2_BAL_UV  = 0x0, \
                                                 .VCELL3_BAL_UV  = 0x0, \
                                                 .VCELL4_BAL_UV  = 0x0, \
                                                 .VCELL5_BAL_UV  = 0x0, \
                                                 .VCELL6_BAL_UV  = 0x0, \
                                                 .VCELL7_BAL_UV  = 0x0, \
                                                 .VCELL8_BAL_UV  = 0x0, \
                                                 .VCELL9_BAL_UV  = 0x0, \
                                                 .VCELL10_BAL_UV = 0x0, \
                                                 .VCELL11_BAL_UV = 0x0, \
                                                 .VCELL12_BAL_UV = 0x0, \
                                                 .VCELL13_BAL_UV = 0x0, \
                                                 .VCELL14_BAL_UV = 0x0, \
                                                 .Noreg14        = 0x0, \
                                                 .Noreg15        = 0x0, \
                                                 .Noreg16        = 0x0, \
                                                 .Noreg17        = 0x0}))      \
         .generic)
#define L9963_GPIO_FASTCHG_OT_DEFAULT                                        \
    (((L9963_RegisterUnion)((L9963_GPIO_fastchg_OT){.GPIO3_fastchg_OT = 0x0, \
                                                    .GPIO4_fastchg_OT = 0x0, \
                                                    .GPIO5_fastchg_OT = 0x0, \
                                                    .GPIO6_fastchg_OT = 0x0, \
                                                    .GPIO7_fastchg_OT = 0x0, \
                                                    .GPIO8_fastchg_OT = 0x0, \
                                                    .GPIO9_fastchg_OT = 0x0, \
                                                    .GPIO3_OPEN       = 0x0, \
                                                    .GPIO4_OPEN       = 0x0, \
                                                    .GPIO5_OPEN       = 0x0, \
                                                    .GPIO6_OPEN       = 0x0, \
                                                    .GPIO7_OPEN       = 0x0, \
                                                    .GPIO8_OPEN       = 0x0, \
                                                    .GPIO9_OPEN       = 0x0, \
                                                    .Noreg14          = 0x0, \
                                                    .Noreg15          = 0x0, \
                                                    .Noreg16          = 0x0, \
                                                    .Noreg17          = 0x0}))        \
         .generic)
#define L9963_MUX_BIST_FAIL_DEFAULT                                     \
    (((L9963_RegisterUnion)((L9963_MUX_BIST_FAIL){.MUX_BIST_FAIL = 0x0, \
                                                  .HWSC_DONE     = 0x0, \
                                                  .Noreg15       = 0x0, \
                                                  .Noreg16       = 0x0, \
                                                  .Noreg17       = 0x0}))     \
         .generic)
#define L9963_BIST_COMP_DEFAULT                                             \
    (((L9963_RegisterUnion)((L9963_BIST_COMP){.BIST_BAL_COMP_LS_FAIL = 0x0, \
                                              .BIST_BAL_COMP_HS_FAIL = 0x0, \
                                              .VTREF_COMP_BIST_FAIL  = 0x0, \
                                              .VCOM_COMP_BIST_FAIL   = 0x0, \
                                              .VREG_COMP_BIST_FAIL   = 0x0, \
                                              .VBAT_COMP_BIST_FAIL   = 0x0})) \
         .generic)
#define L9963_OPEN_BIST_FAIL_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_OPEN_BIST_FAIL){ \
          .OPEN_BIST_FAIL = 0x0,                    \
          .Noreg14        = 0x0,                    \
          .Noreg15        = 0x0,                    \
          .Noreg16        = 0x0,                    \
          .Noreg17        = 0x0                     \
      }))                                           \
         .generic)
#define L9963_GPIO_BIST_FAIL_DEFAULT                                       \
    (((L9963_RegisterUnion)((L9963_GPIO_BIST_FAIL){.GPIO_BIST_FAIL  = 0x0, \
                                                   .VTREF_BIST_FAIL = 0x0, \
                                                   .Noreg8          = 0x0, \
                                                   .Noreg9          = 0x0, \
                                                   .Noreg10         = 0x0, \
                                                   .GPO3short       = 0x0, \
                                                   .GPO4short       = 0x0, \
                                                   .GPO5short       = 0x0, \
                                                   .GPO6short       = 0x0, \
                                                   .GPO7short       = 0x0, \
                                                   .GPO8short       = 0x0, \
                                                   .GPO9short       = 0x0}))     \
         .generic)
#define L9963_VTREF_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_VTREF){ \
          .VTREF_MEAS  = 0x0,              \
          .d_rdy_vtref = 0x0,              \
          .Noreg17     = 0x0               \
      }))                                  \
         .generic)
#define L9963_NVM_WR_1_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_NVM_WR_1){ \
          .NVM_WR_15_0 = 0x0,                 \
          .Noreg16     = 0x0,                 \
          .Noreg17     = 0x0                  \
      }))                                     \
         .generic)
#define L9963_NVM_WR_2_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_NVM_WR_2){ \
          .NVM_WR_31_16 = 0x0,                \
          .Noreg16      = 0x0,                \
          .Noreg17      = 0x0                 \
      }))                                     \
         .generic)
#define L9963_NVM_WR_3_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_NVM_WR_3){ \
          .NVM_WR_47_32 = 0x0,                \
          .Noreg16      = 0x0,                \
          .Noreg17      = 0x0                 \
      }))                                     \
         .generic)
#define L9963_NVM_WR_4_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_NVM_WR_4){ \
          .NVM_WR_63_48 = 0x0,                \
          .Noreg16      = 0x0,                \
          .Noreg17      = 0x0                 \
      }))                                     \
         .generic)
#define L9963_NVM_WR_5_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_NVM_WR_5){ \
          .NVM_WR_79_64 = 0x0,                \
          .Noreg16      = 0x0,                \
          .Noreg17      = 0x0                 \
      }))                                     \
         .generic)
#define L9963_NVM_WR_6_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_NVM_WR_6){ \
          .NVM_WR_95_80 = 0x0,                \
          .Noreg16      = 0x0,                \
          .Noreg17      = 0x0                 \
      }))                                     \
         .generic)
#define L9963_NVM_WR_7_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_NVM_WR_7){ \
          .NVM_WR_111_96 = 0x0,               \
          .Noreg16       = 0x0,               \
          .Noreg17       = 0x0                \
      }))                                     \
         .generic)
#define L9963_NVM_RD_1_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_NVM_RD_1){ \
          .NVM_RD_15_0 = 0x0,                 \
          .Noreg16     = 0x0,                 \
          .Noreg17     = 0x0                  \
      }))                                     \
         .generic)
#define L9963_NVM_RD_2_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_NVM_RD_2){ \
          .NVM_RD_31_16 = 0x0,                \
          .Noreg16      = 0x0,                \
          .Noreg17      = 0x0                 \
      }))                                     \
         .generic)
#define L9963_NVM_RD_3_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_NVM_RD_3){ \
          .NVM_RD_47_32 = 0x0,                \
          .Noreg16      = 0x0,                \
          .Noreg17      = 0x0                 \
      }))                                     \
         .generic)
#define L9963_NVM_RD_4_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_NVM_RD_4){ \
          .NVM_RD_63_48 = 0x0,                \
          .Noreg16      = 0x0,                \
          .Noreg17      = 0x0                 \
      }))                                     \
         .generic)
#define L9963_NVM_RD_5_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_NVM_RD_5){ \
          .NVM_RD_79_64 = 0x0,                \
          .Noreg16      = 0x0,                \
          .Noreg17      = 0x0                 \
      }))                                     \
         .generic)
#define L9963_NVM_RD_6_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_NVM_RD_6){ \
          .NVM_RD_95_80 = 0x0,                \
          .Noreg16      = 0x0,                \
          .Noreg17      = 0x0                 \
      }))                                     \
         .generic)
#define L9963_NVM_RD_7_DEFAULT                \
    (((L9963_RegisterUnion)((L9963_NVM_RD_7){ \
          .NVM_RD_111_96 = 0x0,               \
          .Noreg16       = 0x0,               \
          .Noreg17       = 0x0                \
      }))                                     \
         .generic)
#define L9963_NVM_CMD_CNTR_DEFAULT                                   \
    (((L9963_RegisterUnion)((L9963_NVM_CMD_CNTR){.NVM_CNTR    = 0x0, \
                                                 .NVM_PROGRAM = 0x0, \
                                                 .NVM_OPER    = 0x0, \
                                                 .NVM_WR_BUSY = 0x0, \
                                                 .Noreg12     = 0x0, \
                                                 .Noreg13     = 0x0, \
                                                 .Noreg14     = 0x0, \
                                                 .Noreg15     = 0x0, \
                                                 .Noreg16     = 0x0, \
                                                 .Noreg17     = 0x0}))   \
         .generic)
#define L9963_NVM_UNLCK_PRG_DEFAULT                                          \
    (((L9963_RegisterUnion)((L9963_NVM_UNLCK_PRG){.NVM_UNLOCK_START = 0x0})) \
         .generic)

#endif /* __L9963_REG_H_ */
