//===----------------------------------------------------------------------===//
// TODO[dyq]: Pass Description
//===----------------------------------------------------------------------===//

#include "triton/Dialect/Triton/IR/Dialect.h"
#include "triton/Dialect/TritonXPU/IR/Dialect.h"
#include "triton/Dialect/TritonXPU/Transforms/Passes.h"

namespace mlir {
namespace triton {
namespace xpu {

#define GEN_PASS_DEF_TRITONXPUCREATEGM2LM
#include "triton/Dialect/TritonXPU/Transforms/Passes.h.inc"

static int getXPUOffsetStatePolicy(Operation *op) {
  auto attr = op->getAttr("xpu.offset_state_policy");
  if (!attr)
    return -2;
  if (auto intAttr = dyn_cast<IntegerAttr>(attr))
    return intAttr.getInt();
  if (auto strAttr = dyn_cast<StringAttr>(attr)) {
    StringRef value = strAttr.getValue();
    if (value.empty() || value == "empty")
      return -2;
    if (value == "unknown")
      return static_cast<int>(OffsetState::Unknown);
    if (value == "discrete_same")
      return static_cast<int>(OffsetState::DiscreteSame);
    if (value == "continuous")
      return static_cast<int>(OffsetState::Continuous);
    if (value == "discrete")
      return static_cast<int>(OffsetState::Discrete);
    if (value == "locally_continuous")
      return static_cast<int>(OffsetState::LocallyContinuous);
  }
  op->emitError("unsupported xpu.offset_state_policy attribute");
  return -2;
}

// FlagTree XPU: read the caller-supplied `xpu.mem_sync_mode` generic
// discardable attribute (set by the XPU vendored ir.cc from the tl.load/
// tl.store `mem_sync_mode` kwarg). Defaults to SYNC when absent/unrecognized.
// This keeps the shared main-tree op definitions untouched (Q0a) while
// forwarding the internal-Triton XPU sync hint onto the XPU-local dialect ops.
static mlir::triton::MemorySyncMode getXPUMemSyncMode(Operation *op) {
  auto attr = op->getAttr("xpu.mem_sync_mode");
  if (auto strAttr = mlir::dyn_cast_or_null<StringAttr>(attr)) {
    if (strAttr.getValue() == "async")
      return mlir::triton::MemorySyncMode::ASYNC;
  }
  return mlir::triton::MemorySyncMode::SYNC;
}

bool replaceAtomicOp(mlir::ModuleOp m) {
  bool getAtomicRMWOp = false;

  m.walk([&](triton::AtomicRMWOp atomicRMWOp) {
    getAtomicRMWOp = true;
    OpBuilder builder(atomicRMWOp);
    auto loc = atomicRMWOp.getLoc();
    Value ptr = atomicRMWOp.getPtr();
    Value val = atomicRMWOp.getVal();
    Value mask = atomicRMWOp.getMask();
    Value emptyBufPtr;
    RMWOp atomic_rmw_op = atomicRMWOp.getAtomicRmwOp();
    auto dtype = val.getType();
    auto loadOp = builder.create<triton::xpu::LoadOp>(
        loc, dtype, ptr, mask, Value(), Value(), 1, -1, false, false, false,
        MemorySyncMode::SYNC);

    Operation *arithOp;
    switch (atomic_rmw_op) {
    case RMWOp::XCHG: {
      if (atomicRMWOp->hasAttr("xpu.atomic_mul")) {
        Type elementType = getElementTypeOrSelf(val.getType());
        if (mlir::isa<FloatType>(elementType))
          arithOp = builder.create<arith::MulFOp>(loc, loadOp.getResult(), val);
        else
          arithOp = builder.create<arith::MulIOp>(loc, loadOp.getResult(), val);
        break;
      }
      assert(0 && "The RMWOp::XCHG is not supported in RMWOp");
      break;
    }
    case RMWOp::AND: {
      arithOp = builder.create<arith::AndIOp>(loc, loadOp.getResult(), val);
      break;
    }
    case RMWOp::OR: {
      arithOp = builder.create<arith::OrIOp>(loc, loadOp.getResult(), val);
      break;
    }
    case RMWOp::XOR: {
      arithOp = builder.create<arith::XOrIOp>(loc, loadOp.getResult(), val);
      break;
    }
    case RMWOp::ADD: {
      arithOp = builder.create<arith::AddIOp>(loc, loadOp.getResult(), val);
      break;
    }
    case RMWOp::FADD: {
      arithOp = builder.create<arith::AddFOp>(loc, loadOp.getResult(), val);
      break;
    }
    case RMWOp::MAX: {
      arithOp = builder.create<arith::MaxSIOp>(loc, loadOp.getResult(), val);
      break;
    }
    case RMWOp::MIN: {
      arithOp = builder.create<arith::MinSIOp>(loc, loadOp.getResult(), val);
      break;
    }
    case RMWOp::UMAX: {
      arithOp = builder.create<arith::MaxUIOp>(loc, loadOp.getResult(), val);
      break;
    }
    case RMWOp::UMIN: {
      arithOp = builder.create<arith::MinUIOp>(loc, loadOp.getResult(), val);
      break;
    }
    default: {
      assert(0 && "Unsupported atomic RMW operation");
    }
    }

    auto storeOp = builder.create<triton::xpu::StoreOp>(
        loc, ptr, arithOp->getResults()[0], mask, Value(), -1, false,
        Dtype::UNKNOWN, MemorySyncMode::SYNC);
    atomicRMWOp.erase();
  });

  return getAtomicRMWOp;
}

Attribute getOneCoreGEncoding(Operation *op, ArrayRef<int64_t> shape) {
  Attribute newEncoding;
  unsigned rank = shape.size();
  llvm::SmallVector<unsigned> sizePerBank;
  llvm::SmallVector<unsigned> coresPerGroup;
  llvm::SmallVector<unsigned> groupsPerCluster;
  llvm::SmallVector<unsigned> order;

  if (rank == 1) {
    sizePerBank = {static_cast<unsigned>(shape[0])};
    coresPerGroup = {1};
    groupsPerCluster = {1};
    order = {0};
  } else if (rank == 2) {
    sizePerBank = {1, static_cast<unsigned>(shape[1])};
    coresPerGroup = {1, 1};
    groupsPerCluster = {1, 1};
    order = {0, 1};
  } else {
    llvm_unreachable("AtomicOp Simulation With Rank > 2 Unsupported");
  }

  newEncoding = triton::xpu::ClusterLayoutAttr::get(
      op->getContext(), sizePerBank, coresPerGroup, groupsPerCluster, order);
  return newEncoding;
}

Attribute getOneCoreSliceParentEncoding(Operation *op, ArrayRef<int64_t> shape,
                                        unsigned dim) {
  llvm::SmallVector<int64_t> parentShape(shape.begin(), shape.end());
  parentShape.insert(parentShape.begin() + dim, 1);
  return getOneCoreGEncoding(op, parentShape);
}

bool atomicSimulation(mlir::ModuleOp m) {

  // Step 1. Replace AtomicRMWOp with GM2LMOp + Arith.xxx + LM2GMOp
  if (replaceAtomicOp(m)) {
    // Step 2. Modify All Op Encoding
    m.walk([&](mlir::Operation *op) {
      auto opResult = op->getResults();
      if (opResult.size() == 1) { // SSA Assert
        // Only TensorType Has Encoding
        if (auto resTy =
                mlir::dyn_cast<RankedTensorType>(opResult[0].getType())) {
          auto shape = resTy.getShape();
          auto elemTy = resTy.getElementType();
          auto encoding = resTy.getEncoding();
          Attribute newEncoding; // newEncoding

          auto globalEncoding =
              mlir::dyn_cast<triton::xpu::ClusterLayoutAttr>(encoding);
          auto sliceEncoding =
              mlir::dyn_cast<triton::gpu::SliceEncodingAttr>(encoding);

          if (globalEncoding) {
            newEncoding = getOneCoreGEncoding(op, shape);
          } else if (sliceEncoding) {
            // must be globalEncoding
            auto parentEncoding =
                mlir::dyn_cast<triton::xpu::ClusterLayoutAttr>(
                    sliceEncoding.getParent());

            if (parentEncoding) {
              auto newParentEncoding = getOneCoreSliceParentEncoding(
                  op, shape, sliceEncoding.getDim());
              newEncoding = triton::gpu::SliceEncodingAttr::get(
                  op->getContext(), sliceEncoding.getDim(),
                  cast<triton::gpu::DistributedEncodingTrait>(
                      static_cast<Attribute>(newParentEncoding)));
            } else {
              llvm_unreachable("Unsupported SliceEncoding's Parent Attribute");
            }
          } else {
            llvm_unreachable("Unsupported Encoding Attribute");
          }

          auto newResTy = RankedTensorType::get(shape, elemTy, newEncoding);
          opResult[0].setType(newResTy);
        }
      }
    });

    // Step 3. Special Modification For [constOp]
    // Step 3.1. ConstOp: value's encoding is not modified before this walk
    m.walk([&](arith::ConstantOp constOp) {
      auto newValue = constOp.getValue();
      if (auto attr =
              mlir::dyn_cast<mlir::DenseElementsAttr>(constOp.getValue())) {
        newValue = DenseElementsAttr::getFromRawBuffer(
            mlir::cast<ShapedType>(constOp.getType()), attr.getRawData());
      }
      OpBuilder builder(constOp);
      auto loc = constOp.getLoc();
      auto newConstOp = builder.create<mlir::arith::ConstantOp>(
          loc, constOp.getType(), newValue);
      constOp.replaceAllUsesWith(newConstOp.getResult());
      constOp.erase();
    });

    // Step 3.2. ExpandDimsOp: it expands the data dimension, so its prev
    // cvtOp's correct encoding should be inferd by its operand. cvtOp is
    // actually generated after expandDimsOp, so we need to modify the
    // encoding of the previous cvtOp after determining the shape of
    // expandDimsOp.
    m.walk([&](triton::ExpandDimsOp expandOp) {
      auto expandOpType = mlir::cast<RankedTensorType>(expandOp.getType());
      auto globalEncoding = mlir::cast<triton::xpu::ClusterLayoutAttr>(
          expandOpType.getEncoding());

      if (auto cvtOp =
              expandOp.getSrc().getDefiningOp<triton::xpu::ConvertLayoutOp>()) {
        auto cvtOpType = mlir::cast<RankedTensorType>(cvtOp.getType());
        auto sliceEncoding =
            mlir::cast<triton::gpu::SliceEncodingAttr>(cvtOpType.getEncoding());

        auto newSliceEncoding = triton::gpu::SliceEncodingAttr::get(
            expandOp->getContext(), sliceEncoding.getDim(),
            cast<triton::gpu::DistributedEncodingTrait>(
                static_cast<Attribute>(globalEncoding)));
        auto newResTy = RankedTensorType::get(
            cvtOpType.getShape(), cvtOpType.getElementType(), newSliceEncoding);

        cvtOp->getResult(0).setType(newResTy);
      } else {
        llvm_unreachable("ExpandDimsOp With Error Operand");
      }
    });

    // Step 3.3. ForOp: we need to modify forOp's argTy, args can't be
    m.walk([&](scf::ForOp forOp) {
      auto forBody = forOp.getBody();
      // modify forOp's argTy
      auto forArgs = forBody->getArguments();
      for (auto forArg : forArgs) {
        if (auto argTy = mlir::dyn_cast<RankedTensorType>(forArg.getType())) {
          auto shape = argTy.getShape();
          auto elemTy = argTy.getElementType();
          auto argEncoding =
              mlir::cast<triton::xpu::ClusterLayoutAttr>(argTy.getEncoding());

          auto newArgEncoding = getOneCoreGEncoding(forOp, shape);
          auto newArgTy = RankedTensorType::get(shape, elemTy, newArgEncoding);

          forArg.setType(newArgTy);
        }
      }

      // modify forOp's resTy
      auto forResults = forOp->getResults();
      for (auto forRes : forResults) {
        if (auto argTy = mlir::dyn_cast<RankedTensorType>(forRes.getType())) {
          auto shape = argTy.getShape();
          auto elemTy = argTy.getElementType();
          auto argEncoding =
              mlir::cast<triton::xpu::ClusterLayoutAttr>(argTy.getEncoding());

          auto newArgEncoding = getOneCoreGEncoding(forOp, shape);
          auto newArgTy = RankedTensorType::get(shape, elemTy, newArgEncoding);

          forRes.setType(newArgTy);
        }
      }
    });

    // Step 3.4. ReduceOp: it reduces the data dimension, so its correct
    // encoding should be inferd by its input type.
    m.walk([&](triton::ReduceOp redOp) {
      assert(redOp->getNumResults() == redOp->getNumOperands());
      for (int i = 0; i < redOp->getNumResults(); ++i) {
        if (dyn_cast<RankedTensorType>(redOp.getType(i))) {
          auto resTy = mlir::cast<RankedTensorType>(redOp.getType(i));
          auto srcTy =
              mlir::cast<RankedTensorType>(redOp.getOperand(i).getType());

          auto resSliceEncoding =
              mlir::cast<triton::gpu::SliceEncodingAttr>(resTy.getEncoding());
          auto srcGlobalEncoding =
              mlir::cast<triton::xpu::ClusterLayoutAttr>(srcTy.getEncoding());

          auto newEncoding = triton::gpu::SliceEncodingAttr::get(
              redOp.getContext(), resSliceEncoding.getDim(),
              cast<triton::gpu::DistributedEncodingTrait>(
                  static_cast<Attribute>(srcGlobalEncoding)));
          auto newResTy = RankedTensorType::get(
              resTy.getShape(), resTy.getElementType(), newEncoding);

          redOp->getResult(i).setType(newResTy);
        }
      }
    });

    return true;
  }

  return false;
}

Attribute getOneCoreAllDealGEncoding(Operation *op, ArrayRef<int64_t> shape) {
  Attribute newEncoding;
  unsigned rank = shape.size();
  llvm::SmallVector<unsigned> sizePerBank;
  llvm::SmallVector<unsigned> coresPerGroup;
  llvm::SmallVector<unsigned> groupsPerCluster;
  llvm::SmallVector<unsigned> order;

  if (rank == 1) {
    sizePerBank = {static_cast<unsigned>(shape[0])};
    coresPerGroup = {1};
    groupsPerCluster = {1};
    order = {0};
  } else if (rank == 2) {
    sizePerBank = {1, static_cast<unsigned>(shape[1])};
    coresPerGroup = {1, 1};
    groupsPerCluster = {1, 1};
    order = {0, 1};
  } else {
    llvm_unreachable("Rank > 2 Unsupported");
  }

  newEncoding = triton::xpu::ClusterLayoutAttr::get(
      op->getContext(), sizePerBank, coresPerGroup, groupsPerCluster, order);
  return newEncoding;
}

void oneCoreCalculationEncodingSet(mlir::ModuleOp m) {

  // Step 1. Modify All Op Encoding
  m.walk([&](mlir::Operation *op) {
    auto opResult = op->getResults();
    if (opResult.size() == 1) { // SSA Assert
      // Only TensorType Has Encoding
      if (auto resTy =
              mlir::dyn_cast<RankedTensorType>(opResult[0].getType())) {
        auto shape = resTy.getShape();
        auto elemTy = resTy.getElementType();
        auto encoding = resTy.getEncoding();
        Attribute newEncoding; // newEncoding

        auto globalEncoding =
            mlir::dyn_cast<triton::xpu::ClusterLayoutAttr>(encoding);
        auto sliceEncoding =
            mlir::dyn_cast<triton::gpu::SliceEncodingAttr>(encoding);

        if (globalEncoding) {
          newEncoding = getOneCoreAllDealGEncoding(op, shape);
        } else if (sliceEncoding) {
          // must be globalEncoding
          auto parentEncoding = mlir::dyn_cast<triton::xpu::ClusterLayoutAttr>(
              sliceEncoding.getParent());

          if (parentEncoding) {
            auto newParentEncoding = getOneCoreSliceParentEncoding(
                op, shape, sliceEncoding.getDim());
            newEncoding = triton::gpu::SliceEncodingAttr::get(
                op->getContext(), sliceEncoding.getDim(),
                cast<triton::gpu::DistributedEncodingTrait>(
                    static_cast<Attribute>(newParentEncoding)));
          } else {
            llvm_unreachable("Unsupported SliceEncoding's Parent Attribute");
          }
        } else {
          llvm_unreachable("Unsupported Encoding Attribute");
        }

        auto newResTy = RankedTensorType::get(shape, elemTy, newEncoding);
        opResult[0].setType(newResTy);
      }
    }
  });

  // Step 3. Special Modification For [constOp]
  // Step 3.1. ConstOp: value's encoding is not modified before this walk
  m.walk([&](arith::ConstantOp constOp) {
    auto newValue = constOp.getValue();
    if (auto attr =
            mlir::dyn_cast<mlir::DenseElementsAttr>(constOp.getValue())) {
      newValue = DenseElementsAttr::getFromRawBuffer(
          mlir::cast<ShapedType>(constOp.getType()), attr.getRawData());
    }
    OpBuilder builder(constOp);
    auto loc = constOp.getLoc();
    auto newConstOp = builder.create<mlir::arith::ConstantOp>(
        loc, constOp.getType(), newValue);
    constOp.replaceAllUsesWith(newConstOp.getResult());
    constOp.erase();
  });

  // Step 3.2. ExpandDimsOp: it expands the data dimension, so its prev
  // cvtOp's correct encoding should be inferd by its operand. cvtOp is
  // actually generated after expandDimsOp, so we need to modify the
  // encoding of the previous cvtOp after determining the shape of
  // expandDimsOp.
  m.walk([&](triton::ExpandDimsOp expandOp) {
    auto expandOpType = mlir::cast<RankedTensorType>(expandOp.getType());
    auto globalEncoding =
        mlir::cast<triton::xpu::ClusterLayoutAttr>(expandOpType.getEncoding());

    if (auto cvtOp =
            expandOp.getSrc().getDefiningOp<triton::xpu::ConvertLayoutOp>()) {
      auto cvtOpType = mlir::cast<RankedTensorType>(cvtOp.getType());
      auto sliceEncoding =
          mlir::cast<triton::gpu::SliceEncodingAttr>(cvtOpType.getEncoding());

      auto newSliceEncoding = triton::gpu::SliceEncodingAttr::get(
          expandOp->getContext(), sliceEncoding.getDim(),
          cast<triton::gpu::DistributedEncodingTrait>(
              static_cast<Attribute>(globalEncoding)));
      auto newResTy = RankedTensorType::get(
          cvtOpType.getShape(), cvtOpType.getElementType(), newSliceEncoding);

      cvtOp->getResult(0).setType(newResTy);
    } else {
      llvm_unreachable("ExpandDimsOp With Error Operand");
    }
  });

  // Step 3.3. ForOp: we need to modify forOp's argTy, args can't be
  m.walk([&](scf::ForOp forOp) {
    auto forBody = forOp.getBody();
    // modify forOp's argTy
    auto forArgs = forBody->getArguments();
    for (auto forArg : forArgs) {
      if (auto argTy = mlir::dyn_cast<RankedTensorType>(forArg.getType())) {
        auto shape = argTy.getShape();
        auto elemTy = argTy.getElementType();
        auto argEncoding =
            mlir::cast<triton::xpu::ClusterLayoutAttr>(argTy.getEncoding());

        auto newArgEncoding = getOneCoreGEncoding(forOp, shape);
        auto newArgTy = RankedTensorType::get(shape, elemTy, newArgEncoding);

        forArg.setType(newArgTy);
      }
    }

    // modify forOp's resTy
    auto forResults = forOp->getResults();
    for (auto forRes : forResults) {
      if (auto argTy = mlir::dyn_cast<RankedTensorType>(forRes.getType())) {
        auto shape = argTy.getShape();
        auto elemTy = argTy.getElementType();
        auto argEncoding =
            mlir::cast<triton::xpu::ClusterLayoutAttr>(argTy.getEncoding());

        auto newArgEncoding = getOneCoreGEncoding(forOp, shape);
        auto newArgTy = RankedTensorType::get(shape, elemTy, newArgEncoding);

        forRes.setType(newArgTy);
      }
    }
  });

  // Step 3.4. ReduceOp: it reduces the data dimension, so its correct
  // encoding should be inferd by its input type.
  m.walk([&](triton::ReduceOp redOp) {
    assert(redOp->getNumResults() == redOp->getNumOperands());
    for (int i = 0; i < redOp->getNumResults(); ++i) {
      if (dyn_cast<RankedTensorType>(redOp.getType(i))) {
        auto resTy = mlir::cast<RankedTensorType>(redOp.getType(i));
        auto srcTy =
            mlir::cast<RankedTensorType>(redOp.getOperand(i).getType());

        auto resSliceEncoding =
            mlir::cast<triton::gpu::SliceEncodingAttr>(resTy.getEncoding());
        auto srcGlobalEncoding =
            mlir::cast<triton::xpu::ClusterLayoutAttr>(srcTy.getEncoding());

        auto newEncoding = triton::gpu::SliceEncodingAttr::get(
            redOp.getContext(), resSliceEncoding.getDim(),
            cast<triton::gpu::DistributedEncodingTrait>(
                static_cast<Attribute>(srcGlobalEncoding)));
        auto newResTy = RankedTensorType::get(
            resTy.getShape(), resTy.getElementType(), newEncoding);

        redOp->getResult(i).setType(newResTy);
      }
    }
  });
}

struct TritonXPUCreateGM2LMPass
    : public impl::TritonXPUCreateGM2LMBase<TritonXPUCreateGM2LMPass> {

  using impl::TritonXPUCreateGM2LMBase<
      TritonXPUCreateGM2LMPass>::TritonXPUCreateGM2LMBase;

  void runOnOperation() override {
    mlir::ModuleOp m = getOperation();
    bool hasAtomicSim = false;

    // Replace AtomicRMWOp with GM2LMOp + Arith.xxx + LM2GMOp(Embedding
    // Backward)
    if (oneCoreActOnly)
      oneCoreCalculationEncodingSet(m);

    if (atomicSim)
      hasAtomicSim = atomicSimulation(m);

    llvm::SmallSetVector<Operation *, 4> opToErase;
    Value emptyBufPtr;
    Value emptyLen;

    // FIXME: Sometimes (test_core.py::test_bin_op_constexpr)
    // `triton::LoadOp` and `triton::StoreOp` can not be replaced
    // with `triton::xpu::LoadOp` and `triton::xpu::StoreOp` in
    // TritonToTritonXPUPass, So we workaround to replace it here.
    DenseMap<Operation *, int> offsetStateMap;
    m.walk([&](triton::LoadOp loadOp) {
      auto loc = loadOp.getLoc();
      OpBuilder builder(loadOp);
      auto newLoadOp = builder.create<triton::xpu::LoadOp>(
          loc, loadOp.getType(), loadOp.getPtr(), loadOp.getMask(),
          loadOp.getOther(), Value(), 1, -1, false, false, false,
          getXPUMemSyncMode(loadOp));
      loadOp.replaceAllUsesWith(newLoadOp.getResult());
      opToErase.insert(loadOp);
      offsetStateMap[newLoadOp] = getXPUOffsetStatePolicy(loadOp);
    });

    m.walk([&](triton::StoreOp storeOp) {
      auto loc = storeOp.getLoc();
      OpBuilder builder(storeOp);
      auto newStoreOp = builder.create<triton::xpu::StoreOp>(
          loc, storeOp.getPtr(), storeOp.getValue(), storeOp.getMask(), Value(),
          -1, false, Dtype::UNKNOWN, getXPUMemSyncMode(storeOp));
      opToErase.insert(storeOp);
      offsetStateMap[newStoreOp] = getXPUOffsetStatePolicy(storeOp);
    });

    m.walk([&](triton::xpu::LoadOp loadOp) {
      OpBuilder builder(loadOp);
      auto loc = loadOp.getLoc();
      auto lmPtrType = addrspaceCast(loadOp.getPtr().getType(), 0);
      bool handwrittenOffsetState = offsetStateMap[loadOp] != -2;
      int offsetState = handwrittenOffsetState
                            ? offsetStateMap[loadOp]
                            : static_cast<int32_t>(OffsetState::Unknown);
      if (xpuArch == 2) {
        if (loadOp.getResult().hasOneUse()) {
          if (auto extFOp = dyn_cast<arith::ExtFOp>(*(loadOp->user_begin()))) {
            if (this->isUseMaskZero) {
              auto gm2lmOp = builder.create<triton::xpu::GM2LMMaskOp>(
                  loc, lmPtrType, loadOp.getPtr(), loadOp.getMask(),
                  loadOp.getOther(), emptyLen, emptyBufPtr, offsetState, -1, -1,
                  -1, -1, -1, false, loadOp.getSyncMode(), hasAtomicSim, false,
                  handwrittenOffsetState);
              loadOp.setOperand(0, gm2lmOp.getResult());
              loadOp.getResult().setType(extFOp.getType());
              extFOp.getResult().replaceAllUsesWith(loadOp.getResult());
              opToErase.insert(extFOp);
              // Remove Mask in loadOp
              if (loadOp.getMask()) {
                auto operandSegmentSizesAttr =
                    loadOp->getAttrOfType<DenseI32ArrayAttr>(
                        "operandSegmentSizes");
                SmallVector<int, 4> operandSegmentSizes(
                    operandSegmentSizesAttr.asArrayRef());
                --operandSegmentSizes[1]; // 0: ptr, 1: mask, 2: other
                loadOp->setAttr(
                    "operandSegmentSizes",
                    builder.getDenseI32ArrayAttr(operandSegmentSizes));
                loadOp->eraseOperands(1);
              }
            } else {
              auto gm2lmOp = builder.create<triton::xpu::GM2LMOp>(
                  loc, lmPtrType, loadOp.getPtr(), loadOp.getMask(),
                  loadOp.getOther(), emptyBufPtr, offsetState, -1, -1, -1, -1,
                  -1, false, loadOp.getSyncMode(), hasAtomicSim, false,
                  handwrittenOffsetState);
              loadOp.setOperand(0, gm2lmOp.getResult());
              loadOp.getResult().setType(extFOp.getType());
              extFOp.getResult().replaceAllUsesWith(loadOp.getResult());
              opToErase.insert(extFOp);
            }
            return;
          }
        }
      }
      if (this->isUseMaskZero) {
        auto gm2lmOp = builder.create<triton::xpu::GM2LMMaskOp>(
            loc, lmPtrType, loadOp.getPtr(), loadOp.getMask(),
            loadOp.getOther(), emptyLen, emptyBufPtr, offsetState, -1, -1, -1,
            -1, -1, false, loadOp.getSyncMode(), hasAtomicSim, false,
            handwrittenOffsetState);
        loadOp.setOperand(0, gm2lmOp.getResult());
        // Remove Mask in loadOp
        if (loadOp.getMask()) {
          auto operandSegmentSizesAttr =
              loadOp->getAttrOfType<DenseI32ArrayAttr>("operandSegmentSizes");
          SmallVector<int, 4> operandSegmentSizes(
              operandSegmentSizesAttr.asArrayRef());
          --operandSegmentSizes[1]; // 0: ptr, 1: mask, 2: other
          loadOp->setAttr("operandSegmentSizes",
                          builder.getDenseI32ArrayAttr(operandSegmentSizes));
          loadOp->eraseOperands(1);
        }
      } else {
        auto gm2lmOp = builder.create<triton::xpu::GM2LMOp>(
            loc, lmPtrType, loadOp.getPtr(), loadOp.getMask(),
            loadOp.getOther(), emptyBufPtr, offsetState, -1, -1, -1, -1, -1,
            false, loadOp.getSyncMode(), hasAtomicSim, false,
            handwrittenOffsetState);
        loadOp.setOperand(0, gm2lmOp.getResult());
      }
    });

    m.walk([&](triton::xpu::StoreOp storeOp) {
      OpBuilder builder(storeOp);
      auto loc = storeOp.getLoc();
      auto storeVal = storeOp.getValue();
      bool handwrittenOffsetState = offsetStateMap[storeOp] != -2;
      int offsetState = handwrittenOffsetState
                            ? offsetStateMap[storeOp]
                            : static_cast<int32_t>(OffsetState::Unknown);
      if (xpuArch == 2) {
        if (storeVal.getDefiningOp()) {
          if (auto truncFOp =
                  dyn_cast<arith::TruncFOp>(storeVal.getDefiningOp())) {
            storeVal = truncFOp.getIn();
          }
        }
      }
      storeOp->setOperand(1, storeVal);
      if (this->isUseMaskZero) {
        auto lm2gmOp = builder.create<triton::xpu::LM2GMMaskOp>(
            loc, storeOp.getPtr(), storeVal, storeOp.getMask(), emptyLen,
            emptyBufPtr, -1, offsetState, -1, -1, storeOp.getSyncMode(),
            hasAtomicSim, handwrittenOffsetState);
        lm2gmOp->moveAfter(storeOp);
        // Remove Mask in storeOp
        if (storeOp.getMask()) {
          auto operandSegmentSizesAttr =
              storeOp->getAttrOfType<DenseI32ArrayAttr>("operandSegmentSizes");
          SmallVector<int, 4> operandSegmentSizes(
              operandSegmentSizesAttr.asArrayRef());
          --operandSegmentSizes[2]; // 0: ptr, 1: value, 2: mask
          storeOp->setAttr("operandSegmentSizes",
                           builder.getDenseI32ArrayAttr(operandSegmentSizes));
          storeOp->eraseOperands(2);
        }
      } else {
        auto lm2gmOp = builder.create<triton::xpu::LM2GMOp>(
            loc, storeOp.getPtr(), storeVal, storeOp.getMask(), emptyBufPtr, -1,
            offsetState, -1, -1, storeOp.getSyncMode(), hasAtomicSim,
            handwrittenOffsetState);
        lm2gmOp->moveAfter(storeOp);
      }
    });

    for (auto op : opToErase) {
      op->erase();
    }
  }
};

} // namespace xpu
} // namespace triton
} // namespace mlir
