design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/media/psf/Home/Downloads/sljt1.comp.xfer/backupcvs/hcb1/hcb/LDPCENCDEC/openlane/user_project_wrapper,user_project_wrapper,24_04_25_16_01,flow completed,1h52m42s0ms,0h42m41s0ms,7749.39957302971,10.2784,2712.2898505603985,3.15,-1,10776.58,23502,0,0,0,0,0,0,999727,21,21,0,-1,-1,2787364,294770,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,1850029905.0,0.0,7.28,8.2,3.27,3.9,-1,161060,1662469,125385,1625591,0,0,0,39033,3567,208,1139,1911,13729,3115,834,2405,2348,4151,48,548576,113251,31101,134170,27878,854976,10173980.1536,-1,-1,-1,7.81e-06,1.24e-05,5.54e-07,-1,-1,-1,2.529999999998836,80000.0,0.0125,80000,1,35,180,180,0.15,1,32,0.25,1,sky130_fd_sc_hd,DELAY 4
