{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "XCVR_Modules/xcvr_8B10B.qsys XCVR_Modules/xcvr_8B10B.BAK.qsys " "Backing up file \"XCVR_Modules/xcvr_8B10B.qsys\" to \"XCVR_Modules/xcvr_8B10B.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1540457656194 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "XCVR_Modules/xcvr_8B10B/synth/xcvr_8B10B.vhd XCVR_Modules/xcvr_8B10B.BAK.vhd " "Backing up file \"XCVR_Modules/xcvr_8B10B/synth/xcvr_8B10B.vhd\" to \"XCVR_Modules/xcvr_8B10B.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1540457656196 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys XCVR_Modules/xcvr_8B10B.qsys " "Started upgrading IP component Qsys with file \"XCVR_Modules/xcvr_8B10B.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540457656196 ""}
{ "Info" "" "" "2018.10.25.16:54:28 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.10.25.16:54:28 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1540457668318 ""}
{ "Info" "" "" "2018.10.25.16:54:28 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.10.25.16:54:28 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1540457668327 ""}
{ "Info" "xcvr_8B10B_generation.rpt" "" "2018.10.25.16:54:41 Info: Saving generation log to /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B" {  } {  } 0 0 "2018.10.25.16:54:41 Info: Saving generation log to /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B" 0 0 "Shell" 0 -1 1540457681439 ""}
{ "Info" "" "" "2018.10.25.16:54:41 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.10.25.16:54:41 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1540457681439 ""}
{ "Info" "xcvr_8B10B --family="Arria 10" --part=10AX066N3F40E2SG" "" "2018.10.25.16:54:41 Info: qsys-generate /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules" {  } {  } 0 0 "2018.10.25.16:54:41 Info: qsys-generate /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules" 0 0 "Shell" 0 -1 1540457681582 ""}
{ "Info" "xcvr_8B10B.qsys" "" "2018.10.25.16:54:41 Info: Loading XCVR_Modules" {  } {  } 0 0 "2018.10.25.16:54:41 Info: Loading XCVR_Modules" 0 0 "Shell" 0 -1 1540457681613 ""}
{ "Info" "" "" "2018.10.25.16:54:41 Info: Reading input file" {  } {  } 0 0 "2018.10.25.16:54:41 Info: Reading input file" 0 0 "Shell" 0 -1 1540457681637 ""}
{ "Info" "" "" "2018.10.25.16:54:41 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2018.10.25.16:54:41 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1540457681642 ""}
{ "Info" "" "" "2018.10.25.16:54:41 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.10.25.16:54:41 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1540457681643 ""}
{ "Info" "" "" "2018.10.25.16:54:41 Info: Adding xcvr_atx_pll_a10_0 \[altera_xcvr_atx_pll_a10 18.1\]" {  } {  } 0 0 "2018.10.25.16:54:41 Info: Adding xcvr_atx_pll_a10_0 \[altera_xcvr_atx_pll_a10 18.1\]" 0 0 "Shell" 0 -1 1540457681644 ""}
{ "Info" "" "" "2018.10.25.16:54:41 Info: Parameterizing module xcvr_atx_pll_a10_0" {  } {  } 0 0 "2018.10.25.16:54:41 Info: Parameterizing module xcvr_atx_pll_a10_0" 0 0 "Shell" 0 -1 1540457681646 ""}
{ "Info" "" "" "2018.10.25.16:54:41 Info: Adding xcvr_native_a10_0 \[altera_xcvr_native_a10 18.1\]" {  } {  } 0 0 "2018.10.25.16:54:41 Info: Adding xcvr_native_a10_0 \[altera_xcvr_native_a10 18.1\]" 0 0 "Shell" 0 -1 1540457681648 ""}
{ "Info" "" "" "2018.10.25.16:54:41 Info: Parameterizing module xcvr_native_a10_0" {  } {  } 0 0 "2018.10.25.16:54:41 Info: Parameterizing module xcvr_native_a10_0" 0 0 "Shell" 0 -1 1540457681653 ""}
{ "Info" "" "" "2018.10.25.16:54:41 Info: Adding xcvr_reset_control_0 \[altera_xcvr_reset_control 18.1\]" {  } {  } 0 0 "2018.10.25.16:54:41 Info: Adding xcvr_reset_control_0 \[altera_xcvr_reset_control 18.1\]" 0 0 "Shell" 0 -1 1540457681658 ""}
{ "Info" "" "" "2018.10.25.16:54:41 Info: Parameterizing module xcvr_reset_control_0" {  } {  } 0 0 "2018.10.25.16:54:41 Info: Parameterizing module xcvr_reset_control_0" 0 0 "Shell" 0 -1 1540457681659 ""}
{ "Info" "" "" "2018.10.25.16:54:41 Info: Building connections" {  } {  } 0 0 "2018.10.25.16:54:41 Info: Building connections" 0 0 "Shell" 0 -1 1540457681660 ""}
{ "Info" "" "" "2018.10.25.16:54:41 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.25.16:54:41 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1540457681665 ""}
{ "Info" "" "" "2018.10.25.16:54:41 Info: Validating" {  } {  } 0 0 "2018.10.25.16:54:41 Info: Validating" 0 0 "Shell" 0 -1 1540457681672 ""}
{ "Info" "" "" "2018.10.25.16:54:44 Info: Done reading input file" {  } {  } 0 0 "2018.10.25.16:54:44 Info: Done reading input file" 0 0 "Shell" 0 -1 1540457684071 ""}
{ "Info" "" "" "2018.10.25.16:54:45 Info: xcvr_8B10B.xcvr_atx_pll_a10_0: For the selected device(10AX066N3F40E2SG), PLL speed grade is 3." {  } {  } 0 0 "2018.10.25.16:54:45 Info: xcvr_8B10B.xcvr_atx_pll_a10_0: For the selected device(10AX066N3F40E2SG), PLL speed grade is 3." 0 0 "Shell" 0 -1 1540457685395 ""}
{ "Info" "control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0." "" "2018.10.25.16:54:45 Info: xcvr_8B10B.xcvr_native_a10_0: Simplified data interface has been enabled. The Native PHY will present the data" {  } {  } 0 0 "2018.10.25.16:54:45 Info: xcvr_8B10B.xcvr_native_a10_0: Simplified data interface has been enabled. The Native PHY will present the data" 0 0 "Shell" 0 -1 1540457685395 ""}
{ "Info" "" "" "2018.10.25.16:54:45 Info: xcvr_8B10B.xcvr_native_a10_0: For the selected device(10AX066N3F40E2SG), transceiver speed grade is 3 and core speed grade is 2." {  } {  } 0 0 "2018.10.25.16:54:45 Info: xcvr_8B10B.xcvr_native_a10_0: For the selected device(10AX066N3F40E2SG), transceiver speed grade is 3 and core speed grade is 2." 0 0 "Shell" 0 -1 1540457685396 ""}
{ "Info" "html>" "" "2018.10.25.16:54:45 Info: xcvr_8B10B.xcvr_native_a10_0: <html><font color=\"blue\">Note - </font>The external TX PLL IP must be configured with an output clock frequency of 1270.0 MHz.<" {  } {  } 0 0 "2018.10.25.16:54:45 Info: xcvr_8B10B.xcvr_native_a10_0: <html><font color=\"blue\">Note - </font>The external TX PLL IP must be configured with an output clock frequency of 1270.0 MHz.<" 0 0 "Shell" 0 -1 1540457685396 ""}
{ "Info" "" "" "2018.10.25.16:54:45 Info: xcvr_8B10B: \"Transforming system: xcvr_8B10B\"" {  } {  } 0 0 "2018.10.25.16:54:45 Info: xcvr_8B10B: \"Transforming system: xcvr_8B10B\"" 0 0 "Shell" 0 -1 1540457685921 ""}
{ "Info" "" "" "2018.10.25.16:54:45 Info: xcvr_8B10B: Running transform generation_view_transform" {  } {  } 0 0 "2018.10.25.16:54:45 Info: xcvr_8B10B: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1540457685927 ""}
{ "Info" "" "" "2018.10.25.16:54:45 Info: xcvr_8B10B: Running transform generation_view_transform took 0.000s" {  } {  } 0 0 "2018.10.25.16:54:45 Info: xcvr_8B10B: Running transform generation_view_transform took 0.000s" 0 0 "Shell" 0 -1 1540457685927 ""}
{ "Info" "" "" "2018.10.25.16:54:45 Info: xcvr_atx_pll_a10_0: Running transform generation_view_transform" {  } {  } 0 0 "2018.10.25.16:54:45 Info: xcvr_atx_pll_a10_0: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1540457685927 ""}
{ "Info" "" "" "2018.10.25.16:54:45 Info: xcvr_atx_pll_a10_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 0 "2018.10.25.16:54:45 Info: xcvr_atx_pll_a10_0: Running transform generation_view_transform took 0.000s" 0 0 "Shell" 0 -1 1540457685928 ""}
{ "Info" "" "" "2018.10.25.16:54:45 Info: xcvr_native_a10_0: Running transform generation_view_transform" {  } {  } 0 0 "2018.10.25.16:54:45 Info: xcvr_native_a10_0: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1540457685928 ""}
{ "Info" "" "" "2018.10.25.16:54:45 Info: xcvr_native_a10_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 0 "2018.10.25.16:54:45 Info: xcvr_native_a10_0: Running transform generation_view_transform took 0.000s" 0 0 "Shell" 0 -1 1540457685928 ""}
{ "Info" "" "" "2018.10.25.16:54:45 Info: xcvr_reset_control_0: Running transform generation_view_transform" {  } {  } 0 0 "2018.10.25.16:54:45 Info: xcvr_reset_control_0: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1540457685928 ""}
{ "Info" "" "" "2018.10.25.16:54:45 Info: xcvr_reset_control_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 0 "2018.10.25.16:54:45 Info: xcvr_reset_control_0: Running transform generation_view_transform took 0.000s" 0 0 "Shell" 0 -1 1540457685929 ""}
{ "Info" "" "" "2018.10.25.16:54:45 Info: xcvr_8B10B: Running transform merlin_avalon_transform" {  } {  } 0 0 "2018.10.25.16:54:45 Info: xcvr_8B10B: Running transform merlin_avalon_transform" 0 0 "Shell" 0 -1 1540457685950 ""}
{ "Info" "" "" "2018.10.25.16:54:46 Info: xcvr_8B10B: Running transform merlin_avalon_transform took 0.050s" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_8B10B: Running transform merlin_avalon_transform took 0.050s" 0 0 "Shell" 0 -1 1540457686001 ""}
{ "Info" "" "" "2018.10.25.16:54:46 Info: xcvr_8B10B: \"Naming system components in system: xcvr_8B10B\"" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_8B10B: \"Naming system components in system: xcvr_8B10B\"" 0 0 "Shell" 0 -1 1540457686076 ""}
{ "Info" "" "" "2018.10.25.16:54:46 Info: xcvr_8B10B: \"Processing generation queue\"" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_8B10B: \"Processing generation queue\"" 0 0 "Shell" 0 -1 1540457686078 ""}
{ "Info" "" "" "2018.10.25.16:54:46 Info: xcvr_8B10B: \"Generating: xcvr_8B10B\"" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_8B10B: \"Generating: xcvr_8B10B\"" 0 0 "Shell" 0 -1 1540457686079 ""}
{ "Info" "" "" "2018.10.25.16:54:46 Info: xcvr_8B10B: \"Generating: xcvr_8B10B_altera_xcvr_atx_pll_a10_181_fly5vza\"" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_8B10B: \"Generating: xcvr_8B10B_altera_xcvr_atx_pll_a10_181_fly5vza\"" 0 0 "Shell" 0 -1 1540457686200 ""}
{ "Info" "twentynm_xcvr_avmm.sv" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" 0 0 "Shell" 0 -1 1540457686202 ""}
{ "Info" "twentynm_xcvr_avmm.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor" 0 0 "Shell" 0 -1 1540457686205 ""}
{ "Info" "alt_xcvr_resync.sv" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1540457686206 ""}
{ "Info" "alt_xcvr_arbiter.sv" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1540457686207 ""}
{ "Info" "alt_xcvr_resync.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl" 0 0 "Shell" 0 -1 1540457686208 ""}
{ "Info" "alt_xcvr_arbiter.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl" 0 0 "Shell" 0 -1 1540457686209 ""}
{ "Info" "a10_avmm_h.sv" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi" 0 0 "Shell" 0 -1 1540457686212 ""}
{ "Info" "altera_xcvr_native_a10_functions_h.sv" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi" 0 0 "Shell" 0 -1 1540457686213 ""}
{ "Info" "alt_xcvr_atx_pll_rcfg_arb.sv" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source" 0 0 "Shell" 0 -1 1540457686214 ""}
{ "Info" "a10_xcvr_atx_pll.sv" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source" 0 0 "Shell" 0 -1 1540457686216 ""}
{ "Info" "alt_xcvr_pll_embedded_debug.sv" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source" 0 0 "Shell" 0 -1 1540457686218 ""}
{ "Info" "alt_xcvr_pll_avmm_csr.sv" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source" 0 0 "Shell" 0 -1 1540457686219 ""}
{ "Info" "alt_xcvr_atx_pll_rcfg_arb.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source" 0 0 "Shell" 0 -1 1540457686221 ""}
{ "Info" "a10_xcvr_atx_pll.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/a10_xcvr_atx_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/a10_xcvr_atx_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source" 0 0 "Shell" 0 -1 1540457686223 ""}
{ "Info" "alt_xcvr_pll_embedded_debug.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source" 0 0 "Shell" 0 -1 1540457686224 ""}
{ "Info" "alt_xcvr_pll_avmm_csr.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_atx_pll_a10_0: add_fileset_file ./mentor/alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source" 0 0 "Shell" 0 -1 1540457686225 ""}
{ "Info" "" "" "2018.10.25.16:54:46 Info: xcvr_8B10B: \"Generating: xcvr_8B10B_altera_xcvr_native_a10_181_bv4fmyi\"" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_8B10B: \"Generating: xcvr_8B10B_altera_xcvr_native_a10_181_bv4fmyi\"" 0 0 "Shell" 0 -1 1540457686250 ""}
{ "Info" "alt_xcvr_resync.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1540457686251 ""}
{ "Info" "alt_xcvr_arbiter.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1540457686253 ""}
{ "Info" "alt_xcvr_resync.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl" 0 0 "Shell" 0 -1 1540457686254 ""}
{ "Info" "alt_xcvr_arbiter.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl" 0 0 "Shell" 0 -1 1540457686255 ""}
{ "Info" "twentynm_pcs.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" 0 0 "Shell" 0 -1 1540457686256 ""}
{ "Info" "twentynm_pma.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" 0 0 "Shell" 0 -1 1540457686270 ""}
{ "Info" "twentynm_xcvr_avmm.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" 0 0 "Shell" 0 -1 1540457686274 ""}
{ "Info" "twentynm_xcvr_native.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" 0 0 "Shell" 0 -1 1540457686275 ""}
{ "Info" "twentynm_pcs.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./mentor/twentynm_pcs.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./mentor/twentynm_pcs.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor" 0 0 "Shell" 0 -1 1540457686285 ""}
{ "Info" "twentynm_pma.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./mentor/twentynm_pma.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./mentor/twentynm_pma.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor" 0 0 "Shell" 0 -1 1540457686304 ""}
{ "Info" "twentynm_xcvr_avmm.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor" 0 0 "Shell" 0 -1 1540457686308 ""}
{ "Info" "twentynm_xcvr_native.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./mentor/twentynm_xcvr_native.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./mentor/twentynm_xcvr_native.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor" 0 0 "Shell" 0 -1 1540457686310 ""}
{ "Info" "altera_xcvr_native_a10_functions_h.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457686329 ""}
{ "Info" "a10_avmm_h.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457686330 ""}
{ "Info" "alt_xcvr_native_pipe_retry.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457686331 ""}
{ "Info" "alt_xcvr_native_avmm_csr.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457686332 ""}
{ "Info" "alt_xcvr_native_prbs_accum.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457686333 ""}
{ "Info" "alt_xcvr_native_odi_accel.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457686333 ""}
{ "Info" "alt_xcvr_native_rcfg_arb.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457686334 ""}
{ "Info" "altera_xcvr_native_pcie_dfe_params_h.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" 0 0 "Shell" 0 -1 1540457686335 ""}
{ "Info" "pcie_mgmt_commands_h.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" 0 0 "Shell" 0 -1 1540457686336 ""}
{ "Info" "pcie_mgmt_functions_h.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" 0 0 "Shell" 0 -1 1540457686336 ""}
{ "Info" "pcie_mgmt_program.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" 0 0 "Shell" 0 -1 1540457686337 ""}
{ "Info" "pcie_mgmt_cpu.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" 0 0 "Shell" 0 -1 1540457686338 ""}
{ "Info" "pcie_mgmt_master.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" 0 0 "Shell" 0 -1 1540457686339 ""}
{ "Info" "altera_xcvr_native_pcie_dfe_ip.sv" "" "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" 0 0 "Shell" 0 -1 1540457686340 ""}
{ "Info" "" "" "2018.10.25.16:54:46 Info: xcvr_8B10B: \"Generating: altera_xcvr_reset_control\"" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_8B10B: \"Generating: altera_xcvr_reset_control\"" 0 0 "Shell" 0 -1 1540457686579 ""}
{ "Info" "altera_xcvr_functions.sv" "" "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic" 0 0 "Shell" 0 -1 1540457686580 ""}
{ "Info" "altera_xcvr_functions.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./mentor/altera_xcvr_functions.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../altera_xcvr_generic/mentor" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./mentor/altera_xcvr_functions.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../altera_xcvr_generic/mentor" 0 0 "Shell" 0 -1 1540457686582 ""}
{ "Info" "alt_xcvr_resync.sv" "" "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1540457686583 ""}
{ "Info" "alt_xcvr_resync.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../altera_xcvr_generic/mentor/ctrl" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../altera_xcvr_generic/mentor/ctrl" 0 0 "Shell" 0 -1 1540457686584 ""}
{ "Info" "altera_xcvr_reset_control.sv" "" "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457686584 ""}
{ "Info" "alt_xcvr_reset_counter.sv" "" "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457686585 ""}
{ "Info" "altera_xcvr_reset_control.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./mentor/altera_xcvr_reset_control.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./mentor/altera_xcvr_reset_control.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor" 0 0 "Shell" 0 -1 1540457686586 ""}
{ "Info" "alt_xcvr_reset_counter.sv MENTOR_SPECIFIC" "" "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./mentor/alt_xcvr_reset_counter.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_reset_control_0: add_fileset_file ./mentor/alt_xcvr_reset_counter.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor" 0 0 "Shell" 0 -1 1540457686587 ""}
{ "Info" "" "" "2018.10.25.16:54:46 Info: xcvr_8B10B: Done \"xcvr_8B10B\" with 4 modules, 71 files" {  } {  } 0 0 "2018.10.25.16:54:46 Info: xcvr_8B10B: Done \"xcvr_8B10B\" with 4 modules, 71 files" 0 0 "Shell" 0 -1 1540457686591 ""}
{ "Info" "" "" "2018.10.25.16:54:46 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.25.16:54:46 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1540457686616 ""}
{ "Info" "" "" "2018.10.25.16:54:46 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.10.25.16:54:46 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1540457686617 ""}
{ "Info" "" "" "2018.10.25.16:54:46 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.10.25.16:54:46 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1540457686617 ""}
{ "Info" " --use-relative-paths=true" "" "2018.10.25.16:54:46 Info: sim-script-gen --spd=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/xcvr_8B10B.spd --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/sim" {  } {  } 0 0 "2018.10.25.16:54:46 Info: sim-script-gen --spd=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/xcvr_8B10B.spd --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/sim" 0 0 "Shell" 0 -1 1540457686617 ""}
{ "Info" " --use-relative-paths=true" "" "2018.10.25.16:54:46 Info: Doing: ip-make-simscript --spd=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/xcvr_8B10B.spd --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/sim" {  } {  } 0 0 "2018.10.25.16:54:46 Info: Doing: ip-make-simscript --spd=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/xcvr_8B10B.spd --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/sim" 0 0 "Shell" 0 -1 1540457686620 ""}
{ "Info" " directory:" "" "2018.10.25.16:54:47 Info: Generating the following file(s) for MODELSIM simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/sim" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Generating the following file(s) for MODELSIM simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/sim" 0 0 "Shell" 0 -1 1540457687315 ""}
{ "Info" "msim_setup.tcl" "" "2018.10.25.16:54:47 Info:     mentor" {  } {  } 0 0 "2018.10.25.16:54:47 Info:     mentor" 0 0 "Shell" 0 -1 1540457687316 ""}
{ "Info" "altera_syn_attributes.vhd is required for simulation" "" "2018.10.25.16:54:47 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" 0 0 "Shell" 0 -1 1540457687319 ""}
{ "Info" " directory:" "" "2018.10.25.16:54:47 Info: Generating the following file(s) for VCSMX simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/sim" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Generating the following file(s) for VCSMX simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/sim" 0 0 "Shell" 0 -1 1540457687325 ""}
{ "Info" "synopsys_sim.setup" "" "2018.10.25.16:54:47 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.10.25.16:54:47 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1540457687326 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.10.25.16:54:47 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.10.25.16:54:47 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1540457687326 ""}
{ "Info" " directory:" "" "2018.10.25.16:54:47 Info: Generating the following file(s) for NCSIM simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/sim" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Generating the following file(s) for NCSIM simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/sim" 0 0 "Shell" 0 -1 1540457687337 ""}
{ "Info" "cds.lib" "" "2018.10.25.16:54:47 Info:     cadence" {  } {  } 0 0 "2018.10.25.16:54:47 Info:     cadence" 0 0 "Shell" 0 -1 1540457687337 ""}
{ "Info" "hdl.var" "" "2018.10.25.16:54:47 Info:     cadence" {  } {  } 0 0 "2018.10.25.16:54:47 Info:     cadence" 0 0 "Shell" 0 -1 1540457687338 ""}
{ "Info" "ncsim_setup.sh" "" "2018.10.25.16:54:47 Info:     cadence" {  } {  } 0 0 "2018.10.25.16:54:47 Info:     cadence" 0 0 "Shell" 0 -1 1540457687338 ""}
{ "Info" " directory" "" "2018.10.25.16:54:47 Info:     4 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.10.25.16:54:47 Info:     4 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1540457687338 ""}
{ "Info" " directory:" "" "2018.10.25.16:54:47 Info: Generating the following file(s) for RIVIERA simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/sim" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Generating the following file(s) for RIVIERA simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/sim" 0 0 "Shell" 0 -1 1540457687343 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.10.25.16:54:47 Info:     aldec" {  } {  } 0 0 "2018.10.25.16:54:47 Info:     aldec" 0 0 "Shell" 0 -1 1540457687343 ""}
{ "Info" "." "" "2018.10.25.16:54:47 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/sim" {  } {  } 0 0 "2018.10.25.16:54:47 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B/sim" 0 0 "Shell" 0 -1 1540457687343 ""}
{ "Info" "" "" "2018.10.25.16:54:47 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2018.10.25.16:54:47 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1540457687343 ""}
{ "Info" "" "" "2018.10.25.16:54:47 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.10.25.16:54:47 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1540457687344 ""}
{ "Info" "" "" "2018.10.25.16:54:47 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1540457687344 ""}
{ "Info" "xcvr_8B10B --family="Arria 10" --part=10AX066N3F40E2SG" "" "2018.10.25.16:54:47 Info: qsys-generate /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B.qsys --block-symbol-file --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules" {  } {  } 0 0 "2018.10.25.16:54:47 Info: qsys-generate /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B.qsys --block-symbol-file --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules" 0 0 "Shell" 0 -1 1540457687344 ""}
{ "Info" "xcvr_8B10B.qsys" "" "2018.10.25.16:54:47 Info: Loading XCVR_Modules" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Loading XCVR_Modules" 0 0 "Shell" 0 -1 1540457687347 ""}
{ "Info" "" "" "2018.10.25.16:54:47 Info: Reading input file" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Reading input file" 0 0 "Shell" 0 -1 1540457687357 ""}
{ "Info" "" "" "2018.10.25.16:54:47 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1540457687360 ""}
{ "Info" "" "" "2018.10.25.16:54:47 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1540457687361 ""}
{ "Info" "" "" "2018.10.25.16:54:47 Info: Adding xcvr_atx_pll_a10_0 \[altera_xcvr_atx_pll_a10 18.1\]" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Adding xcvr_atx_pll_a10_0 \[altera_xcvr_atx_pll_a10 18.1\]" 0 0 "Shell" 0 -1 1540457687362 ""}
{ "Info" "" "" "2018.10.25.16:54:47 Info: Parameterizing module xcvr_atx_pll_a10_0" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Parameterizing module xcvr_atx_pll_a10_0" 0 0 "Shell" 0 -1 1540457687363 ""}
{ "Info" "" "" "2018.10.25.16:54:47 Info: Adding xcvr_native_a10_0 \[altera_xcvr_native_a10 18.1\]" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Adding xcvr_native_a10_0 \[altera_xcvr_native_a10 18.1\]" 0 0 "Shell" 0 -1 1540457687363 ""}
{ "Info" "" "" "2018.10.25.16:54:47 Info: Parameterizing module xcvr_native_a10_0" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Parameterizing module xcvr_native_a10_0" 0 0 "Shell" 0 -1 1540457687365 ""}
{ "Info" "" "" "2018.10.25.16:54:47 Info: Adding xcvr_reset_control_0 \[altera_xcvr_reset_control 18.1\]" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Adding xcvr_reset_control_0 \[altera_xcvr_reset_control 18.1\]" 0 0 "Shell" 0 -1 1540457687367 ""}
{ "Info" "" "" "2018.10.25.16:54:47 Info: Parameterizing module xcvr_reset_control_0" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Parameterizing module xcvr_reset_control_0" 0 0 "Shell" 0 -1 1540457687367 ""}
{ "Info" "" "" "2018.10.25.16:54:47 Info: Building connections" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Building connections" 0 0 "Shell" 0 -1 1540457687368 ""}
{ "Info" "" "" "2018.10.25.16:54:47 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1540457687373 ""}
{ "Info" "" "" "2018.10.25.16:54:47 Info: Validating" {  } {  } 0 0 "2018.10.25.16:54:47 Info: Validating" 0 0 "Shell" 0 -1 1540457687376 ""}
{ "Info" "" "" "2018.10.25.16:54:49 Info: Done reading input file" {  } {  } 0 0 "2018.10.25.16:54:49 Info: Done reading input file" 0 0 "Shell" 0 -1 1540457689640 ""}
{ "Info" "" "" "2018.10.25.16:54:50 Info: xcvr_8B10B.xcvr_atx_pll_a10_0: For the selected device(10AX066N3F40E2SG), PLL speed grade is 3." {  } {  } 0 0 "2018.10.25.16:54:50 Info: xcvr_8B10B.xcvr_atx_pll_a10_0: For the selected device(10AX066N3F40E2SG), PLL speed grade is 3." 0 0 "Shell" 0 -1 1540457690870 ""}
{ "Info" "control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0." "" "2018.10.25.16:54:50 Info: xcvr_8B10B.xcvr_native_a10_0: Simplified data interface has been enabled. The Native PHY will present the data" {  } {  } 0 0 "2018.10.25.16:54:50 Info: xcvr_8B10B.xcvr_native_a10_0: Simplified data interface has been enabled. The Native PHY will present the data" 0 0 "Shell" 0 -1 1540457690870 ""}
{ "Info" "" "" "2018.10.25.16:54:50 Info: xcvr_8B10B.xcvr_native_a10_0: For the selected device(10AX066N3F40E2SG), transceiver speed grade is 3 and core speed grade is 2." {  } {  } 0 0 "2018.10.25.16:54:50 Info: xcvr_8B10B.xcvr_native_a10_0: For the selected device(10AX066N3F40E2SG), transceiver speed grade is 3 and core speed grade is 2." 0 0 "Shell" 0 -1 1540457690870 ""}
{ "Info" "html>" "" "2018.10.25.16:54:50 Info: xcvr_8B10B.xcvr_native_a10_0: <html><font color=\"blue\">Note - </font>The external TX PLL IP must be configured with an output clock frequency of 1270.0 MHz.<" {  } {  } 0 0 "2018.10.25.16:54:50 Info: xcvr_8B10B.xcvr_native_a10_0: <html><font color=\"blue\">Note - </font>The external TX PLL IP must be configured with an output clock frequency of 1270.0 MHz.<" 0 0 "Shell" 0 -1 1540457690871 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.25.16:54:51 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1540457691283 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.10.25.16:54:51 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1540457691283 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info:" {  } {  } 0 0 "2018.10.25.16:54:51 Info:" 0 0 "Shell" 0 -1 1540457691283 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.10.25.16:54:51 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1540457691284 ""}
{ "Info" "xcvr_8B10B --family="Arria 10" --part=10AX066N3F40E2SG" "" "2018.10.25.16:54:51 Info: qsys-generate /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B.qsys --synthesis=VHDL --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules" {  } {  } 0 0 "2018.10.25.16:54:51 Info: qsys-generate /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules/xcvr_8B10B.qsys --synthesis=VHDL --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/XCVR_Modules" 0 0 "Shell" 0 -1 1540457691293 ""}
{ "Info" "xcvr_8B10B.qsys" "" "2018.10.25.16:54:51 Info: Loading XCVR_Modules" {  } {  } 0 0 "2018.10.25.16:54:51 Info: Loading XCVR_Modules" 0 0 "Shell" 0 -1 1540457691297 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info: Reading input file" {  } {  } 0 0 "2018.10.25.16:54:51 Info: Reading input file" 0 0 "Shell" 0 -1 1540457691307 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2018.10.25.16:54:51 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1540457691309 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.10.25.16:54:51 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1540457691310 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info: Adding xcvr_atx_pll_a10_0 \[altera_xcvr_atx_pll_a10 18.1\]" {  } {  } 0 0 "2018.10.25.16:54:51 Info: Adding xcvr_atx_pll_a10_0 \[altera_xcvr_atx_pll_a10 18.1\]" 0 0 "Shell" 0 -1 1540457691310 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info: Parameterizing module xcvr_atx_pll_a10_0" {  } {  } 0 0 "2018.10.25.16:54:51 Info: Parameterizing module xcvr_atx_pll_a10_0" 0 0 "Shell" 0 -1 1540457691311 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info: Adding xcvr_native_a10_0 \[altera_xcvr_native_a10 18.1\]" {  } {  } 0 0 "2018.10.25.16:54:51 Info: Adding xcvr_native_a10_0 \[altera_xcvr_native_a10 18.1\]" 0 0 "Shell" 0 -1 1540457691311 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info: Parameterizing module xcvr_native_a10_0" {  } {  } 0 0 "2018.10.25.16:54:51 Info: Parameterizing module xcvr_native_a10_0" 0 0 "Shell" 0 -1 1540457691312 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info: Adding xcvr_reset_control_0 \[altera_xcvr_reset_control 18.1\]" {  } {  } 0 0 "2018.10.25.16:54:51 Info: Adding xcvr_reset_control_0 \[altera_xcvr_reset_control 18.1\]" 0 0 "Shell" 0 -1 1540457691314 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info: Parameterizing module xcvr_reset_control_0" {  } {  } 0 0 "2018.10.25.16:54:51 Info: Parameterizing module xcvr_reset_control_0" 0 0 "Shell" 0 -1 1540457691314 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info: Building connections" {  } {  } 0 0 "2018.10.25.16:54:51 Info: Building connections" 0 0 "Shell" 0 -1 1540457691315 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.25.16:54:51 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1540457691317 ""}
{ "Info" "" "" "2018.10.25.16:54:51 Info: Validating" {  } {  } 0 0 "2018.10.25.16:54:51 Info: Validating" 0 0 "Shell" 0 -1 1540457691319 ""}
{ "Info" "" "" "2018.10.25.16:54:53 Info: Done reading input file" {  } {  } 0 0 "2018.10.25.16:54:53 Info: Done reading input file" 0 0 "Shell" 0 -1 1540457693512 ""}
{ "Info" "" "" "2018.10.25.16:54:54 Info: xcvr_8B10B.xcvr_atx_pll_a10_0: For the selected device(10AX066N3F40E2SG), PLL speed grade is 3." {  } {  } 0 0 "2018.10.25.16:54:54 Info: xcvr_8B10B.xcvr_atx_pll_a10_0: For the selected device(10AX066N3F40E2SG), PLL speed grade is 3." 0 0 "Shell" 0 -1 1540457694699 ""}
{ "Info" "control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0." "" "2018.10.25.16:54:54 Info: xcvr_8B10B.xcvr_native_a10_0: Simplified data interface has been enabled. The Native PHY will present the data" {  } {  } 0 0 "2018.10.25.16:54:54 Info: xcvr_8B10B.xcvr_native_a10_0: Simplified data interface has been enabled. The Native PHY will present the data" 0 0 "Shell" 0 -1 1540457694699 ""}
{ "Info" "" "" "2018.10.25.16:54:54 Info: xcvr_8B10B.xcvr_native_a10_0: For the selected device(10AX066N3F40E2SG), transceiver speed grade is 3 and core speed grade is 2." {  } {  } 0 0 "2018.10.25.16:54:54 Info: xcvr_8B10B.xcvr_native_a10_0: For the selected device(10AX066N3F40E2SG), transceiver speed grade is 3 and core speed grade is 2." 0 0 "Shell" 0 -1 1540457694699 ""}
{ "Info" "html>" "" "2018.10.25.16:54:54 Info: xcvr_8B10B.xcvr_native_a10_0: <html><font color=\"blue\">Note - </font>The external TX PLL IP must be configured with an output clock frequency of 1270.0 MHz.<" {  } {  } 0 0 "2018.10.25.16:54:54 Info: xcvr_8B10B.xcvr_native_a10_0: <html><font color=\"blue\">Note - </font>The external TX PLL IP must be configured with an output clock frequency of 1270.0 MHz.<" 0 0 "Shell" 0 -1 1540457694699 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_8B10B: \"Transforming system: xcvr_8B10B\"" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_8B10B: \"Transforming system: xcvr_8B10B\"" 0 0 "Shell" 0 -1 1540457695083 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_8B10B: Running transform generation_view_transform" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_8B10B: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1540457695083 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_8B10B: Running transform generation_view_transform took 0.000s" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_8B10B: Running transform generation_view_transform took 0.000s" 0 0 "Shell" 0 -1 1540457695083 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: Running transform generation_view_transform" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1540457695083 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: Running transform generation_view_transform took 0.000s" 0 0 "Shell" 0 -1 1540457695084 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: Running transform generation_view_transform" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1540457695084 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: Running transform generation_view_transform took 0.000s" 0 0 "Shell" 0 -1 1540457695084 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_reset_control_0: Running transform generation_view_transform" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_reset_control_0: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1540457695084 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_reset_control_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_reset_control_0: Running transform generation_view_transform took 0.000s" 0 0 "Shell" 0 -1 1540457695084 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_8B10B: Running transform merlin_avalon_transform" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_8B10B: Running transform merlin_avalon_transform" 0 0 "Shell" 0 -1 1540457695085 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_8B10B: Running transform merlin_avalon_transform took 0.021s" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_8B10B: Running transform merlin_avalon_transform took 0.021s" 0 0 "Shell" 0 -1 1540457695107 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_8B10B: \"Naming system components in system: xcvr_8B10B\"" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_8B10B: \"Naming system components in system: xcvr_8B10B\"" 0 0 "Shell" 0 -1 1540457695121 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_8B10B: \"Processing generation queue\"" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_8B10B: \"Processing generation queue\"" 0 0 "Shell" 0 -1 1540457695121 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_8B10B: \"Generating: xcvr_8B10B\"" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_8B10B: \"Generating: xcvr_8B10B\"" 0 0 "Shell" 0 -1 1540457695122 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_8B10B: \"Generating: xcvr_8B10B_altera_xcvr_atx_pll_a10_181_fly5vza\"" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_8B10B: \"Generating: xcvr_8B10B_altera_xcvr_atx_pll_a10_181_fly5vza\"" 0 0 "Shell" 0 -1 1540457695201 ""}
{ "Info" "twentynm_xcvr_avmm.sv" "" "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" 0 0 "Shell" 0 -1 1540457695201 ""}
{ "Info" "alt_xcvr_resync.sv" "" "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1540457695202 ""}
{ "Info" "alt_xcvr_arbiter.sv" "" "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1540457695203 ""}
{ "Info" "a10_avmm_h.sv" "" "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi" 0 0 "Shell" 0 -1 1540457695204 ""}
{ "Info" "altera_xcvr_native_a10_functions_h.sv" "" "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi" 0 0 "Shell" 0 -1 1540457695204 ""}
{ "Info" "alt_xcvr_atx_pll_rcfg_arb.sv" "" "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source" 0 0 "Shell" 0 -1 1540457695205 ""}
{ "Info" "a10_xcvr_atx_pll.sv" "" "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source" 0 0 "Shell" 0 -1 1540457695205 ""}
{ "Info" "alt_xcvr_pll_embedded_debug.sv" "" "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source" 0 0 "Shell" 0 -1 1540457695206 ""}
{ "Info" "alt_xcvr_pll_avmm_csr.sv" "" "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source" 0 0 "Shell" 0 -1 1540457695207 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_8B10B: \"Generating: xcvr_8B10B_altera_xcvr_native_a10_181_bv4fmyi\"" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_8B10B: \"Generating: xcvr_8B10B_altera_xcvr_native_a10_181_bv4fmyi\"" 0 0 "Shell" 0 -1 1540457695219 ""}
{ "Info" "alt_xcvr_resync.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1540457695220 ""}
{ "Info" "alt_xcvr_arbiter.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1540457695220 ""}
{ "Info" "twentynm_pcs.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" 0 0 "Shell" 0 -1 1540457695221 ""}
{ "Info" "twentynm_pma.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" 0 0 "Shell" 0 -1 1540457695234 ""}
{ "Info" "twentynm_xcvr_avmm.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" 0 0 "Shell" 0 -1 1540457695236 ""}
{ "Info" "twentynm_xcvr_native.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf" 0 0 "Shell" 0 -1 1540457695237 ""}
{ "Info" "altera_xcvr_native_a10_functions_h.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457695246 ""}
{ "Info" "a10_avmm_h.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457695246 ""}
{ "Info" "alt_xcvr_native_pipe_retry.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457695247 ""}
{ "Info" "alt_xcvr_native_avmm_csr.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457695248 ""}
{ "Info" "alt_xcvr_native_prbs_accum.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457695248 ""}
{ "Info" "alt_xcvr_native_odi_accel.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457695249 ""}
{ "Info" "alt_xcvr_native_rcfg_arb.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457695249 ""}
{ "Info" "altera_xcvr_native_a10_false_paths.sdc" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ../" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ../" 0 0 "Shell" 0 -1 1540457695250 ""}
{ "Info" "altera_xcvr_native_pcie_dfe_params_h.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" 0 0 "Shell" 0 -1 1540457695251 ""}
{ "Info" "pcie_mgmt_commands_h.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" 0 0 "Shell" 0 -1 1540457695252 ""}
{ "Info" "pcie_mgmt_functions_h.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" 0 0 "Shell" 0 -1 1540457695252 ""}
{ "Info" "pcie_mgmt_program.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" 0 0 "Shell" 0 -1 1540457695253 ""}
{ "Info" "pcie_mgmt_cpu.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" 0 0 "Shell" 0 -1 1540457695253 ""}
{ "Info" "pcie_mgmt_master.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" 0 0 "Shell" 0 -1 1540457695254 ""}
{ "Info" "altera_xcvr_native_pcie_dfe_ip.sv" "" "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip" 0 0 "Shell" 0 -1 1540457695255 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_8B10B: \"Generating: altera_xcvr_reset_control\"" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_8B10B: \"Generating: altera_xcvr_reset_control\"" 0 0 "Shell" 0 -1 1540457695416 ""}
{ "Info" "altera_xcvr_functions.sv" "" "2018.10.25.16:54:55 Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic" 0 0 "Shell" 0 -1 1540457695416 ""}
{ "Info" "alt_xcvr_resync.sv" "" "2018.10.25.16:54:55 Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl" 0 0 "Shell" 0 -1 1540457695417 ""}
{ "Info" "altera_xcvr_reset_control.sv" "" "2018.10.25.16:54:55 Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457695418 ""}
{ "Info" "alt_xcvr_reset_counter.sv" "" "2018.10.25.16:54:55 Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ../" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ../" 0 0 "Shell" 0 -1 1540457695418 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: xcvr_8B10B: Done \"xcvr_8B10B\" with 4 modules, 46 files" {  } {  } 0 0 "2018.10.25.16:54:55 Info: xcvr_8B10B: Done \"xcvr_8B10B\" with 4 modules, 46 files" 0 0 "Shell" 0 -1 1540457695420 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.25.16:54:55 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1540457695471 ""}
{ "Info" "" "" "2018.10.25.16:54:55 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.10.25.16:54:55 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1540457695471 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "clk_buffer/clk_buffer.qsys clk_buffer/clk_buffer.BAK.qsys " "Backing up file \"clk_buffer/clk_buffer.qsys\" to \"clk_buffer/clk_buffer.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1540457695722 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "clk_buffer/clk_buffer/synth/clk_buffer.vhd clk_buffer/clk_buffer.BAK.vhd " "Backing up file \"clk_buffer/clk_buffer/synth/clk_buffer.vhd\" to \"clk_buffer/clk_buffer.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1540457695723 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altclkctrl clk_buffer/clk_buffer.qsys " "Started upgrading IP component altclkctrl with file \"clk_buffer/clk_buffer.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540457695723 ""}
{ "Info" "" "" "2018.10.25.16:55:01 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.10.25.16:55:01 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1540457701199 ""}
{ "Info" "" "" "2018.10.25.16:55:01 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.10.25.16:55:01 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1540457701207 ""}
{ "Info" "clk_buffer_generation.rpt" "" "2018.10.25.16:55:06 Info: Saving generation log to /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer" {  } {  } 0 0 "2018.10.25.16:55:06 Info: Saving generation log to /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer" 0 0 "Shell" 0 -1 1540457706982 ""}
{ "Info" "" "" "2018.10.25.16:55:06 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.10.25.16:55:06 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1540457706983 ""}
{ "Info" "clk_buffer --family="Arria 10" --part=10AX066N3F40E2SG" "" "2018.10.25.16:55:07 Info: qsys-generate /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer" {  } {  } 0 0 "2018.10.25.16:55:07 Info: qsys-generate /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer" 0 0 "Shell" 0 -1 1540457707024 ""}
{ "Info" "clk_buffer.qsys" "" "2018.10.25.16:55:07 Info: Loading clk_buffer" {  } {  } 0 0 "2018.10.25.16:55:07 Info: Loading clk_buffer" 0 0 "Shell" 0 -1 1540457707050 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: Reading input file" {  } {  } 0 0 "2018.10.25.16:55:07 Info: Reading input file" 0 0 "Shell" 0 -1 1540457707057 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: Adding altclkctrl_0 \[altclkctrl 18.1\]" {  } {  } 0 0 "2018.10.25.16:55:07 Info: Adding altclkctrl_0 \[altclkctrl 18.1\]" 0 0 "Shell" 0 -1 1540457707061 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2018.10.25.16:55:07 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1540457707061 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: Building connections" {  } {  } 0 0 "2018.10.25.16:55:07 Info: Building connections" 0 0 "Shell" 0 -1 1540457707062 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.25.16:55:07 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1540457707063 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: Validating" {  } {  } 0 0 "2018.10.25.16:55:07 Info: Validating" 0 0 "Shell" 0 -1 1540457707063 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: Done reading input file" {  } {  } 0 0 "2018.10.25.16:55:07 Info: Done reading input file" 0 0 "Shell" 0 -1 1540457707072 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: clk_buffer.altclkctrl_0: Targeting device family: Arria 10." {  } {  } 0 0 "2018.10.25.16:55:07 Info: clk_buffer.altclkctrl_0: Targeting device family: Arria 10." 0 0 "Shell" 0 -1 1540457707203 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer." {  } {  } 0 0 "2018.10.25.16:55:07 Info: clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer." 0 0 "Shell" 0 -1 1540457707204 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." {  } {  } 0 0 "2018.10.25.16:55:07 Info: clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." 0 0 "Shell" 0 -1 1540457707204 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: clk_buffer: \"Transforming system: clk_buffer\"" {  } {  } 0 0 "2018.10.25.16:55:07 Info: clk_buffer: \"Transforming system: clk_buffer\"" 0 0 "Shell" 0 -1 1540457707264 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: clk_buffer: Running transform generation_view_transform" {  } {  } 0 0 "2018.10.25.16:55:07 Info: clk_buffer: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1540457707268 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: clk_buffer: Running transform generation_view_transform took 0.000s" {  } {  } 0 0 "2018.10.25.16:55:07 Info: clk_buffer: Running transform generation_view_transform took 0.000s" 0 0 "Shell" 0 -1 1540457707269 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: altclkctrl_0: Running transform generation_view_transform" {  } {  } 0 0 "2018.10.25.16:55:07 Info: altclkctrl_0: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1540457707269 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: altclkctrl_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 0 "2018.10.25.16:55:07 Info: altclkctrl_0: Running transform generation_view_transform took 0.000s" 0 0 "Shell" 0 -1 1540457707269 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: clk_buffer: Running transform merlin_avalon_transform" {  } {  } 0 0 "2018.10.25.16:55:07 Info: clk_buffer: Running transform merlin_avalon_transform" 0 0 "Shell" 0 -1 1540457707359 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: clk_buffer: Running transform merlin_avalon_transform took 0.032s" {  } {  } 0 0 "2018.10.25.16:55:07 Info: clk_buffer: Running transform merlin_avalon_transform took 0.032s" 0 0 "Shell" 0 -1 1540457707391 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: clk_buffer: \"Naming system components in system: clk_buffer\"" {  } {  } 0 0 "2018.10.25.16:55:07 Info: clk_buffer: \"Naming system components in system: clk_buffer\"" 0 0 "Shell" 0 -1 1540457707424 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: clk_buffer: \"Processing generation queue\"" {  } {  } 0 0 "2018.10.25.16:55:07 Info: clk_buffer: \"Processing generation queue\"" 0 0 "Shell" 0 -1 1540457707425 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: clk_buffer: \"Generating: clk_buffer\"" {  } {  } 0 0 "2018.10.25.16:55:07 Info: clk_buffer: \"Generating: clk_buffer\"" 0 0 "Shell" 0 -1 1540457707426 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: clk_buffer: \"Generating: clk_buffer_altclkctrl_181_4ev4gqi\"" {  } {  } 0 0 "2018.10.25.16:55:07 Info: clk_buffer: \"Generating: clk_buffer_altclkctrl_181_4ev4gqi\"" 0 0 "Shell" 0 -1 1540457707454 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: altclkctrl_0: Generating top-level entity clk_buffer_altclkctrl_181_4ev4gqi." {  } {  } 0 0 "2018.10.25.16:55:07 Info: altclkctrl_0: Generating top-level entity clk_buffer_altclkctrl_181_4ev4gqi." 0 0 "Shell" 0 -1 1540457707455 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: clk_buffer: Done \"clk_buffer\" with 2 modules, 2 files" {  } {  } 0 0 "2018.10.25.16:55:07 Info: clk_buffer: Done \"clk_buffer\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1540457707509 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.25.16:55:07 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1540457707519 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.10.25.16:55:07 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1540457707520 ""}
{ "Info" "" "" "2018.10.25.16:55:07 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.10.25.16:55:07 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1540457707520 ""}
{ "Info" " --use-relative-paths=true" "" "2018.10.25.16:55:07 Info: sim-script-gen --spd=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/clk_buffer.spd --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/sim" {  } {  } 0 0 "2018.10.25.16:55:07 Info: sim-script-gen --spd=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/clk_buffer.spd --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/sim" 0 0 "Shell" 0 -1 1540457707520 ""}
{ "Info" " --use-relative-paths=true" "" "2018.10.25.16:55:07 Info: Doing: ip-make-simscript --spd=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/clk_buffer.spd --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/sim" {  } {  } 0 0 "2018.10.25.16:55:07 Info: Doing: ip-make-simscript --spd=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/clk_buffer.spd --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/sim" 0 0 "Shell" 0 -1 1540457707523 ""}
{ "Info" " directory:" "" "2018.10.25.16:55:08 Info: Generating the following file(s) for MODELSIM simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/sim" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Generating the following file(s) for MODELSIM simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/sim" 0 0 "Shell" 0 -1 1540457708246 ""}
{ "Info" "msim_setup.tcl" "" "2018.10.25.16:55:08 Info:     mentor" {  } {  } 0 0 "2018.10.25.16:55:08 Info:     mentor" 0 0 "Shell" 0 -1 1540457708247 ""}
{ "Info" "altera_syn_attributes.vhd is required for simulation" "" "2018.10.25.16:55:08 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" 0 0 "Shell" 0 -1 1540457708249 ""}
{ "Info" " directory:" "" "2018.10.25.16:55:08 Info: Generating the following file(s) for VCSMX simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/sim" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Generating the following file(s) for VCSMX simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/sim" 0 0 "Shell" 0 -1 1540457708253 ""}
{ "Info" "synopsys_sim.setup" "" "2018.10.25.16:55:08 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.10.25.16:55:08 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1540457708254 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.10.25.16:55:08 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.10.25.16:55:08 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1540457708255 ""}
{ "Info" " directory:" "" "2018.10.25.16:55:08 Info: Generating the following file(s) for NCSIM simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/sim" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Generating the following file(s) for NCSIM simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/sim" 0 0 "Shell" 0 -1 1540457708260 ""}
{ "Info" "cds.lib" "" "2018.10.25.16:55:08 Info:     cadence" {  } {  } 0 0 "2018.10.25.16:55:08 Info:     cadence" 0 0 "Shell" 0 -1 1540457708261 ""}
{ "Info" "hdl.var" "" "2018.10.25.16:55:08 Info:     cadence" {  } {  } 0 0 "2018.10.25.16:55:08 Info:     cadence" 0 0 "Shell" 0 -1 1540457708261 ""}
{ "Info" "ncsim_setup.sh" "" "2018.10.25.16:55:08 Info:     cadence" {  } {  } 0 0 "2018.10.25.16:55:08 Info:     cadence" 0 0 "Shell" 0 -1 1540457708262 ""}
{ "Info" " directory" "" "2018.10.25.16:55:08 Info:     1 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.10.25.16:55:08 Info:     1 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1540457708262 ""}
{ "Info" " directory:" "" "2018.10.25.16:55:08 Info: Generating the following file(s) for RIVIERA simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/sim" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Generating the following file(s) for RIVIERA simulator in /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/sim" 0 0 "Shell" 0 -1 1540457708265 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.10.25.16:55:08 Info:     aldec" {  } {  } 0 0 "2018.10.25.16:55:08 Info:     aldec" 0 0 "Shell" 0 -1 1540457708265 ""}
{ "Info" "." "" "2018.10.25.16:55:08 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/sim" {  } {  } 0 0 "2018.10.25.16:55:08 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer/sim" 0 0 "Shell" 0 -1 1540457708265 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2018.10.25.16:55:08 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1540457708266 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.10.25.16:55:08 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1540457708266 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1540457708266 ""}
{ "Info" "clk_buffer --family="Arria 10" --part=10AX066N3F40E2SG" "" "2018.10.25.16:55:08 Info: qsys-generate /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer.qsys --block-symbol-file --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer" {  } {  } 0 0 "2018.10.25.16:55:08 Info: qsys-generate /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer.qsys --block-symbol-file --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer" 0 0 "Shell" 0 -1 1540457708266 ""}
{ "Info" "clk_buffer.qsys" "" "2018.10.25.16:55:08 Info: Loading clk_buffer" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Loading clk_buffer" 0 0 "Shell" 0 -1 1540457708269 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Reading input file" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Reading input file" 0 0 "Shell" 0 -1 1540457708276 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Adding altclkctrl_0 \[altclkctrl 18.1\]" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Adding altclkctrl_0 \[altclkctrl 18.1\]" 0 0 "Shell" 0 -1 1540457708279 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1540457708279 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Building connections" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Building connections" 0 0 "Shell" 0 -1 1540457708280 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1540457708280 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Validating" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Validating" 0 0 "Shell" 0 -1 1540457708281 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Done reading input file" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Done reading input file" 0 0 "Shell" 0 -1 1540457708287 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer.altclkctrl_0: Targeting device family: Arria 10." {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer.altclkctrl_0: Targeting device family: Arria 10." 0 0 "Shell" 0 -1 1540457708407 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer." {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer." 0 0 "Shell" 0 -1 1540457708407 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." 0 0 "Shell" 0 -1 1540457708407 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.25.16:55:08 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1540457708803 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1540457708804 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info:" {  } {  } 0 0 "2018.10.25.16:55:08 Info:" 0 0 "Shell" 0 -1 1540457708804 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1540457708804 ""}
{ "Info" "clk_buffer --family="Arria 10" --part=10AX066N3F40E2SG" "" "2018.10.25.16:55:08 Info: qsys-generate /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer.qsys --synthesis=VHDL --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer" {  } {  } 0 0 "2018.10.25.16:55:08 Info: qsys-generate /media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer/clk_buffer.qsys --synthesis=VHDL --output-directory=/media/b1409_dewei/WorkDisk/WorkSpace/BelleII/MyCode/altera/Arria10/minA10_4ch_nogrouping/clk_buffer" 0 0 "Shell" 0 -1 1540457708810 ""}
{ "Info" "clk_buffer.qsys" "" "2018.10.25.16:55:08 Info: Loading clk_buffer" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Loading clk_buffer" 0 0 "Shell" 0 -1 1540457708816 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Reading input file" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Reading input file" 0 0 "Shell" 0 -1 1540457708825 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Adding altclkctrl_0 \[altclkctrl 18.1\]" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Adding altclkctrl_0 \[altclkctrl 18.1\]" 0 0 "Shell" 0 -1 1540457708829 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1540457708829 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Building connections" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Building connections" 0 0 "Shell" 0 -1 1540457708830 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Parameterizing connections" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1540457708830 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Validating" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Validating" 0 0 "Shell" 0 -1 1540457708831 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: Done reading input file" {  } {  } 0 0 "2018.10.25.16:55:08 Info: Done reading input file" 0 0 "Shell" 0 -1 1540457708837 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer.altclkctrl_0: Targeting device family: Arria 10." {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer.altclkctrl_0: Targeting device family: Arria 10." 0 0 "Shell" 0 -1 1540457708940 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer." {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer." 0 0 "Shell" 0 -1 1540457708940 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." 0 0 "Shell" 0 -1 1540457708940 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer: \"Transforming system: clk_buffer\"" {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer: \"Transforming system: clk_buffer\"" 0 0 "Shell" 0 -1 1540457708953 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer: Running transform generation_view_transform" {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1540457708953 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer: Running transform generation_view_transform took 0.000s" {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer: Running transform generation_view_transform took 0.000s" 0 0 "Shell" 0 -1 1540457708953 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: altclkctrl_0: Running transform generation_view_transform" {  } {  } 0 0 "2018.10.25.16:55:08 Info: altclkctrl_0: Running transform generation_view_transform" 0 0 "Shell" 0 -1 1540457708954 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: altclkctrl_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 0 "2018.10.25.16:55:08 Info: altclkctrl_0: Running transform generation_view_transform took 0.000s" 0 0 "Shell" 0 -1 1540457708954 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer: Running transform merlin_avalon_transform" {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer: Running transform merlin_avalon_transform" 0 0 "Shell" 0 -1 1540457708954 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer: Running transform merlin_avalon_transform took 0.008s" {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer: Running transform merlin_avalon_transform took 0.008s" 0 0 "Shell" 0 -1 1540457708963 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer: \"Naming system components in system: clk_buffer\"" {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer: \"Naming system components in system: clk_buffer\"" 0 0 "Shell" 0 -1 1540457708964 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer: \"Processing generation queue\"" {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer: \"Processing generation queue\"" 0 0 "Shell" 0 -1 1540457708965 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer: \"Generating: clk_buffer\"" {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer: \"Generating: clk_buffer\"" 0 0 "Shell" 0 -1 1540457708965 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer: \"Generating: clk_buffer_altclkctrl_181_4ev4gqi\"" {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer: \"Generating: clk_buffer_altclkctrl_181_4ev4gqi\"" 0 0 "Shell" 0 -1 1540457708969 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: altclkctrl_0: Generating top-level entity clk_buffer_altclkctrl_181_4ev4gqi." {  } {  } 0 0 "2018.10.25.16:55:08 Info: altclkctrl_0: Generating top-level entity clk_buffer_altclkctrl_181_4ev4gqi." 0 0 "Shell" 0 -1 1540457708970 ""}
{ "Info" "" "" "2018.10.25.16:55:08 Info: clk_buffer: Done \"clk_buffer\" with 2 modules, 3 files" {  } {  } 0 0 "2018.10.25.16:55:08 Info: clk_buffer: Done \"clk_buffer\" with 2 modules, 3 files" 0 0 "Shell" 0 -1 1540457708997 ""}
{ "Info" "" "" "2018.10.25.16:55:09 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.10.25.16:55:09 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1540457709014 ""}
{ "Info" "" "" "2018.10.25.16:55:09 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.10.25.16:55:09 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1540457709014 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys XCVR_Modules/xcvr_8B10B.qsys " "Completed upgrading IP component Qsys with file \"XCVR_Modules/xcvr_8B10B.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540457709049 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altclkctrl clk_buffer/clk_buffer.qsys " "Completed upgrading IP component altclkctrl with file \"clk_buffer/clk_buffer.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1540457709049 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/opt/intelFPGA/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /opt/intelFPGA/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1540457709652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1109 " "Peak virtual memory: 1109 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540457709653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 16:55:09 2018 " "Processing ended: Thu Oct 25 16:55:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540457709653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540457709653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:45 " "Total CPU time (on all processors): 00:02:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540457709653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1540457709653 ""}
