
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.2.0.38.1

// backanno -o FPGA_FPGA_vo.vo -sp High-Performance_1.2V -w -neg -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/promote.xml FPGA_FPGA.udb 
// Netlist created on Mon Jun 24 19:40:21 2024
// Netlist written on Mon Jun 24 19:40:44 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( gpio_20, Vcn, Vbn, Van, Vc, Vb, Va, Vc_gnd, Vc_p, Vb_gnd, Vb_p, 
             Va_gnd, Va_p, gpio_36, gpio_28 );
  input  gpio_20;
  output Vcn, Vbn, Van, Vc, Vb, Va, Vc_gnd, Vc_p, Vb_gnd, Vb_p, Va_gnd, Va_p, 
         gpio_36, gpio_28;
  wire   \triangular_gen.n619275 , VCC_net, \tri_wave[3] , 
         \triangular_gen.n610059 , \tri_wave[2] , \triangular_gen.n62[1] , 
         \triangular_gen.n62[2] , \triangular_gen.n610061 , 
         \triangular_gen.n619293 , \triangular_gen.n609950 , 
         \triangular_gen.n62_adj_247[1] , \triangular_gen.n62_adj_247[2] , 
         \triangular_gen.n609952 , \triangular_gen.n619272 , \tri_wave[1] , 
         \triangular_gen.n62[0] , \triangular_gen.n619296 , \tri_wave[5] , 
         \tri_wave[4] , \triangular_gen.n62_adj_247[3] , 
         \triangular_gen.n62_adj_247[4] , \triangular_gen.n609954 , 
         \triangular_gen.n619290 , \triangular_gen.n62_adj_247[0] , 
         \triangular_gen.n619299 , \tri_wave[7] , \tri_wave[6] , 
         \triangular_gen.n62_adj_247[5] , \triangular_gen.n62_adj_247[6] , 
         \triangular_gen.n609956 , \triangular_gen.n619305 , \tri_wave[11] , 
         \triangular_gen.n609958 , \tri_wave[10] , 
         \triangular_gen.n62_adj_247[9] , \triangular_gen.n62_adj_247[10] , 
         \triangular_gen.n619302 , \tri_wave[9] , \tri_wave[8] , 
         \triangular_gen.n62_adj_247[7] , \triangular_gen.n62_adj_247[8] , 
         \triangular_gen.n619287 , \triangular_gen.n610067 , 
         \triangular_gen.n62[9] , \triangular_gen.n62[10] , 
         \triangular_gen.n619284 , \triangular_gen.n610065 , 
         \triangular_gen.n62[7] , \triangular_gen.n62[8] , 
         \triangular_gen.n619281 , \triangular_gen.n610063 , 
         \triangular_gen.n62[5] , \triangular_gen.n62[6] , 
         \triangular_gen.n619278 , \triangular_gen.n62[3] , 
         \triangular_gen.n62[4] , \pwm_inst2.y_N_167 , 
         \pwm_inst2.pwm_acc_11__N_128[11] , \pwm_inst2.n619236 , 
         \pwm_inst2.n610015 , sine_wave2_11__N_170, \pwm_inst2.pwm_acc[11] , 
         clk_c, y, \pwm_inst2.pwm_acc_11__N_128[10] , 
         \pwm_inst2.pwm_acc_11__N_128[9] , \pwm_inst2.n619233 , 
         \sine_wave2[10] , \pwm_inst2.pwm_acc[10] , \pwm_inst2.n610013 , 
         \sine_wave2[9] , \pwm_inst2.pwm_acc[9] , 
         \pwm_inst2.pwm_acc_11__N_128[8] , \pwm_inst2.pwm_acc_11__N_128[7] , 
         \pwm_inst2.n619230 , \sine_wave2[8] , \pwm_inst2.pwm_acc[8] , 
         \pwm_inst2.n610011 , \sine_wave2[7] , \pwm_inst2.pwm_acc[7] , 
         \pwm_inst2.pwm_acc_11__N_128[6] , \pwm_inst2.pwm_acc_11__N_128[5] , 
         \pwm_inst2.n619227 , \sine_wave2[6] , \pwm_inst2.pwm_acc[6] , 
         \pwm_inst2.n610009 , \sine_wave2[5] , \pwm_inst2.pwm_acc[5] , 
         \pwm_inst2.pwm_acc_11__N_128[4] , \pwm_inst2.pwm_acc_11__N_128[3] , 
         \pwm_inst2.n619224 , \sine_wave2[4] , \pwm_inst2.pwm_acc[4] , 
         \pwm_inst2.n610007 , \sine_wave2[3] , \pwm_inst2.pwm_acc[3] , 
         \pwm_inst2.pwm_acc_11__N_128[2] , \pwm_inst2.pwm_acc_11__N_128[1] , 
         \pwm_inst2.n619221 , \sine_wave2[2] , \pwm_inst2.pwm_acc[2] , 
         \pwm_inst2.n610005 , \sine_wave2[1] , \pwm_inst2.pwm_acc[1] , 
         \pwm_inst2.pwm_acc_11__N_128[0] , \pwm_inst2.n619197 , 
         \sine_wave2[0] , \pwm_inst2.pwm_acc[0] , \pwm_inst1.w_N_166 , 
         \pwm_inst1.pwm_acc_11__N_116[11] , \pwm_inst1.n619254 , 
         \pwm_inst1.n610002 , sine_wave1_11__N_169, \pwm_inst1.pwm_acc[11] , w, 
         \pwm_inst1.pwm_acc_11__N_116[10] , \pwm_inst1.pwm_acc_11__N_116[9] , 
         \pwm_inst1.n619251 , \sine_wave1[10] , \pwm_inst1.pwm_acc[10] , 
         \pwm_inst1.n610000 , \sine_wave1[9] , \pwm_inst1.pwm_acc[9] , 
         \pwm_inst1.pwm_acc_11__N_116[8] , \pwm_inst1.pwm_acc_11__N_116[7] , 
         \pwm_inst1.n619248 , \sine_wave1[8] , \pwm_inst1.pwm_acc[8] , 
         \pwm_inst1.n609998 , \sine_wave1[7] , \pwm_inst1.pwm_acc[7] , 
         \pwm_inst1.pwm_acc_11__N_116[6] , \pwm_inst1.pwm_acc_11__N_116[5] , 
         \pwm_inst1.n619245 , \sine_wave1[6] , \pwm_inst1.pwm_acc[6] , 
         \pwm_inst1.n609996 , \sine_wave1[5] , \pwm_inst1.pwm_acc[5] , 
         \pwm_inst1.pwm_acc_11__N_116[4] , \pwm_inst1.pwm_acc_11__N_116[3] , 
         \pwm_inst1.n619242 , \sine_wave1[4] , \pwm_inst1.pwm_acc[4] , 
         \pwm_inst1.n609994 , \sine_wave1[3] , \pwm_inst1.pwm_acc[3] , 
         \pwm_inst1.pwm_acc_11__N_116[2] , \pwm_inst1.pwm_acc_11__N_116[1] , 
         \pwm_inst1.n619239 , \sine_wave1[2] , \pwm_inst1.pwm_acc[2] , 
         \pwm_inst1.n609992 , \sine_wave1[1] , \pwm_inst1.pwm_acc[1] , 
         \pwm_inst1.pwm_acc_11__N_116[0] , \pwm_inst1.n619194 , 
         \sine_wave1[0] , \pwm_inst1.pwm_acc[0] , \pwm_inst3.z_N_168 , 
         \pwm_inst3.pwm_acc_11__N_140[11] , \pwm_inst3.n619218 , 
         \pwm_inst3.n610056 , sine_wave3_11__N_171, \pwm_inst3.pwm_acc[11] , z, 
         \pwm_inst3.pwm_acc_11__N_140[10] , \pwm_inst3.pwm_acc_11__N_140[9] , 
         \pwm_inst3.n619215 , \sine_wave3[10] , \pwm_inst3.pwm_acc[10] , 
         \pwm_inst3.n610054 , \sine_wave3[9] , \pwm_inst3.pwm_acc[9] , 
         \pwm_inst3.pwm_acc_11__N_140[8] , \pwm_inst3.pwm_acc_11__N_140[7] , 
         \pwm_inst3.n619212 , \sine_wave3[8] , \pwm_inst3.pwm_acc[8] , 
         \pwm_inst3.n610052 , \sine_wave3[7] , \pwm_inst3.pwm_acc[7] , 
         \pwm_inst3.pwm_acc_11__N_140[6] , \pwm_inst3.pwm_acc_11__N_140[5] , 
         \pwm_inst3.n619209 , \sine_wave3[6] , \pwm_inst3.pwm_acc[6] , 
         \pwm_inst3.n610050 , \sine_wave3[5] , \pwm_inst3.pwm_acc[5] , 
         \pwm_inst3.pwm_acc_11__N_140[4] , \pwm_inst3.pwm_acc_11__N_140[3] , 
         \pwm_inst3.n619206 , \sine_wave3[4] , \pwm_inst3.pwm_acc[4] , 
         \pwm_inst3.n610048 , \sine_wave3[3] , \pwm_inst3.pwm_acc[3] , 
         \pwm_inst3.pwm_acc_11__N_140[2] , \pwm_inst3.pwm_acc_11__N_140[1] , 
         \pwm_inst3.n619203 , \sine_wave3[2] , \pwm_inst3.pwm_acc[2] , 
         \pwm_inst3.n610046 , \sine_wave3[1] , \pwm_inst3.pwm_acc[1] , 
         \pwm_inst3.pwm_acc_11__N_140[0] , \pwm_inst3.n619200 , 
         \sine_wave3[0] , \pwm_inst3.pwm_acc[0] , \sine_gen.n77[12] , 
         \sine_gen.n77[11] , \sine_gen.n619326 , \sine_gen.direction1 , 
         \sine_gen.address1[12] , \sine_gen.n609972 , \sine_gen.address1[11] , 
         \sine_gen.n604901 , \sine_gen.n605073 , \sine_gen.n609974 , 
         \sine_gen.n77[10] , \sine_gen.n77[9] , \sine_gen.n619323 , 
         \sine_gen.address1[10] , \sine_gen.n609970 , \sine_gen.address1[9] , 
         \sine_gen.n77[8] , \sine_gen.n77[7] , \sine_gen.n619320 , 
         \sine_gen.address1[8] , \sine_gen.n609968 , \sine_gen.address1[7] , 
         \sine_gen.n619341 , \sine_gen.n610043 , \sine_gen.n424[11] , 
         \sine_gen.n619269 , n393315, \sine_gen.n610041 , \sine_gen.n398[9] , 
         \sine_gen.n424[9] , \sine_gen.n424[10] , \sine_gen.n619266 , 
         \sine_gen.n398[8] , \sine_gen.n610039 , \sine_gen.n398[7] , 
         \sine_gen.n424[7] , \sine_gen.n424[8] , \sine_gen.n619263 , 
         \sine_gen.n398[6] , \sine_gen.n610037 , n393320, \sine_gen.n424[5] , 
         \sine_gen.n424[6] , \sine_gen.n77[6] , \sine_gen.n77[5] , 
         \sine_gen.n619317 , \sine_gen.address1[6] , \sine_gen.n609966 , 
         \sine_gen.address1[5] , \sine_gen.n77[4] , \sine_gen.n77[3] , 
         \sine_gen.n619314 , \sine_gen.address1[4] , \sine_gen.n609964 , 
         \sine_gen.address1[3] , \sine_gen.n619260 , n393321, 
         \sine_gen.n610035 , n407, \sine_gen.n424[3] , \sine_gen.n424[4] , 
         \sine_gen.n619257 , n408, \sine_gen.n610033 , n393324, 
         \sine_gen.n424[1] , \sine_gen.n424[2] , \sine_gen.n619191 , n393325, 
         \sine_gen.n424[0] , \sine_gen.n77_adj_234[13] , \sine_gen.n619380 , 
         \sine_gen.n610030 , \sine_gen.direction3 , \sine_gen.address3[13] , 
         \sine_gen.n77_adj_234[12] , \sine_gen.n77_adj_234[11] , 
         \sine_gen.n619377 , \sine_gen.address3[12] , \sine_gen.n610028 , 
         \sine_gen.address3[11] , \sine_gen.n77_adj_234[10] , 
         \sine_gen.n77_adj_234[9] , \sine_gen.n619374 , 
         \sine_gen.address3[10] , \sine_gen.n610026 , \sine_gen.address3[9] , 
         \sine_gen.n77_adj_235[13] , \sine_gen.n619356 , \sine_gen.n609989 , 
         \sine_gen.direction2 , \sine_gen.address2[13] , 
         \sine_gen.n77_adj_235[12] , \sine_gen.n77_adj_235[11] , 
         \sine_gen.n619353 , \sine_gen.address2[12] , \sine_gen.n609987 , 
         \sine_gen.address2[11] , \sine_gen.n77_adj_235[10] , 
         \sine_gen.n77_adj_235[9] , \sine_gen.n619350 , 
         \sine_gen.address2[10] , \sine_gen.n609985 , \sine_gen.address2[9] , 
         \sine_gen.n77_adj_234[8] , \sine_gen.n77_adj_234[7] , 
         \sine_gen.n619371 , \sine_gen.address3[8] , \sine_gen.n610024 , 
         \sine_gen.address3[7] , \sine_gen.n77[0] , \sine_gen.n619308 , 
         \sine_gen.address1[0] , \sine_gen.n609962 , \sine_gen.n77_adj_235[8] , 
         \sine_gen.n77_adj_235[7] , \sine_gen.n619347 , \sine_gen.address2[8] , 
         \sine_gen.n609983 , \sine_gen.address2[7] , \sine_gen.n77_adj_234[6] , 
         \sine_gen.n77_adj_234[5] , \sine_gen.n619368 , \sine_gen.address3[6] , 
         \sine_gen.n610022 , \sine_gen.address3[5] , \sine_gen.n77_adj_235[6] , 
         \sine_gen.n77_adj_235[5] , \sine_gen.n619344 , \sine_gen.address2[6] , 
         \sine_gen.n609981 , \sine_gen.address2[5] , \sine_gen.n77_adj_235[4] , 
         \sine_gen.n77_adj_235[3] , \sine_gen.n619338 , \sine_gen.address2[4] , 
         \sine_gen.n609979 , \sine_gen.address2[3] , \sine_gen.n77_adj_235[2] , 
         \sine_gen.n77_adj_235[1] , \sine_gen.n619335 , \sine_gen.address2[2] , 
         \sine_gen.n609977 , \sine_gen.address2[1] , \sine_gen.n77[2] , 
         \sine_gen.n77[1] , \sine_gen.n619311 , \sine_gen.address1[2] , 
         \sine_gen.address1[1] , \sine_gen.n77_adj_234[4] , 
         \sine_gen.n77_adj_234[3] , \sine_gen.n619365 , \sine_gen.address3[4] , 
         \sine_gen.n610020 , \sine_gen.address3[3] , \sine_gen.n77_adj_235[0] , 
         \sine_gen.n619332 , \sine_gen.address2[0] , \sine_gen.n77_adj_234[2] , 
         \sine_gen.n77_adj_234[1] , \sine_gen.n619362 , \sine_gen.address3[2] , 
         \sine_gen.n610018 , \sine_gen.address3[1] , \sine_gen.n77_adj_234[0] , 
         \sine_gen.n619359 , \sine_gen.address3[0] , \sine_gen.n77[13] , 
         \sine_gen.n619329 , \sine_gen.address1[13] , 
         \triangular_gen.n590124[8] , \triangular_gen.n590124[9] , 
         \triangular_gen.direction , n606762, n590264, 
         \triangular_gen.n590124[6] , \triangular_gen.n590124[7] , 
         \triangular_gen.n590124[4] , \triangular_gen.n590124[5] , 
         \triangular_gen.n590124[2] , \triangular_gen.n590124[3] , 
         \triangular_gen.n590124[0] , \triangular_gen.n590124[1] , 
         \en_gen_tri.n47[0] , \en_gen_tri.cnt[0] , n79, \en_gen_sin.n21[2] , 
         \en_gen_sin.n21[3] , \en_gen_sin.cnt[2] , \en_gen_sin.cnt[0] , 
         \en_gen_sin.cnt[1] , \en_gen_sin.cnt[3] , \en_gen_sin.n589970 , 
         \en_gen_sin.n21[0] , \en_gen_sin.n21[1] , \en_gen_sin.n604691$n0 , 
         en_sin, \sine_gen.n611890 , \sine_gen.n612270 , \sine_gen.n4_adj_216 , 
         \sine_gen.n604424 , \sine_gen.n4_adj_217 , \sine_gen.n612690 , 
         \sine_gen.n612411 , \sine_gen.n3 , \sine_gen.n4_adj_222 , 
         \sine_gen.n610600 , \sine_gen.direction3_N_174 , \sine_wave3[11] , 
         \sine_gen.n602859 , \sine_gen.n614264 , \sine_gen.n490[1] , 
         \sine_gen.n490[0] , \sine_gen.n604795 , \sine_gen.n437[1] , 
         \sine_gen.n437[0] , \sine_gen.n603900 , \sine_gen.n618425 , 
         \sine_gen.n618407 , \sine_gen.n618422 , \sine_gen.state[1] , 
         \sine_gen.n614151 , \sine_gen.n614152 , \sine_gen.n618404 , 
         \sine_gen.n604819 , \address[0] , \address[1] , \sine_gen.n616559 , 
         \sine_gen.n616565 , \sine_gen.n616556 , \sine_gen.n614140 , 
         \sine_gen.n616562 , \sine_gen.n614139 , \address[13] , \address[12] , 
         \sine_gen.n616523 , \sine_gen.n616535 , \sine_gen.n616520 , 
         \sine_gen.n614142 , \sine_gen.n614141 , \sine_gen.n616532 , 
         \address[11] , \address[10] , \sine_gen.n616511 , \sine_gen.n616517 , 
         \sine_gen.n614144 , \sine_gen.n616508 , \sine_gen.n616514 , 
         \sine_gen.n614143 , \address[9] , \address[8] , \sine_gen.n618467 , 
         \sine_gen.n618503 , \sine_gen.n614146 , \sine_gen.n618464 , 
         \sine_gen.n614145 , \sine_gen.n618500 , \address[7] , \address[6] , 
         \sine_gen.n618455 , \sine_gen.n618461 , \sine_gen.n618452 , 
         \sine_gen.n614148 , \sine_gen.n614147 , \sine_gen.n618458 , 
         \address[5] , \address[4] , \sine_gen.n618437 , \sine_gen.n618449 , 
         \sine_gen.n614150 , \sine_gen.n618434 , \sine_gen.n618446 , 
         \sine_gen.n614149 , \address[3] , \address[2] , \sine_gen.n437[10] , 
         \sine_gen.n437[8] , \sine_gen.n437[9] , n393317, n393316, 
         \sine_gen.n437[6] , \sine_gen.n437[7] , n393319, n393318, 
         \sine_gen.n437[4] , \sine_gen.n437[5] , \sine_gen.n437[2] , 
         \sine_gen.n437[3] , n393323, n393322, \sine_gen.n490[10] , 
         \sine_gen.n490[8] , \sine_gen.n490[9] , \sine_gen.n490[6] , 
         \sine_gen.n490[7] , \sine_gen.n490[4] , \sine_gen.n490[5] , 
         \sine_gen.n490[2] , \sine_gen.n490[3] , \sine_gen.n543[10] , 
         \sine_gen.n543[8] , \sine_gen.n543[9] , \sine_gen.n543[6] , 
         \sine_gen.n543[7] , \sine_gen.n543[4] , \sine_gen.n543[5] , 
         \sine_gen.n543[2] , \sine_gen.n543[3] , \sine_gen.n543[0] , 
         \sine_gen.n543[1] , \rst_gen_inst.rst_cnt_3__N_49[2] , 
         \rst_gen_inst.rst_cnt_3__N_49[3] , \rst_cnt[0] , \rst_cnt[1] , 
         \rst_cnt[2] , \rst_cnt[3] , \rst_gen_inst.n610520 , 
         \rst_gen_inst.rst_cnt_3__N_49[1] , n607684, n591723, n592782, n617090, 
         n592792, n592785, n617093, n618296, n591646, n591806, n591645, 
         n618299, n617048, n592769, n592770, n592771, n617051, n596081, 
         n592494, n592589, n22, n591394, n591530, n15_adj_317, n613616, 
         n614506, n591626, n591837, n591842, n604909, n613919, n603546, 
         n596205, n608074, n591733, n591727, n594508, n591192, n590711, 
         n590849, n613632, n590962, n590848, n597739, n590852, n596064, 
         n618230, n592705, n592456, n612946, n592583, n591430, n591416, 
         n591396, n591974, n596148, n616994, n592656, n592547, n616997, 
         n30_adj_294, n591657, n30_adj_302, n593289, n595078, n591021, n608004, 
         n591403, n595059, n613520, n591553, n30_adj_319, n591407, n590838, 
         n62_adj_325, n617720, n617723, n607918, n613124, n592942, n592764, 
         n617672, n592768, n613422, n592780, n592759, n617690, n617693, 
         n592762, n613362, n38, n592596, n591554, n597841, n593105, n614016, 
         n591005, n61, n591088, n597637, n592446, n617624, n592475, n592474, 
         n617627, n46_adj_321, n617210, n31_adj_318, n591414, n592923, n593338, 
         n591720, n591399, n607682, n613521, n593275, n591406, n591722, 
         n591424, n613818, n608036, n592508, n616718, n592518, n616721, 
         n612652, n605058, n605059, n593499, n53, n593146, n616724, n593500, 
         n597864, n616727, n591020, n594527, n591157, n592797, n617786, 
         n593225, n593771, n593343, n618380, n592472, n592696, n592694, 
         n610273, n607730, n607818, n594572, n591755, n591476, n613613, 
         n592149, n591010, n618494, n604412, n613627, n591482, n591919, 
         n592990, n618488, n592831, n613629, n592830, n597819, n608054, 
         n590937, n61_adj_323, n612628, n590817, n590816, n590781, n590805, 
         n618482, n590819, n590818, n618485, n607884, n601400, n592590, 
         n591243, n592812, n592986, n618476, n592987, n592806, n613638, 
         n613476, n617129, n617144, n617117, n613473, n616769, n613227, 
         n617114, n617147, n614279, n591012, n607926, n618470, n613453, 
         n613642, n616634, n608050, n590868, n616637, n607805, n591239, 
         n617138, n614085, n614084, n126, n594312, n617141, n592047, n607920, 
         n592223, n591918, n592142, n592573, n591600, n617132, n617135, 
         n618305, n591688, n592558, n592310, n30_adj_269, n607296, n592515, 
         n596273, n592677, n613655, n613656, n618440, n613652, n613653, 
         n613659, n613112, n613113, n591139, n617126, n613116, n614315, 
         n592981, n618428, n592784, n613662, n614091, n604911, n591437, 
         n597687, n591894, n593068, n592569, n592570, n29, n613982, n595170, 
         n591697, n614045, n614046, n591675, n617120, n613470, n613469, 
         n15_adj_298, n617123, n617966, n613992, n618416, n592514, n592537, 
         n592526, n613668, n612987, n612986, n618410, n592531, n592975, 
         n612928, n612607, n592015, n592205, n612681, n613700, n613774, 
         n616577, n593197, n616574, n604943, n618398, n616793, n613260, 
         n612947, n616790, n612948, n613680, n614048, n614049, n596084, 
         n592487, n617108, n20, n617111, n617342, n613461, n613460, n617345, 
         n618386, n590910, n591926, n4_adj_330, n604685, n617420, n592758, 
         n592756, n592747, n617423, n613167, n616739, n592373, 
         \sine_gen.n595996 , n592396, \sine_gen.n595922 , \sine_gen.n596008 , 
         n592821, n592825, n617102, n592827, n592826, n617105, n614102, 
         n590432, n601354, n601276, n616652, n614103, n590457, n616655, 
         n591145, n591146, n607864, n618374, n591148, n607799, n618377, 
         n7_adj_289, n592853, n612963, n592430, n593254, n617411, n613752, 
         n618368, n591632, n614020, n614018, n614406, n613698, n617261, 
         n616499, n617258, n591029, n597612, n591319, n591263, n616697, 
         n618191, n612942, n617084, n30_adj_299, n15_adj_300, n15_adj_297, 
         n592640, n593114, n613701, n617015, n613750, n618362, n618365, 
         n617381, n617375, n592408, n608085, n614125, n618356, n613137, 
         n613136, n590997, n590998, n617630, n591627, n591834, n613419, 
         n613418, n592466, n592467, n617078, n617027, n613416, n617024, 
         n617081, n617249, n618263, n591007, n618260, n607880, n612933, 
         n617246, n613466, n613467, n607611, n607607, n617072, n613427, 
         n592635, n613596, n613595, n618350, n613710, n617387, n613599, 
         n613598, n617396, n590577, n614100, n608112, n612979, n608114, 
         n607970, n590557, n594106, n590454, n601362, n590537, n590523, 
         n126_adj_248, n612978, n591988, n591987, n618344, n591989, n591567, 
         n618347, n613719, n613718, n618338, n617393, n613713, n613593, 
         n613592, n617390, n618341, n607746, n590845, n607563, n607587, 
         n591282, n592678, n618332, n597863, n593144, n603838, n618335, 
         n592736, n617066, n592735, n592730, n592734, n617069, n618326, 
         n592501, n612650, n592498, n7_adj_280, n618329, n590543, n614107, 
         n255, n590550, n618113, n607740, n601408, n618110, n614070, n593149, 
         n592684, n618320, n612635, n593151, n618323, n617060, n590844, 
         n590918, n617063, n614272, n592152, n618314, n592153, n607699, 
         n592353, n591560, n618308, n591581, n591773, n597701, n613744, 
         n607938, n607791, n614058, n614057, n617054, n613421, n593357, 
         n597914, n617057, n591601, n591785, n591596, n15_adj_308, n618302, 
         n591609, n612617, n590873, n617036, n15_adj_295, n591654, n591547, 
         n591391, n618284, n607718, n597710, n618287, n614060, n614061, 
         n617042, n613413, n613412, n592727, n593380, n617045, n590741, 
         n590740, n607932, n618278, n594178, n594341, n591420, n618281, 
         n592754, n592746, n618272, n618275, n592744, n592755, n607784, 
         n590717, n618266, n590720, n590719, n590792, n618254, n591064, 
         n607565, n66, n613783, n592034, n604915, n590840, n590836, n617354, 
         n591716, n607834, n591807, n591808, n613764, n591033, n617030, 
         n597614, n591001, n613528, n590950, n590949, n608096, n590759, 
         n592451, n592719, n592718, n618248, n613785, n613784, n592720, 
         n592721, n616964, n614064, n614063, n592726, n617018, n613409, 
         n613410, n597918, n593384, n617021, n607823, n591979, n591765, 
         n618242, n613736, n613737, n591550, n613788, n591085, n597635, 
         n618236, n591086, n591087, n613792, n607788, n604512, n590533, 
         n614401, n614066, n52, n617012, n614322, n613407, n613494, n613493, 
         n617006, n617009, n613490, n613491, n613692, n591095, n591096, 
         n618224, n608083, n591097, n613795, n592461, n593176, n613199, 
         n613200, n592440, n618056, n617918, n592445, n617921, n592996, 
         n592848, n614073, n614072, n593265, n592554, n617000, n613401, 
         n616991, n610524, n616988, n617003, n604941, n593192, n618218, 
         n613207, n593191, n592741, n607668, n618212, n618215, 
         \sine_gen.n597886 , n604410, n62_adj_306, n591583, n61_adj_307, 
         n618206, n591774, n30_adj_291, n618209, n597645, n607561, n591615, 
         n15_adj_272, n593693, n592488, n618200, n618203, n616667, n592490, 
         n593740, n594465, n618188, n590926, n591000, n601212, n591076, 
         n591077, n618182, n607759, n591079, n613219, n614399, n614075, 
         n616982, n613395, n613394, n607670, n616985, n613131, n613130, 
         n597660, n591205, n616976, n613133, n613134, n616979, n613445, 
         n618176, n607766, n596223, n618179, n613428, n616970, n613673, 
         n613674, n593291, n612697, n616973, n591415, n618170, n613809, 
         n617441, n591975, n591551, n617486, n613694, n613695, n591417, 
         n591544, n618164, n613716, n613715, n613812, n613220, n617510, 
         n613221, n607649, n591123, n613485, n613778, n613779, n597874, 
         n616967, n591960, n597743, n591438, n618158, n613830, n617465, 
         n613620, n613619, n618128, n591953, n607821, n618152, n613617, 
         n591529, n613833, n613383, n616955, n616958, n613368, n616949, 
         n616946, n616889, n613320, n592417, n613611, n613610, n618146, 
         n613839, n613838, n608123, n591948, n616586, n607868, n607615, 
         n590737, n613350, n616919, n592240, n616952, n614320, n613347, 
         n612630, n612668, n613608, n591037, n62, n618140, n591939, n618143, 
         n591930, n618134, n618137, n617483, n591931, n63_adj_324, n618518, 
         n613322, n613323, n617816, n613940, n613941, n617447, n591973, 
         n617444, n613848, n612678, n592763, n593361, n616940, n612981, 
         n612980, n592753, n616943, n591487, n618122, n618125, n593034, 
         n592476, n617696, n613341, n616913, n593633, n617795, n618116, 
         n617285, n617282, n613646, n613647, n613869, n593224, n591867, 
         n591868, n618104, n591869, n591392, n618107, n592790, n593221, 
         n591957, n592169, n591408, n591874, n618098, n591411, n591875, 
         n618101, n597911, n614535, n592777, n616934, n614533, n593350, 
         n592776, n616937, n613872, n617519, n617309, n613333, n618092, 
         n613868, n617279, n593903, n613887, n591876, n618086, n591387, 
         n618089, n613884, n613883, n618080, n617525, n613881, n617522, 
         n613268, n614409, n613890, n591451, n597757, n616928, n614411, 
         n613895, n616931, n592351, n592350, n592280, n592281, n618074, 
         n614129, n607962, n618077, n614487, n14_adj_305, n614495, n614356, 
         n613999, n591885, n618068, n591887, n607815, n595035, n618071, 
         n593293, n607673, n15, n613434, n600978, n592591, n607678, n592778, 
         n592779, n593213, n613665, n617303, n617324, n590677, n592442, 
         n593525, n592436, n592708, n613905, n597759, n591388, n616922, 
         n616925, n613353, n617714, n617891, n592071, n613188, n613187, 
         n618050, n593519, n592707, n593170, n592454, n613908, n613176, 
         n616751, n592477, n618044, n616691, n616688, n596067, n613911, 
         n592038, n592039, n618038, n618041, n617183, n592040, n591472, 
         n613008, n612911, n612912, n591638, n591634, n616916, n592079, 
         n591636, n591608, n597685, n592650, n591858, n618026, n614202, 
         n591495, n618029, n614253, n591053, n597627, n597662, n127, n594027, 
         n613014, n590748, n608088, n590786, n593319, n597899, n616910, 
         n593320, n592835, n591763, n607846, n617975, n617972, n592852, 
         n618014, n597924, n593579, n592716, n592450, n618017, n593645, 
         n607663, n597900, n593814, n597754, n607694, n597897, n613054, 
         n592849, n616904, n617516, n616907, n613338, n612962, n605065, 
         n593646, n593815, n590885, n618008, n618011, n594500, n593022, 
         n592439, n618002, n592443, n592431, n613954, n593474, n617996, 
         n618509, n614022, n617591, n613278, n612642, n14_adj_271, n616898, 
         n597894, n616901, n592535, n617990, n592534, n593053, n592532, 
         n617993, n592546, n617984, n613974, n613973, n592548, n616850, 
         n613935, n613934, n616892, n608127, n592098, n591591, n608058, 
         n616895, n614235, n604268, n592516, n608030, n617978, n592588, 
         n613989, n14_adj_328, n604185, n590939, n614515, n592994, 
         \sine_gen.n598118 , n592227, n594441, n591661, n613986, n613985, 
         n593072, n607916, n617960, n613988, n613290, n613980, n613979, 
         n593062, n591856, n617954, n613983, n613293, n593085, n593086, 
         n617948, n593087, n617951, n597870, n613190, n597763, n591569, 
         n597731, n595165, n616886, n592110, n597765, n591864, n597733, 
         n590592, n593088, n593089, n617942, n593090, n617945, n613971, 
         n613970, n593054, n592536, n617936, n610275, n610274, n593056, 
         n592542, n613296, n613308, n616865, n617894, n616805, n613275, 
         n616880, n613305, n616859, n613904, n616856, n616883, n614248, 
         n592538, n617930, n593136, n617933, n613961, n613962, n617924, 
         n617579, n613965, n617576, n592522, n613299, n590707, n590591, 
         n618290, n590708, n608022, n590788, n613956, n613955, n593042, 
         n617912, n614339, n613959, n592497, n613302, n616853, n616874, 
         n616847, n616877, n593097, n617906, n612936, n612935, n617900, 
         n617561, n616811, n617888, n591652, n590860, n616610, n616613, 
         n617684, n613398, n593119, n617882, n597850, n593120, n617885, 
         n613284, n616823, n616868, n613281, n616817, n614015, n616814, 
         n616871, n616841, n617876, n613287, n616835, n613311, n593125, 
         n617870, n592562, n617873, n593123, n593122, n608106, n614519, 
         n597856, n592541, n617864, n617867, n614527, n593133, n613272, 
         n617846, n596199, n614053, n613301, n617858, n613314, n613298, 
         n617852, n616799, n616862, n613149, n617855, n613318, n595742, 
         n595518, \sine_gen.n595879 , n608129, n592107, n591564, n608056, 
         n617840, n591568, n613907, n617834, n592722, n592728, n592742, 
         n617426, n617429, n617828, n617831, n614080, n613976, n613977, 
         n592557, n617582, n596155, n607807, n617822, n616619, n616616, 
         n591089, n614082, n607645, n613223, n593439, n614197, n592574, 
         n612624, n616844, n614199, n593442, n592578, n592579, n613938, 
         n613937, n613991, n616838, n607816, n613995, n63, n613512, n613928, 
         n613929, n591850, n617810, n613931, n613932, n613326, n593602, 
         n593601, n617804, n597932, n614545, n617807, n591099, n591100, 
         n590941, n616628, n591909, n613335, n613334, n593307, n617798, 
         n593306, n614010, n614009, n616832, n593457, n591067, n617789, 
         n617735, n592786, n613359, n613920, n591841, n617780, n613344, 
         n613343, n613922, n613923, n617750, n591197, n591439, n616826, 
         n616829, n592127, n591440, n613914, n617567, n617774, n613916, 
         n613917, n597719, n15_adj_293, n592967, n591678, n591633, n613899, 
         n613898, n591425, n617768, n613901, n613902, n126_adj_249, n590705, 
         n590750, n590751, n590787, n613863, n613862, n591523, n617762, 
         n613356, n613893, n613892, n591660, n591648, n597823, n617792, 
         n592834, n592838, n617219, n616709, n617216, n592752, n617756, 
         n616673, n616670, n617759, n15_adj_296, n608033, n616820, n597832, 
         n593460, n612649, n591844, n591617, n613447, n593073, n618506, 
         n592582, n592808, n604937, n614025, n591639, n591426, n613623, 
         n30_adj_301, n617408, n591003, n617738, n617741, n618197, n613121, 
         n590722, n593475, n616808, n614024, n617747, n591172, n617744, 
         n613122, n591002, n593014, n617732, n597921, n593484, n616802, 
         n614039, n614040, n592550, n592974, n617594, n604409, n617708, 
         n617711, n617702, n617705, n590945, n591101, n591191, n593035, 
         n592478, n613393, n613140, n613139, n616796, n614531, n30_adj_262, 
         n617726, n617729, n613127, n613128, n593203, n618035, n616757, 
         n618032, n591848, n593024, n592460, n592448, n616784, n592463, 
         n593025, n616787, n613425, n617666, n617330, n596366, n592955, 
         n592961, n617678, n596336, n592432, n616778, n614033, n614034, 
         n613253, n591418, n617660, n607717, n591542, n617663, n591944, 
         n617648, n592819, n593011, n617654, n613449, n617099, n593012, 
         n617276, n617636, n590588, n617639, n592985, n617642, n617612, 
         n616772, n591419, n591721, n616775, n607850, n593893, n607655, 
         n613875, n614204, n592984, n593563, n618515, n618512, n613706, 
         n590994, n614081, n617156, n616631, n617159, n612710, n604907, 
         n614096, n613605, n618062, n613224, n617618, n613109, n613110, 
         n591034, n607763, n616580, n616766, n590876, n590709, n613635, 
         n590847, n617600, n590851, n613483, n592658, n617588, n592636, 
         n592143, n614055, n614054, n597902, n617606, n613430, n613431, 
         n592788, n617609, n591008, n613458, n613511, n617228, n613649, 
         n613650, n597642, n616622, n593261, n593259, n593260, n616625, n14, 
         n605022, n616760, n605020, n7, n616763, n592521, n616754, n610522, 
         n617564, n591629, n613179, n613178, n597868, n593165, n617558, 
         n613181, n613182, n592455, n607922, n618194, n616748, n591563, 
         n617570, n591559, n61_adj_313, n617573, n61_adj_259, n617552, n613191, 
         n613254, n616742, n593682, n616745, n617537, n617546, n617531, 
         n617549, n607912, n593526, n592441, n617540, n613202, n613203, 
         n593181, n591125, n592056, n608045, n616736, n607701, n592057, 
         n613878, n613877, n617534, n613874, n617315, n613866, n613865, 
         n613360, n617528, n613857, n613856, n591456, n613851, n616604, 
         n591059, n616607, n597618, n616598, n591457, n616601, n616592, 
         n591055, n591054, n616595, n616730, n62_adj_312, n591565, n591771, 
         n613151, n616694, n590934, n613265, n613266, n617291, n617288, 
         n617327, n592982, n591734, n616568, n597690, n591736, n616571, 
         n591030, n616496, n591031, n617255, n617264, n617252, n617267, 
         n592988, n593246, n616550, n593248, n593249, n616553, n613107, 
         n614313, n590738, n616526, n617504, n617507, n613479, n613478, 
         n613489, n46, n61_adj_286, n616712, n15_adj_287, n15_adj_258, n616547, 
         n612915, n617498, n613853, n613854, n617189, n617501, n612918, 
         n616589, n617492, n617489, n617435, n592414, n616706, n593373, 
         n591933, n614541, n617480, n613604, n617174, n594453, n617150, 
         n591277, n616493, n617153, n61_adj_284, n30_adj_281, n616700, 
         n30_adj_290, n30_adj_285, n591140, n591941, n607707, n617474, n617477, 
         n613614, n617468, n597741, n591952, n591757, n608116, n613622, 
         n617462, n613173, n613172, n591540, n613125, n591175, n617456, 
         n613497, n616505, n617450, n590734, n590733, n616682, n590736, 
         n590801, n617453, n614069, n613501, n613731, n613730, n617438, 
         n613734, n613733, n591976, n591410, n592977, n616664, n592492, 
         n591983, n617432, n613739, n613740, n614483, n608071, n614131, 
         n607900, n616658, n591776, n591592, n591594, n616661, n591816, 
         n613728, n613727, n604772, n617414, n613724, n613725, n617201, 
         n617417, n590961, n591036, n616583, n616646, n616649, n617402, 
         n591613, n617405, n613707, n617399, n592581, n613755, n613013, 
         n616640, n613038, n613037, n607696, n616643, n613590, n613589, 
         n591907, n617384, n608121, n617369, n617378, n617357, n613689, 
         n613850, n613754, n617372, n613757, n613758, n608062, n597641, 
         n613763, n617366, n592029, n616676, n592224, n616679, n616490, 
         n591056, n591057, \sine_gen.n594416 , \sine_gen.n618392 , n601330, 
         \sine_gen.n594418 , \sine_gen.n618395 , \sine_gen.n607860 , 
         \sine_gen.n602890 , \sine_gen.n594132 , \sine_gen.n595949 , 
         \sine_gen.n618020 , \sine_gen.n618023 , n592403, \sine_gen.n614130 , 
         \sine_gen.n596012 , n607984, n601396, n594304, n608138, n590794, 
         \sine_gen.n87 , \sine_gen.n612704 , \sine_gen.n604682 , 
         \sine_gen.n610542 , n612682, n607710, n613170, n617165, n35, n617360, 
         n617363, n613686, n592950, n590966, n617339, n613683, n592717, 
         n617348, n613679, n617333, n617351, n613777, n617336, n593760, 
         n593194, n597836, n607842, n617321, n613677, n617318, n592980, 
         n613433, n617312, n613670, n613671, n613436, n617306, n613667, 
         n597892, n592519, n590726, n590594, n591138, n613832, n604919, 
         n617300, n613440, n617294, n617297, n593881, n610268, n610269, 
         n593195, n613643, n613644, n592803, n593334, n613634, n617270, 
         n613631, n590809, n613455, n613454, n592805, n591026, n591027, n33, 
         n27, n24, n611334, n613464, n592823, n617240, n617237, n617234, 
         n592833, n617243, n613152, n616544, n604921, n592832, n590953, 
         n613586, n613587, n617231, n593243, n592836, n592837, n616538, 
         n616541, n593244, n593245, n593884, n592968, n617222, n592528, 
         n617225, n590739, n616529, n613815, n613814, n591395, n617204, 
         n617207, n608078, n613817, n617198, n613514, n613515, n617096, 
         n592802, n614181, n613821, n613820, n617192, n613508, n613509, 
         n617195, n613824, n613823, n617186, n613505, n613506, n591603, 
         n591604, n613827, n613826, n617180, n613502, n613503, n30_adj_263, 
         n617168, n613836, n613835, n617162, n613442, n613443, n593019, 
         n592438, n614108, n590870, n7_adj_322, n616502, n597616, 
         \triangular_gen.n16 , \triangular_gen.n21 , \triangular_gen.n17 , 
         \triangular_gen.n610544 , n592871, n592665, n30_adj_270, n592495, 
         n593016, n591911, n593043, n596298, n607826, n592138, n592766, 
         n593210, n15_adj_268, n593048, n30_adj_250, n593047, n592511, n612619, 
         n15_adj_264, n596150, n592729, n592969, n30_adj_253, n593379, n596349, 
         n591040, n593055, n30_adj_265, n15_adj_266, n15_adj_256, n30_adj_254, 
         n30_adj_255, n593378, n30_adj_292, n593266, n593588, n592525, n591877, 
         n613242, n613243, n30_adj_315, n607736, n591729, n591891, n604917, 
         n592129, n30_adj_304, n591611, n15_adj_252, n593066, n607836, n591595, 
         n31_adj_314, n593064, n591770, n591699, n597853, n593286, n593074, 
         n591471, n591741, n592471, n592704, n30_adj_274, n597938, n593027, 
         n592464, n591740, n30_adj_277, n15_adj_278, n15_adj_275, n593026, 
         n591847, n613749, n591795, n607841, n7_adj_329, n591854, n612621, 
         n604999, n597767, n607764, n592491, n594350, \sine_gen.n594386 , 
         n592966, n592686, n597879, n62_adj_251, n592760, n597725, n591852, 
         n15_adj_267, n593202, n597727, n593546, \sine_gen.n596015 , n596020, 
         n592533, n608046, n592228, n591122, n608038, n597843, n613446, 
         n15_adj_283, n591397, n593255, n613061, n613062, n593005, n593006, 
         n592433, n593018, n613052, n613053, n591764, n592854, n597940, 
         n612943, n592846, n597650, n591154, n608080, n605939, n607980, 
         n597648, n607748, n591156, n591782, n597723, n607906, n590773, 
         n591822, n612934, n591817, n612939, n590796, n590822, 
         \sine_gen.n594185 , \sine_gen.n594420 , \sine_gen.n594426 , n597927, 
         n15_adj_273, n603973, n601157, n612394, n590811, \sine_gen.n604710 , 
         n613055, n613056, n608118, n601364, n604593, n607782, n590807, 
         n592453, n613058, n613059, n592773, n591826, n30_adj_260, n15_adj_288, 
         n592437, n614212, n591329, n590897, n590732, n593168, n608010, 
         n593169, n4, n590555, n590449, n604728, n590527, \sine_gen.n594126 , 
         n604677, n590694, n607457, n592323, n592397, n592409, n592416, 
         n590691, n614098, n612408, n592421, n592413, n592419, n593010, 
         n593009, n593008, n591045, n614213, n593173, n591762, n591539, 
         n590688, n590731, n590774, n590800, n590815, n607726, n593186, 
         n590821, n590791, n590810, n590827, n597693, n591466, n591465, 
         n590544, n591754, n593308, n593628, n593309, n593630, n593178, 
         n591749, n591747, n591190, n592435, n15_adj_303, n591784, n597702, 
         n592307, n597704, n591598, n608064, n591597, n608068, n4_adj_331, 
         n591778, n591006, n607742, n607738, n591307, n607712, n591824, 
         n608000, n614493, n591121, n613998, n613997, n591390, n597708, 
         n592978, n593185, n30_adj_320, n592793, n591398, n592991, n591017, 
         n591117, n614500, n605034, n591705, n62_adj_310, n592993, n592992, 
         n613457, n592810, n593230, n592807, n605026, n592723, n593333, 
         n592914, n592795, n614282, n30, n593587, n30_adj_261, n597929, 
         n612718, n591573, n15_adj_279, n592459, n593128, n592553, n593581, 
         n597925, n592701, n593227, n593564, n593256, n593583, n592552, 
         n593297, n593295, n593296, n607308, n610264, n593694, n597889, 
         n592877, n593772, n593665, n14_adj_257, n604951, n613212, n613213, 
         n593826, n593909, n593127, n61_adj_311, n15_adj_309, n593059, n613363, 
         n593138, n591719, n593608, n593795, n592979, n593188, n593262, 
         n613404, n613776, n613405, n593888, n592976, n593141, n593180, 
         n593179, n597712, n593463, n593718, \en_gen_sin.n604691 , 
         \sine_gen.state[0] , n607990, n29_adj_282, n605018, n592457, n593023, 
         n593622, n613332, n604957, n593397, n613257, n613258, n612660, 
         n593167, n593166, n610263, n597839, n617909, n30_adj_276, n591821, 
         n593341, n597904, n597825, n605001, n593340, n31, n595181, n591809, 
         n604924, n613945, n604925, n613944, n591748, n597638, n597666, 
         n591094, n591223, n607744, n591642, n591829, n592074, n597760, 
         n591752, n597691, n608076, n590808, n591750, n31_adj_316, n614094, 
         n604935, n607792, \sine_gen.n594380 , n608090, n591198, n607728, 
         n6_adj_327, \sine_gen.n608150 , \sine_gen.n14_adj_223 , n597860, 
         n612711, n605027, n593107, n600976, n614088, n593015, n597625, 
         n591845, n597623, n591069, n591207, n593274, n593272, n612699, 
         n607838, \comp2.n8 , n6, \comp2.n10 , \sine_gen.n66_adj_206 , 
         \comp2.n12 , \comp2.n14 , \comp2.n16 , \comp2.n18 , \comp2.n20 , 
         \comp2.Vb_c_N_157 , \sine_wave2[11] , Vb_c_N_162, Vb_c, \comp1.n8 , 
         n6_adj_326, \comp1.n10 , \sine_gen.n69_adj_205 , \comp1.n12 , 
         \comp1.n14 , \comp1.n16 , \comp1.n18 , \comp1.n20 , 
         \comp1.Va_c_N_155 , \sine_wave1[11] , Va_c_N_161, Va_c, n593080, 
         n593352, n593268, n597729, n614497, n597881, n591862, n613143, 
         n613144, n601289, n608072, n607724, \sine_gen.n594407 , n596018, 
         \sine_gen.n594280 , \sine_gen.n594287 , \sine_gen.n594330 , 
         \sine_gen.n594373 , \sine_gen.n594399 , \sine_gen.n594414 , 
         \sine_gen.n594143 , \sine_gen.n594358 , \sine_gen.n594390 , 
         \sine_gen.n594409 , \sine_gen.n607557 , n594115, \sine_gen.n10 , 
         \sine_gen.n11 , \sine_gen.n13 , \sine_gen.n612702 , 
         \sine_gen.n10_adj_212 , \sine_gen.n604679 , \sine_gen.n11_adj_213 , 
         \sine_gen.n610540 , \sine_gen.n612688 , \sine_gen.n13_adj_214 , 
         \sine_gen.n10_adj_218 , \sine_gen.n604674 , \sine_gen.n14_c , 
         \sine_gen.n14_adj_220 , \sine_gen.n15_adj_219 , 
         \sine_gen.n13_adj_221 , en_tri, n607732, \comp3.n4 , \comp3.n6 , 
         \comp3.n8 , \comp3.n10 , \comp3.n12 , \comp3.n14 , \comp3.n16 , 
         \comp3.n18 , \comp3.n20 , \comp3.Vc_c_N_159 , 
         \sine_gen.state_1__N_114[1] , \sine_gen.n612381 , Vc_c, Vc_c_N_163, 
         \triangular_gen.n590124[10] , \triangular_gen.n20 , 
         \triangular_gen.n605130 , \sine_gen.n605126 , \sine_gen.n605124 , 
         \sine_gen.n610596 , \sine_gen.n604794 , 
         \en_gen_tri.cnt[0].sig_000.FeedThruLUT , \triangular_gen.n605132 , 
         \triangular_gen.n19 , GND_net, Vb_p_c, Va_p_c, Vc_p_c;

  triangular_gen_SLICE_0 \triangular_gen.SLICE_0 ( 
    .D1(\triangular_gen.n619275 ), .C1(VCC_net), .B1(\tri_wave[3] ), 
    .D0(\triangular_gen.n610059 ), .C0(VCC_net), .B0(\tri_wave[2] ), 
    .CIN0(\triangular_gen.n610059 ), .CIN1(\triangular_gen.n619275 ), 
    .F0(\triangular_gen.n62[1] ), .F1(\triangular_gen.n62[2] ), 
    .COUT1(\triangular_gen.n610061 ), .COUT0(\triangular_gen.n619275 ));
  triangular_gen_SLICE_1 \triangular_gen.SLICE_1 ( 
    .D1(\triangular_gen.n619293 ), .B1(\tri_wave[3] ), 
    .D0(\triangular_gen.n609950 ), .B0(\tri_wave[2] ), 
    .CIN0(\triangular_gen.n609950 ), .CIN1(\triangular_gen.n619293 ), 
    .F0(\triangular_gen.n62_adj_247[1] ), .F1(\triangular_gen.n62_adj_247[2] ), 
    .COUT1(\triangular_gen.n609952 ), .COUT0(\triangular_gen.n619293 ));
  triangular_gen_SLICE_2 \triangular_gen.SLICE_2 ( 
    .D1(\triangular_gen.n619272 ), .C1(VCC_net), .B1(\tri_wave[1] ), 
    .CIN1(\triangular_gen.n619272 ), .F1(\triangular_gen.n62[0] ), 
    .COUT1(\triangular_gen.n610059 ), .COUT0(\triangular_gen.n619272 ));
  triangular_gen_SLICE_3 \triangular_gen.SLICE_3 ( 
    .D1(\triangular_gen.n619296 ), .B1(\tri_wave[5] ), 
    .D0(\triangular_gen.n609952 ), .B0(\tri_wave[4] ), 
    .CIN0(\triangular_gen.n609952 ), .CIN1(\triangular_gen.n619296 ), 
    .F0(\triangular_gen.n62_adj_247[3] ), .F1(\triangular_gen.n62_adj_247[4] ), 
    .COUT1(\triangular_gen.n609954 ), .COUT0(\triangular_gen.n619296 ));
  triangular_gen_SLICE_4 \triangular_gen.SLICE_4 ( 
    .D1(\triangular_gen.n619290 ), .C1(VCC_net), .B1(\tri_wave[1] ), 
    .CIN1(\triangular_gen.n619290 ), .F1(\triangular_gen.n62_adj_247[0] ), 
    .COUT1(\triangular_gen.n609950 ), .COUT0(\triangular_gen.n619290 ));
  triangular_gen_SLICE_5 \triangular_gen.SLICE_5 ( 
    .D1(\triangular_gen.n619299 ), .B1(\tri_wave[7] ), 
    .D0(\triangular_gen.n609954 ), .B0(\tri_wave[6] ), 
    .CIN0(\triangular_gen.n609954 ), .CIN1(\triangular_gen.n619299 ), 
    .F0(\triangular_gen.n62_adj_247[5] ), .F1(\triangular_gen.n62_adj_247[6] ), 
    .COUT1(\triangular_gen.n609956 ), .COUT0(\triangular_gen.n619299 ));
  triangular_gen_SLICE_6 \triangular_gen.SLICE_6 ( 
    .D1(\triangular_gen.n619305 ), .B1(\tri_wave[11] ), 
    .D0(\triangular_gen.n609958 ), .B0(\tri_wave[10] ), 
    .CIN0(\triangular_gen.n609958 ), .CIN1(\triangular_gen.n619305 ), 
    .F0(\triangular_gen.n62_adj_247[9] ), 
    .F1(\triangular_gen.n62_adj_247[10] ), .COUT0(\triangular_gen.n619305 ));
  triangular_gen_SLICE_7 \triangular_gen.SLICE_7 ( 
    .D1(\triangular_gen.n619302 ), .B1(\tri_wave[9] ), 
    .D0(\triangular_gen.n609956 ), .B0(\tri_wave[8] ), 
    .CIN0(\triangular_gen.n609956 ), .CIN1(\triangular_gen.n619302 ), 
    .F0(\triangular_gen.n62_adj_247[7] ), .F1(\triangular_gen.n62_adj_247[8] ), 
    .COUT1(\triangular_gen.n609958 ), .COUT0(\triangular_gen.n619302 ));
  triangular_gen_SLICE_8 \triangular_gen.SLICE_8 ( 
    .D1(\triangular_gen.n619287 ), .C1(VCC_net), .B1(\tri_wave[11] ), 
    .D0(\triangular_gen.n610067 ), .C0(VCC_net), .B0(\tri_wave[10] ), 
    .CIN0(\triangular_gen.n610067 ), .CIN1(\triangular_gen.n619287 ), 
    .F0(\triangular_gen.n62[9] ), .F1(\triangular_gen.n62[10] ), 
    .COUT0(\triangular_gen.n619287 ));
  triangular_gen_SLICE_9 \triangular_gen.SLICE_9 ( 
    .D1(\triangular_gen.n619284 ), .C1(VCC_net), .B1(\tri_wave[9] ), 
    .D0(\triangular_gen.n610065 ), .C0(VCC_net), .B0(\tri_wave[8] ), 
    .CIN0(\triangular_gen.n610065 ), .CIN1(\triangular_gen.n619284 ), 
    .F0(\triangular_gen.n62[7] ), .F1(\triangular_gen.n62[8] ), 
    .COUT1(\triangular_gen.n610067 ), .COUT0(\triangular_gen.n619284 ));
  triangular_gen_SLICE_10 \triangular_gen.SLICE_10 ( 
    .D1(\triangular_gen.n619281 ), .C1(VCC_net), .B1(\tri_wave[7] ), 
    .D0(\triangular_gen.n610063 ), .C0(VCC_net), .B0(\tri_wave[6] ), 
    .CIN0(\triangular_gen.n610063 ), .CIN1(\triangular_gen.n619281 ), 
    .F0(\triangular_gen.n62[5] ), .F1(\triangular_gen.n62[6] ), 
    .COUT1(\triangular_gen.n610065 ), .COUT0(\triangular_gen.n619281 ));
  triangular_gen_SLICE_11 \triangular_gen.SLICE_11 ( 
    .D1(\triangular_gen.n619278 ), .C1(VCC_net), .B1(\tri_wave[5] ), 
    .D0(\triangular_gen.n610061 ), .C0(VCC_net), .B0(\tri_wave[4] ), 
    .CIN0(\triangular_gen.n610061 ), .CIN1(\triangular_gen.n619278 ), 
    .F0(\triangular_gen.n62[3] ), .F1(\triangular_gen.n62[4] ), 
    .COUT1(\triangular_gen.n610063 ), .COUT0(\triangular_gen.n619278 ));
  pwm_inst2_SLICE_12 \pwm_inst2.SLICE_12 ( .DI1(\pwm_inst2.y_N_167 ), 
    .DI0(\pwm_inst2.pwm_acc_11__N_128[11] ), .D1(\pwm_inst2.n619236 ), 
    .D0(\pwm_inst2.n610015 ), .C0(sine_wave2_11__N_170), 
    .B0(\pwm_inst2.pwm_acc[11] ), .CLK(clk_c), .CIN0(\pwm_inst2.n610015 ), 
    .CIN1(\pwm_inst2.n619236 ), .Q0(\pwm_inst2.pwm_acc[11] ), .Q1(y), 
    .F0(\pwm_inst2.pwm_acc_11__N_128[11] ), .F1(\pwm_inst2.y_N_167 ), 
    .COUT0(\pwm_inst2.n619236 ));
  pwm_inst2_SLICE_13 \pwm_inst2.SLICE_13 ( 
    .DI1(\pwm_inst2.pwm_acc_11__N_128[10] ), 
    .DI0(\pwm_inst2.pwm_acc_11__N_128[9] ), .D1(\pwm_inst2.n619233 ), 
    .C1(\sine_wave2[10] ), .B1(\pwm_inst2.pwm_acc[10] ), 
    .D0(\pwm_inst2.n610013 ), .C0(\sine_wave2[9] ), 
    .B0(\pwm_inst2.pwm_acc[9] ), .CLK(clk_c), .CIN0(\pwm_inst2.n610013 ), 
    .CIN1(\pwm_inst2.n619233 ), .Q0(\pwm_inst2.pwm_acc[9] ), 
    .Q1(\pwm_inst2.pwm_acc[10] ), .F0(\pwm_inst2.pwm_acc_11__N_128[9] ), 
    .F1(\pwm_inst2.pwm_acc_11__N_128[10] ), .COUT1(\pwm_inst2.n610015 ), 
    .COUT0(\pwm_inst2.n619233 ));
  pwm_inst2_SLICE_14 \pwm_inst2.SLICE_14 ( 
    .DI1(\pwm_inst2.pwm_acc_11__N_128[8] ), 
    .DI0(\pwm_inst2.pwm_acc_11__N_128[7] ), .D1(\pwm_inst2.n619230 ), 
    .C1(\sine_wave2[8] ), .B1(\pwm_inst2.pwm_acc[8] ), 
    .D0(\pwm_inst2.n610011 ), .C0(\sine_wave2[7] ), 
    .B0(\pwm_inst2.pwm_acc[7] ), .CLK(clk_c), .CIN0(\pwm_inst2.n610011 ), 
    .CIN1(\pwm_inst2.n619230 ), .Q0(\pwm_inst2.pwm_acc[7] ), 
    .Q1(\pwm_inst2.pwm_acc[8] ), .F0(\pwm_inst2.pwm_acc_11__N_128[7] ), 
    .F1(\pwm_inst2.pwm_acc_11__N_128[8] ), .COUT1(\pwm_inst2.n610013 ), 
    .COUT0(\pwm_inst2.n619230 ));
  pwm_inst2_SLICE_15 \pwm_inst2.SLICE_15 ( 
    .DI1(\pwm_inst2.pwm_acc_11__N_128[6] ), 
    .DI0(\pwm_inst2.pwm_acc_11__N_128[5] ), .D1(\pwm_inst2.n619227 ), 
    .C1(\sine_wave2[6] ), .B1(\pwm_inst2.pwm_acc[6] ), 
    .D0(\pwm_inst2.n610009 ), .C0(\sine_wave2[5] ), 
    .B0(\pwm_inst2.pwm_acc[5] ), .CLK(clk_c), .CIN0(\pwm_inst2.n610009 ), 
    .CIN1(\pwm_inst2.n619227 ), .Q0(\pwm_inst2.pwm_acc[5] ), 
    .Q1(\pwm_inst2.pwm_acc[6] ), .F0(\pwm_inst2.pwm_acc_11__N_128[5] ), 
    .F1(\pwm_inst2.pwm_acc_11__N_128[6] ), .COUT1(\pwm_inst2.n610011 ), 
    .COUT0(\pwm_inst2.n619227 ));
  pwm_inst2_SLICE_16 \pwm_inst2.SLICE_16 ( 
    .DI1(\pwm_inst2.pwm_acc_11__N_128[4] ), 
    .DI0(\pwm_inst2.pwm_acc_11__N_128[3] ), .D1(\pwm_inst2.n619224 ), 
    .C1(\sine_wave2[4] ), .B1(\pwm_inst2.pwm_acc[4] ), 
    .D0(\pwm_inst2.n610007 ), .C0(\sine_wave2[3] ), 
    .B0(\pwm_inst2.pwm_acc[3] ), .CLK(clk_c), .CIN0(\pwm_inst2.n610007 ), 
    .CIN1(\pwm_inst2.n619224 ), .Q0(\pwm_inst2.pwm_acc[3] ), 
    .Q1(\pwm_inst2.pwm_acc[4] ), .F0(\pwm_inst2.pwm_acc_11__N_128[3] ), 
    .F1(\pwm_inst2.pwm_acc_11__N_128[4] ), .COUT1(\pwm_inst2.n610009 ), 
    .COUT0(\pwm_inst2.n619224 ));
  pwm_inst2_SLICE_17 \pwm_inst2.SLICE_17 ( 
    .DI1(\pwm_inst2.pwm_acc_11__N_128[2] ), 
    .DI0(\pwm_inst2.pwm_acc_11__N_128[1] ), .D1(\pwm_inst2.n619221 ), 
    .C1(\sine_wave2[2] ), .B1(\pwm_inst2.pwm_acc[2] ), 
    .D0(\pwm_inst2.n610005 ), .C0(\sine_wave2[1] ), 
    .B0(\pwm_inst2.pwm_acc[1] ), .CLK(clk_c), .CIN0(\pwm_inst2.n610005 ), 
    .CIN1(\pwm_inst2.n619221 ), .Q0(\pwm_inst2.pwm_acc[1] ), 
    .Q1(\pwm_inst2.pwm_acc[2] ), .F0(\pwm_inst2.pwm_acc_11__N_128[1] ), 
    .F1(\pwm_inst2.pwm_acc_11__N_128[2] ), .COUT1(\pwm_inst2.n610007 ), 
    .COUT0(\pwm_inst2.n619221 ));
  pwm_inst2_SLICE_18 \pwm_inst2.SLICE_18 ( 
    .DI1(\pwm_inst2.pwm_acc_11__N_128[0] ), .D1(\pwm_inst2.n619197 ), 
    .C1(\sine_wave2[0] ), .B1(\pwm_inst2.pwm_acc[0] ), .CLK(clk_c), 
    .CIN1(\pwm_inst2.n619197 ), .Q1(\pwm_inst2.pwm_acc[0] ), 
    .F1(\pwm_inst2.pwm_acc_11__N_128[0] ), .COUT1(\pwm_inst2.n610005 ), 
    .COUT0(\pwm_inst2.n619197 ));
  pwm_inst1_SLICE_19 \pwm_inst1.SLICE_19 ( .DI1(\pwm_inst1.w_N_166 ), 
    .DI0(\pwm_inst1.pwm_acc_11__N_116[11] ), .D1(\pwm_inst1.n619254 ), 
    .D0(\pwm_inst1.n610002 ), .C0(sine_wave1_11__N_169), 
    .B0(\pwm_inst1.pwm_acc[11] ), .CLK(clk_c), .CIN0(\pwm_inst1.n610002 ), 
    .CIN1(\pwm_inst1.n619254 ), .Q0(\pwm_inst1.pwm_acc[11] ), .Q1(w), 
    .F0(\pwm_inst1.pwm_acc_11__N_116[11] ), .F1(\pwm_inst1.w_N_166 ), 
    .COUT0(\pwm_inst1.n619254 ));
  pwm_inst1_SLICE_20 \pwm_inst1.SLICE_20 ( 
    .DI1(\pwm_inst1.pwm_acc_11__N_116[10] ), 
    .DI0(\pwm_inst1.pwm_acc_11__N_116[9] ), .D1(\pwm_inst1.n619251 ), 
    .C1(\sine_wave1[10] ), .B1(\pwm_inst1.pwm_acc[10] ), 
    .D0(\pwm_inst1.n610000 ), .C0(\sine_wave1[9] ), 
    .B0(\pwm_inst1.pwm_acc[9] ), .CLK(clk_c), .CIN0(\pwm_inst1.n610000 ), 
    .CIN1(\pwm_inst1.n619251 ), .Q0(\pwm_inst1.pwm_acc[9] ), 
    .Q1(\pwm_inst1.pwm_acc[10] ), .F0(\pwm_inst1.pwm_acc_11__N_116[9] ), 
    .F1(\pwm_inst1.pwm_acc_11__N_116[10] ), .COUT1(\pwm_inst1.n610002 ), 
    .COUT0(\pwm_inst1.n619251 ));
  pwm_inst1_SLICE_21 \pwm_inst1.SLICE_21 ( 
    .DI1(\pwm_inst1.pwm_acc_11__N_116[8] ), 
    .DI0(\pwm_inst1.pwm_acc_11__N_116[7] ), .D1(\pwm_inst1.n619248 ), 
    .C1(\sine_wave1[8] ), .B1(\pwm_inst1.pwm_acc[8] ), 
    .D0(\pwm_inst1.n609998 ), .C0(\sine_wave1[7] ), 
    .B0(\pwm_inst1.pwm_acc[7] ), .CLK(clk_c), .CIN0(\pwm_inst1.n609998 ), 
    .CIN1(\pwm_inst1.n619248 ), .Q0(\pwm_inst1.pwm_acc[7] ), 
    .Q1(\pwm_inst1.pwm_acc[8] ), .F0(\pwm_inst1.pwm_acc_11__N_116[7] ), 
    .F1(\pwm_inst1.pwm_acc_11__N_116[8] ), .COUT1(\pwm_inst1.n610000 ), 
    .COUT0(\pwm_inst1.n619248 ));
  pwm_inst1_SLICE_22 \pwm_inst1.SLICE_22 ( 
    .DI1(\pwm_inst1.pwm_acc_11__N_116[6] ), 
    .DI0(\pwm_inst1.pwm_acc_11__N_116[5] ), .D1(\pwm_inst1.n619245 ), 
    .C1(\sine_wave1[6] ), .B1(\pwm_inst1.pwm_acc[6] ), 
    .D0(\pwm_inst1.n609996 ), .C0(\sine_wave1[5] ), 
    .B0(\pwm_inst1.pwm_acc[5] ), .CLK(clk_c), .CIN0(\pwm_inst1.n609996 ), 
    .CIN1(\pwm_inst1.n619245 ), .Q0(\pwm_inst1.pwm_acc[5] ), 
    .Q1(\pwm_inst1.pwm_acc[6] ), .F0(\pwm_inst1.pwm_acc_11__N_116[5] ), 
    .F1(\pwm_inst1.pwm_acc_11__N_116[6] ), .COUT1(\pwm_inst1.n609998 ), 
    .COUT0(\pwm_inst1.n619245 ));
  pwm_inst1_SLICE_23 \pwm_inst1.SLICE_23 ( 
    .DI1(\pwm_inst1.pwm_acc_11__N_116[4] ), 
    .DI0(\pwm_inst1.pwm_acc_11__N_116[3] ), .D1(\pwm_inst1.n619242 ), 
    .C1(\sine_wave1[4] ), .B1(\pwm_inst1.pwm_acc[4] ), 
    .D0(\pwm_inst1.n609994 ), .C0(\sine_wave1[3] ), 
    .B0(\pwm_inst1.pwm_acc[3] ), .CLK(clk_c), .CIN0(\pwm_inst1.n609994 ), 
    .CIN1(\pwm_inst1.n619242 ), .Q0(\pwm_inst1.pwm_acc[3] ), 
    .Q1(\pwm_inst1.pwm_acc[4] ), .F0(\pwm_inst1.pwm_acc_11__N_116[3] ), 
    .F1(\pwm_inst1.pwm_acc_11__N_116[4] ), .COUT1(\pwm_inst1.n609996 ), 
    .COUT0(\pwm_inst1.n619242 ));
  pwm_inst1_SLICE_24 \pwm_inst1.SLICE_24 ( 
    .DI1(\pwm_inst1.pwm_acc_11__N_116[2] ), 
    .DI0(\pwm_inst1.pwm_acc_11__N_116[1] ), .D1(\pwm_inst1.n619239 ), 
    .C1(\sine_wave1[2] ), .B1(\pwm_inst1.pwm_acc[2] ), 
    .D0(\pwm_inst1.n609992 ), .C0(\sine_wave1[1] ), 
    .B0(\pwm_inst1.pwm_acc[1] ), .CLK(clk_c), .CIN0(\pwm_inst1.n609992 ), 
    .CIN1(\pwm_inst1.n619239 ), .Q0(\pwm_inst1.pwm_acc[1] ), 
    .Q1(\pwm_inst1.pwm_acc[2] ), .F0(\pwm_inst1.pwm_acc_11__N_116[1] ), 
    .F1(\pwm_inst1.pwm_acc_11__N_116[2] ), .COUT1(\pwm_inst1.n609994 ), 
    .COUT0(\pwm_inst1.n619239 ));
  pwm_inst1_SLICE_25 \pwm_inst1.SLICE_25 ( 
    .DI1(\pwm_inst1.pwm_acc_11__N_116[0] ), .D1(\pwm_inst1.n619194 ), 
    .C1(\sine_wave1[0] ), .B1(\pwm_inst1.pwm_acc[0] ), .CLK(clk_c), 
    .CIN1(\pwm_inst1.n619194 ), .Q1(\pwm_inst1.pwm_acc[0] ), 
    .F1(\pwm_inst1.pwm_acc_11__N_116[0] ), .COUT1(\pwm_inst1.n609992 ), 
    .COUT0(\pwm_inst1.n619194 ));
  pwm_inst3_SLICE_26 \pwm_inst3.SLICE_26 ( .DI1(\pwm_inst3.z_N_168 ), 
    .DI0(\pwm_inst3.pwm_acc_11__N_140[11] ), .D1(\pwm_inst3.n619218 ), 
    .D0(\pwm_inst3.n610056 ), .C0(sine_wave3_11__N_171), 
    .B0(\pwm_inst3.pwm_acc[11] ), .CLK(clk_c), .CIN0(\pwm_inst3.n610056 ), 
    .CIN1(\pwm_inst3.n619218 ), .Q0(\pwm_inst3.pwm_acc[11] ), .Q1(z), 
    .F0(\pwm_inst3.pwm_acc_11__N_140[11] ), .F1(\pwm_inst3.z_N_168 ), 
    .COUT0(\pwm_inst3.n619218 ));
  pwm_inst3_SLICE_27 \pwm_inst3.SLICE_27 ( 
    .DI1(\pwm_inst3.pwm_acc_11__N_140[10] ), 
    .DI0(\pwm_inst3.pwm_acc_11__N_140[9] ), .D1(\pwm_inst3.n619215 ), 
    .C1(\sine_wave3[10] ), .B1(\pwm_inst3.pwm_acc[10] ), 
    .D0(\pwm_inst3.n610054 ), .C0(\sine_wave3[9] ), 
    .B0(\pwm_inst3.pwm_acc[9] ), .CLK(clk_c), .CIN0(\pwm_inst3.n610054 ), 
    .CIN1(\pwm_inst3.n619215 ), .Q0(\pwm_inst3.pwm_acc[9] ), 
    .Q1(\pwm_inst3.pwm_acc[10] ), .F0(\pwm_inst3.pwm_acc_11__N_140[9] ), 
    .F1(\pwm_inst3.pwm_acc_11__N_140[10] ), .COUT1(\pwm_inst3.n610056 ), 
    .COUT0(\pwm_inst3.n619215 ));
  pwm_inst3_SLICE_28 \pwm_inst3.SLICE_28 ( 
    .DI1(\pwm_inst3.pwm_acc_11__N_140[8] ), 
    .DI0(\pwm_inst3.pwm_acc_11__N_140[7] ), .D1(\pwm_inst3.n619212 ), 
    .C1(\sine_wave3[8] ), .B1(\pwm_inst3.pwm_acc[8] ), 
    .D0(\pwm_inst3.n610052 ), .C0(\sine_wave3[7] ), 
    .B0(\pwm_inst3.pwm_acc[7] ), .CLK(clk_c), .CIN0(\pwm_inst3.n610052 ), 
    .CIN1(\pwm_inst3.n619212 ), .Q0(\pwm_inst3.pwm_acc[7] ), 
    .Q1(\pwm_inst3.pwm_acc[8] ), .F0(\pwm_inst3.pwm_acc_11__N_140[7] ), 
    .F1(\pwm_inst3.pwm_acc_11__N_140[8] ), .COUT1(\pwm_inst3.n610054 ), 
    .COUT0(\pwm_inst3.n619212 ));
  pwm_inst3_SLICE_29 \pwm_inst3.SLICE_29 ( 
    .DI1(\pwm_inst3.pwm_acc_11__N_140[6] ), 
    .DI0(\pwm_inst3.pwm_acc_11__N_140[5] ), .D1(\pwm_inst3.n619209 ), 
    .C1(\sine_wave3[6] ), .B1(\pwm_inst3.pwm_acc[6] ), 
    .D0(\pwm_inst3.n610050 ), .C0(\sine_wave3[5] ), 
    .B0(\pwm_inst3.pwm_acc[5] ), .CLK(clk_c), .CIN0(\pwm_inst3.n610050 ), 
    .CIN1(\pwm_inst3.n619209 ), .Q0(\pwm_inst3.pwm_acc[5] ), 
    .Q1(\pwm_inst3.pwm_acc[6] ), .F0(\pwm_inst3.pwm_acc_11__N_140[5] ), 
    .F1(\pwm_inst3.pwm_acc_11__N_140[6] ), .COUT1(\pwm_inst3.n610052 ), 
    .COUT0(\pwm_inst3.n619209 ));
  pwm_inst3_SLICE_30 \pwm_inst3.SLICE_30 ( 
    .DI1(\pwm_inst3.pwm_acc_11__N_140[4] ), 
    .DI0(\pwm_inst3.pwm_acc_11__N_140[3] ), .D1(\pwm_inst3.n619206 ), 
    .C1(\sine_wave3[4] ), .B1(\pwm_inst3.pwm_acc[4] ), 
    .D0(\pwm_inst3.n610048 ), .C0(\sine_wave3[3] ), 
    .B0(\pwm_inst3.pwm_acc[3] ), .CLK(clk_c), .CIN0(\pwm_inst3.n610048 ), 
    .CIN1(\pwm_inst3.n619206 ), .Q0(\pwm_inst3.pwm_acc[3] ), 
    .Q1(\pwm_inst3.pwm_acc[4] ), .F0(\pwm_inst3.pwm_acc_11__N_140[3] ), 
    .F1(\pwm_inst3.pwm_acc_11__N_140[4] ), .COUT1(\pwm_inst3.n610050 ), 
    .COUT0(\pwm_inst3.n619206 ));
  pwm_inst3_SLICE_31 \pwm_inst3.SLICE_31 ( 
    .DI1(\pwm_inst3.pwm_acc_11__N_140[2] ), 
    .DI0(\pwm_inst3.pwm_acc_11__N_140[1] ), .D1(\pwm_inst3.n619203 ), 
    .C1(\sine_wave3[2] ), .B1(\pwm_inst3.pwm_acc[2] ), 
    .D0(\pwm_inst3.n610046 ), .C0(\sine_wave3[1] ), 
    .B0(\pwm_inst3.pwm_acc[1] ), .CLK(clk_c), .CIN0(\pwm_inst3.n610046 ), 
    .CIN1(\pwm_inst3.n619203 ), .Q0(\pwm_inst3.pwm_acc[1] ), 
    .Q1(\pwm_inst3.pwm_acc[2] ), .F0(\pwm_inst3.pwm_acc_11__N_140[1] ), 
    .F1(\pwm_inst3.pwm_acc_11__N_140[2] ), .COUT1(\pwm_inst3.n610048 ), 
    .COUT0(\pwm_inst3.n619203 ));
  pwm_inst3_SLICE_32 \pwm_inst3.SLICE_32 ( 
    .DI1(\pwm_inst3.pwm_acc_11__N_140[0] ), .D1(\pwm_inst3.n619200 ), 
    .C1(\sine_wave3[0] ), .B1(\pwm_inst3.pwm_acc[0] ), .CLK(clk_c), 
    .CIN1(\pwm_inst3.n619200 ), .Q1(\pwm_inst3.pwm_acc[0] ), 
    .F1(\pwm_inst3.pwm_acc_11__N_140[0] ), .COUT1(\pwm_inst3.n610046 ), 
    .COUT0(\pwm_inst3.n619200 ));
  sine_gen_SLICE_33 \sine_gen.SLICE_33 ( .DI1(\sine_gen.n77[12] ), 
    .DI0(\sine_gen.n77[11] ), .D1(\sine_gen.n619326 ), 
    .C1(\sine_gen.direction1 ), .B1(\sine_gen.address1[12] ), 
    .D0(\sine_gen.n609972 ), .C0(\sine_gen.direction1 ), 
    .B0(\sine_gen.address1[11] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n609972 ), 
    .CIN1(\sine_gen.n619326 ), .Q0(\sine_gen.address1[11] ), 
    .Q1(\sine_gen.address1[12] ), .F0(\sine_gen.n77[11] ), 
    .F1(\sine_gen.n77[12] ), .COUT1(\sine_gen.n609974 ), 
    .COUT0(\sine_gen.n619326 ));
  sine_gen_SLICE_34 \sine_gen.SLICE_34 ( .DI1(\sine_gen.n77[10] ), 
    .DI0(\sine_gen.n77[9] ), .D1(\sine_gen.n619323 ), 
    .C1(\sine_gen.direction1 ), .B1(\sine_gen.address1[10] ), 
    .D0(\sine_gen.n609970 ), .C0(\sine_gen.direction1 ), 
    .B0(\sine_gen.address1[9] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n609970 ), 
    .CIN1(\sine_gen.n619323 ), .Q0(\sine_gen.address1[9] ), 
    .Q1(\sine_gen.address1[10] ), .F0(\sine_gen.n77[9] ), 
    .F1(\sine_gen.n77[10] ), .COUT1(\sine_gen.n609972 ), 
    .COUT0(\sine_gen.n619323 ));
  sine_gen_SLICE_35 \sine_gen.SLICE_35 ( .DI1(\sine_gen.n77[8] ), 
    .DI0(\sine_gen.n77[7] ), .D1(\sine_gen.n619320 ), 
    .C1(\sine_gen.direction1 ), .B1(\sine_gen.address1[8] ), 
    .D0(\sine_gen.n609968 ), .C0(\sine_gen.direction1 ), 
    .B0(\sine_gen.address1[7] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n609968 ), 
    .CIN1(\sine_gen.n619320 ), .Q0(\sine_gen.address1[7] ), 
    .Q1(\sine_gen.address1[8] ), .F0(\sine_gen.n77[7] ), 
    .F1(\sine_gen.n77[8] ), .COUT1(\sine_gen.n609970 ), 
    .COUT0(\sine_gen.n619320 ));
  sine_gen_SLICE_36 \sine_gen.SLICE_36 ( .D1(\sine_gen.n619341 ), 
    .D0(\sine_gen.n610043 ), .C0(VCC_net), .CIN0(\sine_gen.n610043 ), 
    .CIN1(\sine_gen.n619341 ), .F0(\sine_gen.n424[11] ), 
    .COUT0(\sine_gen.n619341 ));
  sine_gen_SLICE_37 \sine_gen.SLICE_37 ( .D1(\sine_gen.n619269 ), .C1(n393315), 
    .D0(\sine_gen.n610041 ), .C0(\sine_gen.n398[9] ), 
    .CIN0(\sine_gen.n610041 ), .CIN1(\sine_gen.n619269 ), 
    .F0(\sine_gen.n424[9] ), .F1(\sine_gen.n424[10] ), 
    .COUT1(\sine_gen.n610043 ), .COUT0(\sine_gen.n619269 ));
  sine_gen_SLICE_38 \sine_gen.SLICE_38 ( .D1(\sine_gen.n619266 ), 
    .C1(\sine_gen.n398[8] ), .D0(\sine_gen.n610039 ), .C0(\sine_gen.n398[7] ), 
    .CIN0(\sine_gen.n610039 ), .CIN1(\sine_gen.n619266 ), 
    .F0(\sine_gen.n424[7] ), .F1(\sine_gen.n424[8] ), 
    .COUT1(\sine_gen.n610041 ), .COUT0(\sine_gen.n619266 ));
  sine_gen_SLICE_39 \sine_gen.SLICE_39 ( .D1(\sine_gen.n619263 ), 
    .C1(\sine_gen.n398[6] ), .D0(\sine_gen.n610037 ), .C0(n393320), 
    .CIN0(\sine_gen.n610037 ), .CIN1(\sine_gen.n619263 ), 
    .F0(\sine_gen.n424[5] ), .F1(\sine_gen.n424[6] ), 
    .COUT1(\sine_gen.n610039 ), .COUT0(\sine_gen.n619263 ));
  sine_gen_SLICE_40 \sine_gen.SLICE_40 ( .DI1(\sine_gen.n77[6] ), 
    .DI0(\sine_gen.n77[5] ), .D1(\sine_gen.n619317 ), 
    .C1(\sine_gen.direction1 ), .B1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.n609966 ), .C0(\sine_gen.direction1 ), 
    .B0(\sine_gen.address1[5] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n609966 ), 
    .CIN1(\sine_gen.n619317 ), .Q0(\sine_gen.address1[5] ), 
    .Q1(\sine_gen.address1[6] ), .F0(\sine_gen.n77[5] ), 
    .F1(\sine_gen.n77[6] ), .COUT1(\sine_gen.n609968 ), 
    .COUT0(\sine_gen.n619317 ));
  sine_gen_SLICE_41 \sine_gen.SLICE_41 ( .DI1(\sine_gen.n77[4] ), 
    .DI0(\sine_gen.n77[3] ), .D1(\sine_gen.n619314 ), 
    .C1(\sine_gen.direction1 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.n609964 ), .C0(\sine_gen.direction1 ), 
    .B0(\sine_gen.address1[3] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n609964 ), 
    .CIN1(\sine_gen.n619314 ), .Q0(\sine_gen.address1[3] ), 
    .Q1(\sine_gen.address1[4] ), .F0(\sine_gen.n77[3] ), 
    .F1(\sine_gen.n77[4] ), .COUT1(\sine_gen.n609966 ), 
    .COUT0(\sine_gen.n619314 ));
  sine_gen_SLICE_42 \sine_gen.SLICE_42 ( .D1(\sine_gen.n619260 ), .C1(n393321), 
    .D0(\sine_gen.n610035 ), .C0(n407), .CIN0(\sine_gen.n610035 ), 
    .CIN1(\sine_gen.n619260 ), .F0(\sine_gen.n424[3] ), 
    .F1(\sine_gen.n424[4] ), .COUT1(\sine_gen.n610037 ), 
    .COUT0(\sine_gen.n619260 ));
  sine_gen_SLICE_43 \sine_gen.SLICE_43 ( .D1(\sine_gen.n619257 ), .C1(n408), 
    .D0(\sine_gen.n610033 ), .C0(n393324), .CIN0(\sine_gen.n610033 ), 
    .CIN1(\sine_gen.n619257 ), .F0(\sine_gen.n424[1] ), 
    .F1(\sine_gen.n424[2] ), .COUT1(\sine_gen.n610035 ), 
    .COUT0(\sine_gen.n619257 ));
  sine_gen_SLICE_44 \sine_gen.SLICE_44 ( .D1(\sine_gen.n619191 ), .C1(n393325), 
    .B1(VCC_net), .CIN1(\sine_gen.n619191 ), .F1(\sine_gen.n424[0] ), 
    .COUT1(\sine_gen.n610033 ), .COUT0(\sine_gen.n619191 ));
  sine_gen_SLICE_45 \sine_gen.SLICE_45 ( .DI0(\sine_gen.n77_adj_234[13] ), 
    .D1(\sine_gen.n619380 ), .D0(\sine_gen.n610030 ), 
    .C0(\sine_gen.direction3 ), .B0(\sine_gen.address3[13] ), 
    .CE(\sine_gen.n604901 ), .LSR(\sine_gen.n605073 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n610030 ), .CIN1(\sine_gen.n619380 ), 
    .Q0(\sine_gen.address3[13] ), .F0(\sine_gen.n77_adj_234[13] ), 
    .COUT0(\sine_gen.n619380 ));
  sine_gen_SLICE_46 \sine_gen.SLICE_46 ( .DI1(\sine_gen.n77_adj_234[12] ), 
    .DI0(\sine_gen.n77_adj_234[11] ), .D1(\sine_gen.n619377 ), 
    .C1(\sine_gen.direction3 ), .B1(\sine_gen.address3[12] ), 
    .D0(\sine_gen.n610028 ), .C0(\sine_gen.direction3 ), 
    .B0(\sine_gen.address3[11] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n610028 ), 
    .CIN1(\sine_gen.n619377 ), .Q0(\sine_gen.address3[11] ), 
    .Q1(\sine_gen.address3[12] ), .F0(\sine_gen.n77_adj_234[11] ), 
    .F1(\sine_gen.n77_adj_234[12] ), .COUT1(\sine_gen.n610030 ), 
    .COUT0(\sine_gen.n619377 ));
  sine_gen_SLICE_47 \sine_gen.SLICE_47 ( .DI1(\sine_gen.n77_adj_234[10] ), 
    .DI0(\sine_gen.n77_adj_234[9] ), .D1(\sine_gen.n619374 ), 
    .C1(\sine_gen.direction3 ), .B1(\sine_gen.address3[10] ), 
    .D0(\sine_gen.n610026 ), .C0(\sine_gen.direction3 ), 
    .B0(\sine_gen.address3[9] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n610026 ), 
    .CIN1(\sine_gen.n619374 ), .Q0(\sine_gen.address3[9] ), 
    .Q1(\sine_gen.address3[10] ), .F0(\sine_gen.n77_adj_234[9] ), 
    .F1(\sine_gen.n77_adj_234[10] ), .COUT1(\sine_gen.n610028 ), 
    .COUT0(\sine_gen.n619374 ));
  sine_gen_SLICE_48 \sine_gen.SLICE_48 ( .DI0(\sine_gen.n77_adj_235[13] ), 
    .D1(\sine_gen.n619356 ), .D0(\sine_gen.n609989 ), 
    .C0(\sine_gen.direction2 ), .B0(\sine_gen.address2[13] ), 
    .CE(\sine_gen.n604901 ), .LSR(\sine_gen.n605073 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n609989 ), .CIN1(\sine_gen.n619356 ), 
    .Q0(\sine_gen.address2[13] ), .F0(\sine_gen.n77_adj_235[13] ), 
    .COUT0(\sine_gen.n619356 ));
  sine_gen_SLICE_49 \sine_gen.SLICE_49 ( .DI1(\sine_gen.n77_adj_235[12] ), 
    .DI0(\sine_gen.n77_adj_235[11] ), .D1(\sine_gen.n619353 ), 
    .C1(\sine_gen.direction2 ), .B1(\sine_gen.address2[12] ), 
    .D0(\sine_gen.n609987 ), .C0(\sine_gen.direction2 ), 
    .B0(\sine_gen.address2[11] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n609987 ), 
    .CIN1(\sine_gen.n619353 ), .Q0(\sine_gen.address2[11] ), 
    .Q1(\sine_gen.address2[12] ), .F0(\sine_gen.n77_adj_235[11] ), 
    .F1(\sine_gen.n77_adj_235[12] ), .COUT1(\sine_gen.n609989 ), 
    .COUT0(\sine_gen.n619353 ));
  sine_gen_SLICE_50 \sine_gen.SLICE_50 ( .DI1(\sine_gen.n77_adj_235[10] ), 
    .DI0(\sine_gen.n77_adj_235[9] ), .D1(\sine_gen.n619350 ), 
    .C1(\sine_gen.direction2 ), .B1(\sine_gen.address2[10] ), 
    .D0(\sine_gen.n609985 ), .C0(\sine_gen.direction2 ), 
    .B0(\sine_gen.address2[9] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n609985 ), 
    .CIN1(\sine_gen.n619350 ), .Q0(\sine_gen.address2[9] ), 
    .Q1(\sine_gen.address2[10] ), .F0(\sine_gen.n77_adj_235[9] ), 
    .F1(\sine_gen.n77_adj_235[10] ), .COUT1(\sine_gen.n609987 ), 
    .COUT0(\sine_gen.n619350 ));
  sine_gen_SLICE_51 \sine_gen.SLICE_51 ( .DI1(\sine_gen.n77_adj_234[8] ), 
    .DI0(\sine_gen.n77_adj_234[7] ), .D1(\sine_gen.n619371 ), 
    .C1(\sine_gen.direction3 ), .B1(\sine_gen.address3[8] ), 
    .D0(\sine_gen.n610024 ), .C0(\sine_gen.direction3 ), 
    .B0(\sine_gen.address3[7] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n610024 ), 
    .CIN1(\sine_gen.n619371 ), .Q0(\sine_gen.address3[7] ), 
    .Q1(\sine_gen.address3[8] ), .F0(\sine_gen.n77_adj_234[7] ), 
    .F1(\sine_gen.n77_adj_234[8] ), .COUT1(\sine_gen.n610026 ), 
    .COUT0(\sine_gen.n619371 ));
  sine_gen_SLICE_52 \sine_gen.SLICE_52 ( .DI1(\sine_gen.n77[0] ), 
    .D1(\sine_gen.n619308 ), .C1(VCC_net), .B1(\sine_gen.address1[0] ), 
    .CE(\sine_gen.n604901 ), .LSR(\sine_gen.n605073 ), .CLK(clk_c), 
    .CIN1(\sine_gen.n619308 ), .Q1(\sine_gen.address1[0] ), 
    .F1(\sine_gen.n77[0] ), .COUT1(\sine_gen.n609962 ), 
    .COUT0(\sine_gen.n619308 ));
  sine_gen_SLICE_53 \sine_gen.SLICE_53 ( .DI1(\sine_gen.n77_adj_235[8] ), 
    .DI0(\sine_gen.n77_adj_235[7] ), .D1(\sine_gen.n619347 ), 
    .C1(\sine_gen.direction2 ), .B1(\sine_gen.address2[8] ), 
    .D0(\sine_gen.n609983 ), .C0(\sine_gen.direction2 ), 
    .B0(\sine_gen.address2[7] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n609983 ), 
    .CIN1(\sine_gen.n619347 ), .Q0(\sine_gen.address2[7] ), 
    .Q1(\sine_gen.address2[8] ), .F0(\sine_gen.n77_adj_235[7] ), 
    .F1(\sine_gen.n77_adj_235[8] ), .COUT1(\sine_gen.n609985 ), 
    .COUT0(\sine_gen.n619347 ));
  sine_gen_SLICE_54 \sine_gen.SLICE_54 ( .DI1(\sine_gen.n77_adj_234[6] ), 
    .DI0(\sine_gen.n77_adj_234[5] ), .D1(\sine_gen.n619368 ), 
    .C1(\sine_gen.direction3 ), .B1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.n610022 ), .C0(\sine_gen.direction3 ), 
    .B0(\sine_gen.address3[5] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n610022 ), 
    .CIN1(\sine_gen.n619368 ), .Q0(\sine_gen.address3[5] ), 
    .Q1(\sine_gen.address3[6] ), .F0(\sine_gen.n77_adj_234[5] ), 
    .F1(\sine_gen.n77_adj_234[6] ), .COUT1(\sine_gen.n610024 ), 
    .COUT0(\sine_gen.n619368 ));
  sine_gen_SLICE_55 \sine_gen.SLICE_55 ( .DI1(\sine_gen.n77_adj_235[6] ), 
    .DI0(\sine_gen.n77_adj_235[5] ), .D1(\sine_gen.n619344 ), 
    .C1(\sine_gen.direction2 ), .B1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.n609981 ), .C0(\sine_gen.direction2 ), 
    .B0(\sine_gen.address2[5] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n609981 ), 
    .CIN1(\sine_gen.n619344 ), .Q0(\sine_gen.address2[5] ), 
    .Q1(\sine_gen.address2[6] ), .F0(\sine_gen.n77_adj_235[5] ), 
    .F1(\sine_gen.n77_adj_235[6] ), .COUT1(\sine_gen.n609983 ), 
    .COUT0(\sine_gen.n619344 ));
  sine_gen_SLICE_56 \sine_gen.SLICE_56 ( .DI1(\sine_gen.n77_adj_235[4] ), 
    .DI0(\sine_gen.n77_adj_235[3] ), .D1(\sine_gen.n619338 ), 
    .C1(\sine_gen.direction2 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.n609979 ), .C0(\sine_gen.direction2 ), 
    .B0(\sine_gen.address2[3] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n609979 ), 
    .CIN1(\sine_gen.n619338 ), .Q0(\sine_gen.address2[3] ), 
    .Q1(\sine_gen.address2[4] ), .F0(\sine_gen.n77_adj_235[3] ), 
    .F1(\sine_gen.n77_adj_235[4] ), .COUT1(\sine_gen.n609981 ), 
    .COUT0(\sine_gen.n619338 ));
  sine_gen_SLICE_57 \sine_gen.SLICE_57 ( .DI1(\sine_gen.n77_adj_235[2] ), 
    .DI0(\sine_gen.n77_adj_235[1] ), .D1(\sine_gen.n619335 ), 
    .C1(\sine_gen.direction2 ), .B1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.n609977 ), .C0(\sine_gen.direction2 ), 
    .B0(\sine_gen.address2[1] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n609977 ), 
    .CIN1(\sine_gen.n619335 ), .Q0(\sine_gen.address2[1] ), 
    .Q1(\sine_gen.address2[2] ), .F0(\sine_gen.n77_adj_235[1] ), 
    .F1(\sine_gen.n77_adj_235[2] ), .COUT1(\sine_gen.n609979 ), 
    .COUT0(\sine_gen.n619335 ));
  sine_gen_SLICE_58 \sine_gen.SLICE_58 ( .DI1(\sine_gen.n77[2] ), 
    .DI0(\sine_gen.n77[1] ), .D1(\sine_gen.n619311 ), 
    .C1(\sine_gen.direction1 ), .B1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.n609962 ), .C0(\sine_gen.direction1 ), 
    .B0(\sine_gen.address1[1] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n609962 ), 
    .CIN1(\sine_gen.n619311 ), .Q0(\sine_gen.address1[1] ), 
    .Q1(\sine_gen.address1[2] ), .F0(\sine_gen.n77[1] ), 
    .F1(\sine_gen.n77[2] ), .COUT1(\sine_gen.n609964 ), 
    .COUT0(\sine_gen.n619311 ));
  sine_gen_SLICE_59 \sine_gen.SLICE_59 ( .DI1(\sine_gen.n77_adj_234[4] ), 
    .DI0(\sine_gen.n77_adj_234[3] ), .D1(\sine_gen.n619365 ), 
    .C1(\sine_gen.direction3 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.n610020 ), .C0(\sine_gen.direction3 ), 
    .B0(\sine_gen.address3[3] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n610020 ), 
    .CIN1(\sine_gen.n619365 ), .Q0(\sine_gen.address3[3] ), 
    .Q1(\sine_gen.address3[4] ), .F0(\sine_gen.n77_adj_234[3] ), 
    .F1(\sine_gen.n77_adj_234[4] ), .COUT1(\sine_gen.n610022 ), 
    .COUT0(\sine_gen.n619365 ));
  sine_gen_SLICE_60 \sine_gen.SLICE_60 ( .DI1(\sine_gen.n77_adj_235[0] ), 
    .D1(\sine_gen.n619332 ), .C1(VCC_net), .B1(\sine_gen.address2[0] ), 
    .CE(\sine_gen.n604901 ), .LSR(\sine_gen.n605073 ), .CLK(clk_c), 
    .CIN1(\sine_gen.n619332 ), .Q1(\sine_gen.address2[0] ), 
    .F1(\sine_gen.n77_adj_235[0] ), .COUT1(\sine_gen.n609977 ), 
    .COUT0(\sine_gen.n619332 ));
  sine_gen_SLICE_61 \sine_gen.SLICE_61 ( .DI1(\sine_gen.n77_adj_234[2] ), 
    .DI0(\sine_gen.n77_adj_234[1] ), .D1(\sine_gen.n619362 ), 
    .C1(\sine_gen.direction3 ), .B1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.n610018 ), .C0(\sine_gen.direction3 ), 
    .B0(\sine_gen.address3[1] ), .CE(\sine_gen.n604901 ), 
    .LSR(\sine_gen.n605073 ), .CLK(clk_c), .CIN0(\sine_gen.n610018 ), 
    .CIN1(\sine_gen.n619362 ), .Q0(\sine_gen.address3[1] ), 
    .Q1(\sine_gen.address3[2] ), .F0(\sine_gen.n77_adj_234[1] ), 
    .F1(\sine_gen.n77_adj_234[2] ), .COUT1(\sine_gen.n610020 ), 
    .COUT0(\sine_gen.n619362 ));
  sine_gen_SLICE_62 \sine_gen.SLICE_62 ( .DI1(\sine_gen.n77_adj_234[0] ), 
    .D1(\sine_gen.n619359 ), .C1(VCC_net), .B1(\sine_gen.address3[0] ), 
    .CE(\sine_gen.n604901 ), .LSR(\sine_gen.n605073 ), .CLK(clk_c), 
    .CIN1(\sine_gen.n619359 ), .Q1(\sine_gen.address3[0] ), 
    .F1(\sine_gen.n77_adj_234[0] ), .COUT1(\sine_gen.n610018 ), 
    .COUT0(\sine_gen.n619359 ));
  sine_gen_SLICE_63 \sine_gen.SLICE_63 ( .DI0(\sine_gen.n77[13] ), 
    .D1(\sine_gen.n619329 ), .D0(\sine_gen.n609974 ), 
    .C0(\sine_gen.direction1 ), .B0(\sine_gen.address1[13] ), 
    .CE(\sine_gen.n604901 ), .LSR(\sine_gen.n605073 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n609974 ), .CIN1(\sine_gen.n619329 ), 
    .Q0(\sine_gen.address1[13] ), .F0(\sine_gen.n77[13] ), 
    .COUT0(\sine_gen.n619329 ));
  triangular_gen_SLICE_65 \triangular_gen.SLICE_65 ( 
    .DI1(\triangular_gen.n590124[8] ), .DI0(\triangular_gen.n590124[9] ), 
    .D1(\triangular_gen.n62_adj_247[8] ), .B1(\triangular_gen.direction ), 
    .A1(\triangular_gen.n62[8] ), .C0(\triangular_gen.direction ), 
    .B0(\triangular_gen.n62[9] ), .A0(\triangular_gen.n62_adj_247[9] ), 
    .CE(n606762), .LSR(n590264), .CLK(clk_c), .Q0(\tri_wave[10] ), 
    .Q1(\tri_wave[9] ), .F0(\triangular_gen.n590124[9] ), 
    .F1(\triangular_gen.n590124[8] ));
  triangular_gen_SLICE_67 \triangular_gen.SLICE_67 ( 
    .DI1(\triangular_gen.n590124[6] ), .DI0(\triangular_gen.n590124[7] ), 
    .D1(\triangular_gen.n62[6] ), .C1(\triangular_gen.n62_adj_247[6] ), 
    .A1(\triangular_gen.direction ), .D0(\triangular_gen.n62[7] ), 
    .B0(\triangular_gen.n62_adj_247[7] ), .A0(\triangular_gen.direction ), 
    .CE(n606762), .LSR(n590264), .CLK(clk_c), .Q0(\tri_wave[8] ), 
    .Q1(\tri_wave[7] ), .F0(\triangular_gen.n590124[7] ), 
    .F1(\triangular_gen.n590124[6] ));
  triangular_gen_SLICE_69 \triangular_gen.SLICE_69 ( 
    .DI1(\triangular_gen.n590124[4] ), .DI0(\triangular_gen.n590124[5] ), 
    .D1(\triangular_gen.n62[4] ), .C1(\triangular_gen.direction ), 
    .B1(\triangular_gen.n62_adj_247[4] ), .D0(\triangular_gen.n62[5] ), 
    .C0(\triangular_gen.direction ), .B0(\triangular_gen.n62_adj_247[5] ), 
    .CE(n606762), .LSR(n590264), .CLK(clk_c), .Q0(\tri_wave[6] ), 
    .Q1(\tri_wave[5] ), .F0(\triangular_gen.n590124[5] ), 
    .F1(\triangular_gen.n590124[4] ));
  triangular_gen_SLICE_71 \triangular_gen.SLICE_71 ( 
    .DI1(\triangular_gen.n590124[2] ), .DI0(\triangular_gen.n590124[3] ), 
    .C1(\triangular_gen.direction ), .B1(\triangular_gen.n62[2] ), 
    .A1(\triangular_gen.n62_adj_247[2] ), .C0(\triangular_gen.n62_adj_247[3] ), 
    .B0(\triangular_gen.n62[3] ), .A0(\triangular_gen.direction ), 
    .CE(n606762), .LSR(n590264), .CLK(clk_c), .Q0(\tri_wave[4] ), 
    .Q1(\tri_wave[3] ), .F0(\triangular_gen.n590124[3] ), 
    .F1(\triangular_gen.n590124[2] ));
  triangular_gen_SLICE_73 \triangular_gen.SLICE_73 ( 
    .DI1(\triangular_gen.n590124[0] ), .DI0(\triangular_gen.n590124[1] ), 
    .C1(\triangular_gen.direction ), .B1(\triangular_gen.n62_adj_247[0] ), 
    .A1(\triangular_gen.n62[0] ), .D0(\triangular_gen.n62[1] ), 
    .B0(\triangular_gen.direction ), .A0(\triangular_gen.n62_adj_247[1] ), 
    .CE(n606762), .LSR(n590264), .CLK(clk_c), .Q0(\tri_wave[2] ), 
    .Q1(\tri_wave[1] ), .F0(\triangular_gen.n590124[1] ), 
    .F1(\triangular_gen.n590124[0] ));
  en_gen_tri_SLICE_76 \en_gen_tri.SLICE_76 ( .DI0(\en_gen_tri.n47[0] ), 
    .D0(\en_gen_tri.cnt[0] ), .LSR(n79), .CLK(clk_c), .Q0(\en_gen_tri.cnt[0] ), 
    .F0(\en_gen_tri.n47[0] ));
  en_gen_sin_SLICE_78 \en_gen_sin.SLICE_78 ( .DI1(\en_gen_sin.n21[2] ), 
    .DI0(\en_gen_sin.n21[3] ), .D1(\en_gen_sin.cnt[2] ), 
    .B1(\en_gen_sin.cnt[0] ), .A1(\en_gen_sin.cnt[1] ), 
    .D0(\en_gen_sin.cnt[3] ), .C0(\en_gen_sin.cnt[2] ), 
    .B0(\en_gen_sin.cnt[1] ), .A0(\en_gen_sin.cnt[0] ), 
    .LSR(\en_gen_sin.n589970 ), .CLK(clk_c), .Q0(\en_gen_sin.cnt[3] ), 
    .Q1(\en_gen_sin.cnt[2] ), .F0(\en_gen_sin.n21[3] ), 
    .F1(\en_gen_sin.n21[2] ));
  en_gen_sin_SLICE_80 \en_gen_sin.SLICE_80 ( .DI1(\en_gen_sin.n21[0] ), 
    .DI0(\en_gen_sin.n21[1] ), .B1(\en_gen_sin.cnt[0] ), 
    .B0(\en_gen_sin.cnt[1] ), .A0(\en_gen_sin.cnt[0] ), 
    .LSR(\en_gen_sin.n589970 ), .CLK(clk_c), .Q0(\en_gen_sin.cnt[1] ), 
    .Q1(\en_gen_sin.cnt[0] ), .F0(\en_gen_sin.n21[1] ), 
    .F1(\en_gen_sin.n21[0] ));
  en_gen_sin_SLICE_81 \en_gen_sin.SLICE_81 ( .DI0(\en_gen_sin.n604691$n0 ), 
    .D0(\en_gen_sin.cnt[1] ), .C0(\en_gen_sin.cnt[2] ), 
    .B0(\en_gen_sin.cnt[0] ), .A0(\en_gen_sin.cnt[3] ), .CLK(clk_c), 
    .Q0(en_sin), .F0(\en_gen_sin.n604691$n0 ));
  sine_gen_SLICE_83 \sine_gen.SLICE_83 ( .DI1(\sine_gen.n611890 ), 
    .DI0(\sine_gen.n612270 ), .D1(\sine_gen.n4_adj_216 ), 
    .C1(\sine_gen.n604424 ), .B1(\sine_gen.n4_adj_217 ), 
    .A1(\sine_gen.n612690 ), .D0(\sine_gen.n612411 ), .C0(\sine_gen.n3 ), 
    .B0(\sine_gen.n604424 ), .A0(\sine_gen.n4_adj_222 ), 
    .CE(\sine_gen.n604901 ), .CLK(clk_c), .Q0(\sine_gen.direction1 ), 
    .Q1(\sine_gen.direction2 ), .F0(\sine_gen.n612270 ), 
    .F1(\sine_gen.n611890 ));
  sine_gen_SLICE_85 \sine_gen.SLICE_85 ( .DI1(\sine_gen.n610600 ), 
    .DI0(\sine_gen.direction3_N_174 ), .D1(\sine_gen.direction3 ), 
    .C1(\sine_gen.n424[11] ), .B1(\sine_wave3[11] ), .A1(\sine_gen.n602859 ), 
    .D0(\sine_gen.direction3 ), .C0(\sine_gen.n614264 ), 
    .B0(\sine_gen.n604424 ), .A0(n79), .CLK(clk_c), .Q0(\sine_gen.direction3 ), 
    .Q1(\sine_wave3[11] ), .F0(\sine_gen.direction3_N_174 ), 
    .F1(\sine_gen.n610600 ));
  sine_gen_SLICE_87 \sine_gen.SLICE_87 ( .DI1(\sine_gen.n490[1] ), 
    .DI0(\sine_gen.n490[0] ), .C1(n393324), .B1(\sine_gen.n424[1] ), 
    .A1(\sine_gen.direction2 ), .D0(\sine_gen.n424[0] ), .C0(n393325), 
    .B0(\sine_gen.direction2 ), .CE(\sine_gen.n604795 ), .CLK(clk_c), 
    .Q0(\sine_wave2[0] ), .Q1(\sine_wave2[1] ), .F0(\sine_gen.n490[0] ), 
    .F1(\sine_gen.n490[1] ));
  sine_gen_SLICE_88 \sine_gen.SLICE_88 ( .DI1(\sine_gen.n437[1] ), 
    .DI0(\sine_gen.n437[0] ), .D1(\sine_gen.direction1 ), .C1(n393324), 
    .A1(\sine_gen.n424[1] ), .D0(\sine_gen.n424[0] ), .C0(n393325), 
    .A0(\sine_gen.direction1 ), .CE(\sine_gen.n603900 ), .CLK(clk_c), 
    .Q0(\sine_wave1[0] ), .Q1(\sine_wave1[1] ), .F0(\sine_gen.n437[0] ), 
    .F1(\sine_gen.n437[1] ));
  sine_gen_SLICE_89 \sine_gen.SLICE_89 ( .DI1(\sine_gen.n618425 ), 
    .DI0(\sine_gen.n618407 ), .D1(\sine_gen.n618422 ), 
    .C1(\sine_gen.state[1] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.n614151 ), .D0(\sine_gen.n614152 ), .C0(\sine_gen.state[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.n618404 ), 
    .CE(\sine_gen.n604819 ), .CLK(clk_c), .Q0(\address[0] ), .Q1(\address[1] ), 
    .F0(\sine_gen.n618407 ), .F1(\sine_gen.n618425 ));
  sine_gen_SLICE_90 \sine_gen.SLICE_90 ( .DI1(\sine_gen.n616559 ), 
    .DI0(\sine_gen.n616565 ), .D1(\sine_gen.state[1] ), 
    .C1(\sine_gen.n616556 ), .B1(\sine_gen.n614140 ), 
    .A1(\sine_gen.address2[12] ), .D0(\sine_gen.n616562 ), 
    .C0(\sine_gen.n614139 ), .B0(\sine_gen.address2[13] ), 
    .A0(\sine_gen.state[1] ), .CE(\sine_gen.n604819 ), .CLK(clk_c), 
    .Q0(\address[13] ), .Q1(\address[12] ), .F0(\sine_gen.n616565 ), 
    .F1(\sine_gen.n616559 ));
  sine_gen_SLICE_92 \sine_gen.SLICE_92 ( .DI1(\sine_gen.n616523 ), 
    .DI0(\sine_gen.n616535 ), .D1(\sine_gen.address2[10] ), 
    .C1(\sine_gen.n616520 ), .B1(\sine_gen.n614142 ), .A1(\sine_gen.state[1] ), 
    .D0(\sine_gen.n614141 ), .C0(\sine_gen.state[1] ), 
    .B0(\sine_gen.address2[11] ), .A0(\sine_gen.n616532 ), 
    .CE(\sine_gen.n604819 ), .CLK(clk_c), .Q0(\address[11] ), 
    .Q1(\address[10] ), .F0(\sine_gen.n616535 ), .F1(\sine_gen.n616523 ));
  sine_gen_SLICE_94 \sine_gen.SLICE_94 ( .DI1(\sine_gen.n616511 ), 
    .DI0(\sine_gen.n616517 ), .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.n614144 ), .B1(\sine_gen.state[1] ), .A1(\sine_gen.n616508 ), 
    .D0(\sine_gen.address2[9] ), .C0(\sine_gen.n616514 ), 
    .B0(\sine_gen.state[1] ), .A0(\sine_gen.n614143 ), .CE(\sine_gen.n604819 ), 
    .CLK(clk_c), .Q0(\address[9] ), .Q1(\address[8] ), .F0(\sine_gen.n616517 ), 
    .F1(\sine_gen.n616511 ));
  sine_gen_SLICE_96 \sine_gen.SLICE_96 ( .DI1(\sine_gen.n618467 ), 
    .DI0(\sine_gen.n618503 ), .D1(\sine_gen.n614146 ), .C1(\sine_gen.n618464 ), 
    .B1(\sine_gen.address2[6] ), .A1(\sine_gen.state[1] ), 
    .D0(\sine_gen.state[1] ), .C0(\sine_gen.n614145 ), 
    .B0(\sine_gen.address2[7] ), .A0(\sine_gen.n618500 ), 
    .CE(\sine_gen.n604819 ), .CLK(clk_c), .Q0(\address[7] ), .Q1(\address[6] ), 
    .F0(\sine_gen.n618503 ), .F1(\sine_gen.n618467 ));
  sine_gen_SLICE_98 \sine_gen.SLICE_98 ( .DI1(\sine_gen.n618455 ), 
    .DI0(\sine_gen.n618461 ), .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n618452 ), .B1(\sine_gen.state[1] ), .A1(\sine_gen.n614148 ), 
    .D0(\sine_gen.n614147 ), .C0(\sine_gen.n618458 ), .B0(\sine_gen.state[1] ), 
    .A0(\sine_gen.address2[5] ), .CE(\sine_gen.n604819 ), .CLK(clk_c), 
    .Q0(\address[5] ), .Q1(\address[4] ), .F0(\sine_gen.n618461 ), 
    .F1(\sine_gen.n618455 ));
  sine_gen_SLICE_100 \sine_gen.SLICE_100 ( .DI1(\sine_gen.n618437 ), 
    .DI0(\sine_gen.n618449 ), .D1(\sine_gen.state[1] ), 
    .C1(\sine_gen.n614150 ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.n618434 ), .D0(\sine_gen.n618446 ), .C0(\sine_gen.state[1] ), 
    .B0(\sine_gen.n614149 ), .A0(\sine_gen.address2[3] ), 
    .CE(\sine_gen.n604819 ), .CLK(clk_c), .Q0(\address[3] ), .Q1(\address[2] ), 
    .F0(\sine_gen.n618449 ), .F1(\sine_gen.n618437 ));
  sine_gen_SLICE_103 \sine_gen.SLICE_103 ( .DI0(\sine_gen.n437[10] ), 
    .D0(\sine_gen.direction1 ), .B0(n393315), .A0(\sine_gen.n424[10] ), 
    .CE(\sine_gen.n603900 ), .CLK(clk_c), .Q0(\sine_wave1[10] ), 
    .F0(\sine_gen.n437[10] ));
  sine_gen_SLICE_104 \sine_gen.SLICE_104 ( .DI1(\sine_gen.n437[8] ), 
    .DI0(\sine_gen.n437[9] ), .C1(\sine_gen.n424[8] ), .B1(n393317), 
    .A1(\sine_gen.direction1 ), .D0(\sine_gen.direction1 ), .C0(n393316), 
    .B0(\sine_gen.n424[9] ), .CE(\sine_gen.n603900 ), .CLK(clk_c), 
    .Q0(\sine_wave1[9] ), .Q1(\sine_wave1[8] ), .F0(\sine_gen.n437[9] ), 
    .F1(\sine_gen.n437[8] ));
  sine_gen_SLICE_106 \sine_gen.SLICE_106 ( .DI1(\sine_gen.n437[6] ), 
    .DI0(\sine_gen.n437[7] ), .C1(\sine_gen.direction1 ), .B1(n393319), 
    .A1(\sine_gen.n424[6] ), .D0(\sine_gen.direction1 ), 
    .C0(\sine_gen.n424[7] ), .B0(n393318), .CE(\sine_gen.n603900 ), 
    .CLK(clk_c), .Q0(\sine_wave1[7] ), .Q1(\sine_wave1[6] ), 
    .F0(\sine_gen.n437[7] ), .F1(\sine_gen.n437[6] ));
  sine_gen_SLICE_108 \sine_gen.SLICE_108 ( .DI1(\sine_gen.n437[4] ), 
    .DI0(\sine_gen.n437[5] ), .D1(\sine_gen.n424[4] ), 
    .C1(\sine_gen.direction1 ), .B1(n393321), .D0(\sine_gen.direction1 ), 
    .B0(n393320), .A0(\sine_gen.n424[5] ), .CE(\sine_gen.n603900 ), 
    .CLK(clk_c), .Q0(\sine_wave1[5] ), .Q1(\sine_wave1[4] ), 
    .F0(\sine_gen.n437[5] ), .F1(\sine_gen.n437[4] ));
  sine_gen_SLICE_110 \sine_gen.SLICE_110 ( .DI1(\sine_gen.n437[2] ), 
    .DI0(\sine_gen.n437[3] ), .D1(\sine_gen.n424[2] ), 
    .C1(\sine_gen.direction1 ), .B1(n393323), .C0(\sine_gen.n424[3] ), 
    .B0(\sine_gen.direction1 ), .A0(n393322), .CE(\sine_gen.n603900 ), 
    .CLK(clk_c), .Q0(\sine_wave1[3] ), .Q1(\sine_wave1[2] ), 
    .F0(\sine_gen.n437[3] ), .F1(\sine_gen.n437[2] ));
  sine_gen_SLICE_113 \sine_gen.SLICE_113 ( .DI0(\sine_gen.n490[10] ), 
    .C0(n393315), .B0(\sine_gen.n424[10] ), .A0(\sine_gen.direction2 ), 
    .CE(\sine_gen.n604795 ), .CLK(clk_c), .Q0(\sine_wave2[10] ), 
    .F0(\sine_gen.n490[10] ));
  sine_gen_SLICE_114 \sine_gen.SLICE_114 ( .DI1(\sine_gen.n490[8] ), 
    .DI0(\sine_gen.n490[9] ), .D1(\sine_gen.direction2 ), .C1(n393317), 
    .A1(\sine_gen.n424[8] ), .C0(n393316), .B0(\sine_gen.n424[9] ), 
    .A0(\sine_gen.direction2 ), .CE(\sine_gen.n604795 ), .CLK(clk_c), 
    .Q0(\sine_wave2[9] ), .Q1(\sine_wave2[8] ), .F0(\sine_gen.n490[9] ), 
    .F1(\sine_gen.n490[8] ));
  sine_gen_SLICE_116 \sine_gen.SLICE_116 ( .DI1(\sine_gen.n490[6] ), 
    .DI0(\sine_gen.n490[7] ), .C1(n393319), .B1(\sine_gen.n424[6] ), 
    .A1(\sine_gen.direction2 ), .D0(\sine_gen.direction2 ), 
    .C0(\sine_gen.n424[7] ), .A0(n393318), .CE(\sine_gen.n604795 ), 
    .CLK(clk_c), .Q0(\sine_wave2[7] ), .Q1(\sine_wave2[6] ), 
    .F0(\sine_gen.n490[7] ), .F1(\sine_gen.n490[6] ));
  sine_gen_SLICE_118 \sine_gen.SLICE_118 ( .DI1(\sine_gen.n490[4] ), 
    .DI0(\sine_gen.n490[5] ), .D1(n393321), .B1(\sine_gen.n424[4] ), 
    .A1(\sine_gen.direction2 ), .D0(\sine_gen.direction2 ), 
    .B0(\sine_gen.n424[5] ), .A0(n393320), .CE(\sine_gen.n604795 ), 
    .CLK(clk_c), .Q0(\sine_wave2[5] ), .Q1(\sine_wave2[4] ), 
    .F0(\sine_gen.n490[5] ), .F1(\sine_gen.n490[4] ));
  sine_gen_SLICE_120 \sine_gen.SLICE_120 ( .DI1(\sine_gen.n490[2] ), 
    .DI0(\sine_gen.n490[3] ), .D1(n393323), .C1(\sine_gen.n424[2] ), 
    .B1(\sine_gen.direction2 ), .D0(n393322), .C0(\sine_gen.direction2 ), 
    .A0(\sine_gen.n424[3] ), .CE(\sine_gen.n604795 ), .CLK(clk_c), 
    .Q0(\sine_wave2[3] ), .Q1(\sine_wave2[2] ), .F0(\sine_gen.n490[3] ), 
    .F1(\sine_gen.n490[2] ));
  sine_gen_SLICE_124 \sine_gen.SLICE_124 ( .DI0(\sine_gen.n543[10] ), 
    .D0(n393315), .C0(\sine_gen.direction3 ), .A0(\sine_gen.n424[10] ), 
    .CE(\sine_gen.n602859 ), .CLK(clk_c), .Q0(\sine_wave3[10] ), 
    .F0(\sine_gen.n543[10] ));
  sine_gen_SLICE_125 \sine_gen.SLICE_125 ( .DI1(\sine_gen.n543[8] ), 
    .DI0(\sine_gen.n543[9] ), .D1(\sine_gen.direction3 ), 
    .C1(\sine_gen.n424[8] ), .B1(n393317), .D0(\sine_gen.n424[9] ), 
    .C0(\sine_gen.direction3 ), .B0(n393316), .CE(\sine_gen.n602859 ), 
    .CLK(clk_c), .Q0(\sine_wave3[9] ), .Q1(\sine_wave3[8] ), 
    .F0(\sine_gen.n543[9] ), .F1(\sine_gen.n543[8] ));
  sine_gen_SLICE_127 \sine_gen.SLICE_127 ( .DI1(\sine_gen.n543[6] ), 
    .DI0(\sine_gen.n543[7] ), .D1(\sine_gen.direction3 ), .C1(n393319), 
    .B1(\sine_gen.n424[6] ), .D0(\sine_gen.n424[7] ), 
    .C0(\sine_gen.direction3 ), .B0(n393318), .CE(\sine_gen.n602859 ), 
    .CLK(clk_c), .Q0(\sine_wave3[7] ), .Q1(\sine_wave3[6] ), 
    .F0(\sine_gen.n543[7] ), .F1(\sine_gen.n543[6] ));
  sine_gen_SLICE_129 \sine_gen.SLICE_129 ( .DI1(\sine_gen.n543[4] ), 
    .DI0(\sine_gen.n543[5] ), .D1(\sine_gen.direction3 ), .C1(n393321), 
    .B1(\sine_gen.n424[4] ), .D0(\sine_gen.n424[5] ), 
    .C0(\sine_gen.direction3 ), .A0(n393320), .CE(\sine_gen.n602859 ), 
    .CLK(clk_c), .Q0(\sine_wave3[5] ), .Q1(\sine_wave3[4] ), 
    .F0(\sine_gen.n543[5] ), .F1(\sine_gen.n543[4] ));
  sine_gen_SLICE_131 \sine_gen.SLICE_131 ( .DI1(\sine_gen.n543[2] ), 
    .DI0(\sine_gen.n543[3] ), .C1(\sine_gen.n424[2] ), .B1(n393323), 
    .A1(\sine_gen.direction3 ), .D0(n393322), .C0(\sine_gen.n424[3] ), 
    .B0(\sine_gen.direction3 ), .CE(\sine_gen.n602859 ), .CLK(clk_c), 
    .Q0(\sine_wave3[3] ), .Q1(\sine_wave3[2] ), .F0(\sine_gen.n543[3] ), 
    .F1(\sine_gen.n543[2] ));
  sine_gen_SLICE_133 \sine_gen.SLICE_133 ( .DI1(\sine_gen.n543[0] ), 
    .DI0(\sine_gen.n543[1] ), .C1(\sine_gen.n424[0] ), .B1(n393325), 
    .A1(\sine_gen.direction3 ), .D0(\sine_gen.direction3 ), .C0(n393324), 
    .A0(\sine_gen.n424[1] ), .CE(\sine_gen.n602859 ), .CLK(clk_c), 
    .Q0(\sine_wave3[1] ), .Q1(\sine_wave3[0] ), .F0(\sine_gen.n543[1] ), 
    .F1(\sine_gen.n543[0] ));
  rst_gen_inst_SLICE_138 \rst_gen_inst.SLICE_138 ( 
    .DI1(\rst_gen_inst.rst_cnt_3__N_49[2] ), 
    .DI0(\rst_gen_inst.rst_cnt_3__N_49[3] ), .D1(\rst_cnt[0] ), 
    .C1(\rst_cnt[1] ), .B1(\rst_cnt[2] ), .A1(\rst_cnt[3] ), .D0(\rst_cnt[3] ), 
    .C0(\rst_cnt[0] ), .B0(\rst_cnt[1] ), .A0(\rst_cnt[2] ), .CLK(clk_c), 
    .Q0(\rst_cnt[3] ), .Q1(\rst_cnt[2] ), 
    .F0(\rst_gen_inst.rst_cnt_3__N_49[3] ), 
    .F1(\rst_gen_inst.rst_cnt_3__N_49[2] ));
  rst_gen_inst_SLICE_140 \rst_gen_inst.SLICE_140 ( 
    .DI1(\rst_gen_inst.n610520 ), .DI0(\rst_gen_inst.rst_cnt_3__N_49[1] ), 
    .D1(\rst_cnt[0] ), .C1(\rst_cnt[1] ), .B1(\rst_cnt[2] ), .A1(\rst_cnt[3] ), 
    .D0(\rst_cnt[1] ), .C0(\rst_cnt[2] ), .B0(\rst_cnt[3] ), .A0(\rst_cnt[0] ), 
    .CLK(clk_c), .Q0(\rst_cnt[1] ), .Q1(\rst_cnt[0] ), 
    .F0(\rst_gen_inst.rst_cnt_3__N_49[1] ), .F1(\rst_gen_inst.n610520 ));
  SLICE_142 SLICE_142( .D1(\address[3] ), .C1(n607684), .B1(\address[4] ), 
    .A1(\address[2] ), .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n607684), .F1(n591723));
  SLICE_144 SLICE_144( .D1(n592782), .C1(n617090), .B1(\address[5] ), 
    .A1(n592792), .D0(\address[5] ), .C0(n592782), .B0(\address[4] ), 
    .A0(n592785), .F0(n617090), .F1(n617093));
  SLICE_146 SLICE_146( .D1(\address[6] ), .C1(n618296), .B1(n591646), 
    .A1(n591806), .D0(\address[5] ), .C0(n591645), .B0(\address[6] ), 
    .A0(n591646), .F0(n618296), .F1(n618299));
  SLICE_148 SLICE_148( .D1(\address[5] ), .C1(n617048), .B1(n592769), 
    .A1(n592770), .D0(n592771), .C0(\address[5] ), .B0(n592770), 
    .A0(\address[4] ), .F0(n617048), .F1(n617051));
  SLICE_150 SLICE_150( .D1(\address[1] ), .C1(n596081), .B1(\address[2] ), 
    .A1(\address[4] ), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n596081), .F1(n592494));
  SLICE_152 SLICE_152( .D1(\address[4] ), .C1(\address[3] ), .B1(n592589), 
    .A1(n22), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n592589), .F1(n591394));
  SLICE_153 SLICE_153( .D1(n591530), .C1(n15_adj_317), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[4] ), .C0(\address[2] ), .B0(\address[3] ), 
    .A0(n592589), .F0(n591530), .F1(n613616));
  SLICE_154 SLICE_154( .D1(\address[4] ), .C1(n614506), .A1(n591626), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n614506), .F1(n591837));
  SLICE_155 SLICE_155( .D1(\address[5] ), .C1(n591842), .B1(n604909), 
    .D0(\address[2] ), .C0(n614506), .B0(\address[3] ), .A0(\address[4] ), 
    .F0(n591842), .F1(n613919));
  SLICE_156 SLICE_156( .D1(\address[1] ), .C1(n603546), .B1(\address[4] ), 
    .A1(n596205), .D0(\address[3] ), .C0(\address[4] ), .B0(n596205), 
    .A0(\address[2] ), .F0(n608074), .F1(n591733));
  sine_gen_SLICE_157 \sine_gen.SLICE_157 ( .D1(\address[2] ), .C1(n596205), 
    .B1(\address[4] ), .A1(\address[3] ), .D0(\address[3] ), .C0(\address[2] ), 
    .B0(\address[0] ), .A0(\address[1] ), .F0(n596205), .F1(n591727));
  SLICE_158 SLICE_158( .C1(n594508), .B1(\address[6] ), .D0(\address[2] ), 
    .C0(\address[4] ), .B0(\address[3] ), .A0(\address[5] ), .F0(n594508), 
    .F1(n591192));
  SLICE_159 SLICE_159( .D1(\address[6] ), .C1(n590711), .B1(\address[7] ), 
    .A1(n590849), .D0(\address[4] ), .C0(\address[6] ), .B0(\address[5] ), 
    .A0(n594508), .F0(n590711), .F1(n613632));
  SLICE_160 SLICE_160( .C1(n590962), .B1(\address[5] ), .D0(\address[2] ), 
    .C0(\address[1] ), .B0(\address[3] ), .A0(\address[4] ), .F0(n590962), 
    .F1(n590848));
  SLICE_161 SLICE_161( .D1(\address[4] ), .C1(\address[3] ), .B1(\address[5] ), 
    .A1(\address[2] ), .D0(\address[4] ), .C0(\address[5] ), .B0(\address[3] ), 
    .A0(n590962), .F0(n597739), .F1(n590852));
  SLICE_162 SLICE_162( .D1(n596064), .C1(n618230), .B1(n592705), 
    .A1(\address[5] ), .D0(\address[5] ), .C0(\address[4] ), .B0(n592456), 
    .A0(n596064), .F0(n618230), .F1(n612946));
  SLICE_164 SLICE_164( .D1(n22), .C1(n592583), .B1(\address[4] ), 
    .A1(\address[3] ), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n592583), .F1(n591430));
  SLICE_165 SLICE_165( .D1(n591416), .C1(n591396), .B1(\address[5] ), 
    .D0(\address[4] ), .C0(\address[3] ), .B0(\address[2] ), .A0(n592583), 
    .F0(n591396), .F1(n591974));
  SLICE_166 SLICE_166( .D1(n596148), .C1(n616994), .B1(\address[5] ), 
    .A1(n592656), .D0(\address[5] ), .C0(\address[4] ), .B0(n592656), 
    .A0(n592547), .F0(n616994), .F1(n616997));
  SLICE_168 SLICE_168( .D1(\address[3] ), .C1(n30_adj_294), .B1(\address[4] ), 
    .A1(\address[2] ), .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n30_adj_294), .F1(n591657));
  SLICE_170 SLICE_170( .D1(\address[4] ), .C1(n30_adj_302), .B1(\address[3] ), 
    .A1(\address[2] ), .D0(\address[0] ), .C0(\address[3] ), .B0(\address[2] ), 
    .A0(\address[1] ), .F0(n30_adj_302), .F1(n593289));
  SLICE_172 SLICE_172( .D1(\address[5] ), .C1(n595078), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[4] ), 
    .A0(\address[3] ), .F0(n595078), .F1(n591021));
  SLICE_174 SLICE_174( .D1(\address[5] ), .C1(n608004), .B1(n591403), 
    .D0(\address[2] ), .C0(n595059), .B0(\address[3] ), .A0(\address[4] ), 
    .F0(n608004), .F1(n613520));
  sine_gen_SLICE_175 \sine_gen.SLICE_175 ( .D1(n592583), .C1(n595059), 
    .A1(\address[4] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n595059), .F1(n591553));
  SLICE_176 SLICE_176( .D1(n30_adj_319), .C1(\address[3] ), .B1(\address[4] ), 
    .A1(\address[2] ), .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), 
    .A0(\address[1] ), .F0(n30_adj_319), .F1(n591407));
  SLICE_178 SLICE_178( .D1(n592583), .B1(\address[4] ), .D0(\address[5] ), 
    .C0(n590838), .B0(\address[6] ), .A0(n62_adj_325), .F0(n617720), 
    .F1(n590838));
  sine_gen_SLICE_179 \sine_gen.SLICE_179 ( .D1(n62_adj_325), .C1(n617723), 
    .B1(\address[5] ), .A1(\address[7] ), .D0(n617720), .C0(n590838), 
    .B0(\address[6] ), .A0(n607918), .F0(n617723), .F1(n613124));
  SLICE_180 SLICE_180( .D1(\address[5] ), .C1(n592942), .B1(\address[4] ), 
    .A1(n592764), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n592942), .F1(n617672));
  SLICE_181 SLICE_181( .D1(\address[5] ), .C1(n592768), .B1(n617672), 
    .A1(n592764), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n592768), .F1(n613422));
  SLICE_182 SLICE_182( .D1(n592780), .C1(\address[5] ), .B1(\address[4] ), 
    .A1(n592759), .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n592780), .F1(n617690));
  SLICE_183 SLICE_183( .D1(\address[6] ), .C1(n617693), .B1(n592762), 
    .D0(\address[5] ), .C0(n617690), .B0(n592759), .A0(n592769), .F0(n617693), 
    .F1(n613362));
  SLICE_184 SLICE_184( .D1(n38), .C1(n592596), .B1(\address[4] ), 
    .A1(\address[3] ), .D0(\address[0] ), .C0(\address[2] ), .B0(\address[3] ), 
    .A0(\address[1] ), .F0(n592596), .F1(n591554));
  SLICE_185 SLICE_185( .D1(\address[5] ), .C1(n597841), .A1(n593105), 
    .D0(\address[2] ), .C0(\address[4] ), .B0(n592596), .A0(\address[3] ), 
    .F0(n597841), .F1(n614016));
  SLICE_186 SLICE_186( .D1(n591005), .C1(\address[4] ), .B1(\address[5] ), 
    .A1(n592583), .D0(\address[4] ), .C0(n61), .B0(\address[3] ), 
    .A0(\address[2] ), .F0(n591005), .F1(n591088));
  sine_gen_SLICE_187 \sine_gen.SLICE_187 ( .D1(n592583), .C1(n61), 
    .B1(\address[4] ), .A1(\address[5] ), .D0(\address[1] ), .C0(\address[3] ), 
    .B0(\address[2] ), .A0(\address[0] ), .F0(n61), .F1(n597637));
  SLICE_188 SLICE_188( .D1(n592446), .C1(n617624), .B1(n592475), 
    .A1(\address[5] ), .D0(\address[5] ), .C0(n592446), .B0(n592474), 
    .A0(\address[4] ), .F0(n617624), .F1(n617627));
  SLICE_190 SLICE_190( .D1(\address[5] ), .C1(n46_adj_321), .B1(\address[4] ), 
    .A1(n592589), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n46_adj_321), .F1(n617210));
  SLICE_191 SLICE_191( .D1(n591403), .C1(n31_adj_318), .B1(\address[5] ), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(n46_adj_321), .A0(\address[4] ), 
    .F0(n31_adj_318), .F1(n591414));
  SLICE_192 SLICE_192( .D1(\address[0] ), .C1(n592923), .B1(\address[4] ), 
    .A1(\address[1] ), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), 
    .A0(\address[2] ), .F0(n592923), .F1(n593338));
  SLICE_194 SLICE_194( .C1(n591720), .B1(\address[5] ), .A1(n591399), 
    .D0(\address[4] ), .C0(n607682), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n591720), .F1(n613521));
  SLICE_195 SLICE_195( .C1(\address[4] ), .B1(n607682), .A1(n592589), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n607682), .F1(n593275));
  SLICE_196 SLICE_196( .D1(n591406), .C1(n591722), .A1(\address[5] ), 
    .D0(\address[3] ), .C0(\address[4] ), .B0(\address[2] ), .A0(n591424), 
    .F0(n591722), .F1(n613818));
  SLICE_197 SLICE_197( .D1(\address[4] ), .C1(n591424), .B1(n595059), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n591424), .F1(n608036));
  SLICE_198 SLICE_198( .D0(n592508), .C0(n616718), .B0(\address[5] ), 
    .A0(n592518), .F0(n616721));
  SLICE_199 SLICE_199( .D1(\address[5] ), .C1(n612652), .B1(\address[4] ), 
    .A1(n592508), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n612652), .F1(n616718));
  SLICE_200 SLICE_200( .D1(\address[2] ), .C1(n605058), .B1(\address[1] ), 
    .A1(\address[3] ), .D0(\address[0] ), .C0(\address[2] ), .B0(\address[6] ), 
    .A0(\address[1] ), .F0(n605058), .F1(n605059));
  SLICE_202 SLICE_202( .D1(\address[6] ), .C1(n593499), .B1(n53), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n593146), .A0(\address[2] ), 
    .F0(n593499), .F1(n616724));
  SLICE_203 SLICE_203( .D1(\address[7] ), .C1(n593500), .B1(n616724), .A1(n53), 
    .D0(\address[5] ), .C0(n597864), .A0(\address[2] ), .F0(n593500), 
    .F1(n616727));
  SLICE_204 SLICE_204( .D1(\address[5] ), .C1(n591020), .B1(\address[4] ), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(n603546), .B0(n594527), 
    .A0(\address[5] ), .F0(n591020), .F1(n591157));
  SLICE_206 SLICE_206( .D1(\address[5] ), .C1(n592797), .B1(\address[4] ), 
    .A1(n592785), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n592797), .F1(n617786));
  SLICE_207 SLICE_207( .D1(\address[1] ), .C1(n593225), .B1(\address[5] ), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(\address[1] ), .B0(\address[0] ), 
    .A0(n592797), .F0(n593225), .F1(n593771));
  SLICE_208 SLICE_208( .D1(n592785), .C1(\address[4] ), .B1(\address[0] ), 
    .A1(\address[1] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n592785), .F1(n593343));
  SLICE_210 SLICE_210( .D1(\address[5] ), .C1(n618380), .B1(n592472), 
    .A1(n592696), .D0(n592694), .C0(\address[5] ), .B0(\address[4] ), 
    .A0(n592472), .F0(n618380), .F1(n610273));
  SLICE_212 SLICE_212( .D1(\address[4] ), .C1(n607730), .B1(\address[5] ), 
    .A1(\address[3] ), .D0(\address[2] ), .C0(\address[3] ), .B0(n61), 
    .A0(\address[4] ), .F0(n607730), .F1(n607818));
  SLICE_214 SLICE_214( .D1(n594572), .C1(n591755), .B1(\address[5] ), 
    .D0(n591476), .C0(\address[3] ), .B0(\address[4] ), .A0(\address[2] ), 
    .F0(n591755), .F1(n613613));
  sine_gen_SLICE_215 \sine_gen.SLICE_215 ( .D1(n591476), .C1(\address[5] ), 
    .B1(\address[6] ), .A1(\address[4] ), .D0(\address[0] ), .C0(\address[2] ), 
    .B0(\address[3] ), .A0(\address[1] ), .F0(n591476), .F1(n592149));
  SLICE_216 SLICE_216( .D1(\address[7] ), .C1(n591010), .B1(n618494), 
    .A1(n590848), .D0(\address[5] ), .C0(\address[4] ), .B0(\address[3] ), 
    .A0(n604412), .F0(n591010), .F1(n613627));
  sine_gen_SLICE_217 \sine_gen.SLICE_217 ( .D1(n591482), .C1(\address[5] ), 
    .B1(n604412), .A1(\address[0] ), .D0(\address[4] ), .C0(\address[3] ), 
    .B0(\address[2] ), .A0(\address[1] ), .F0(n604412), .F1(n591919));
  SLICE_218 SLICE_218( .D1(\address[5] ), .C1(n592990), .B1(n618488), 
    .A1(n592831), .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n592990), .F1(n613629));
  SLICE_219 SLICE_219( .D1(n592830), .C1(n597819), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[2] ), .C0(\address[1] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n597819), .F1(n618488));
  SLICE_220 SLICE_220( .D1(\address[6] ), .C1(n608054), .B1(\address[5] ), 
    .A1(n590937), .D0(\address[5] ), .C0(n61_adj_323), .B0(\address[4] ), 
    .A0(n596205), .F0(n608054), .F1(n612628));
  SLICE_222 SLICE_222( .D1(\address[11] ), .C1(n590817), .B1(\address[12] ), 
    .A1(n590816), .D0(\address[9] ), .C0(n590781), .B0(\address[10] ), 
    .A0(n590805), .F0(n590817), .F1(n618482));
  SLICE_223 SLICE_223( .D0(\address[12] ), .C0(n590819), .B0(n618482), 
    .A0(n590818), .F0(n618485));
  SLICE_224 SLICE_224( .D1(\address[7] ), .C1(n607884), .B1(n601400), 
    .A1(\address[4] ), .D0(\address[4] ), .C0(\address[6] ), .B0(\address[5] ), 
    .A0(n592590), .F0(n607884), .F1(n591243));
  SLICE_226 SLICE_226( .D1(\address[4] ), .C1(\address[5] ), .B1(n592812), 
    .A1(n592986), .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), 
    .A0(\address[3] ), .F0(n592812), .F1(n618476));
  SLICE_227 SLICE_227( .D1(n618476), .C1(\address[5] ), .B1(n592987), 
    .A1(n592806), .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), 
    .A0(\address[3] ), .F0(n592987), .F1(n613638));
  SLICE_228 SLICE_228( .D0(\address[10] ), .C0(n613476), .B0(\address[11] ), 
    .A0(n617129), .F0(n617144));
  SLICE_229 SLICE_229( .D1(n617144), .C1(n617117), .B1(\address[11] ), 
    .A1(n613473), .D0(\address[9] ), .C0(n616769), .B0(n613227), .A0(n617114), 
    .F0(n617117), .F1(n617147));
  SLICE_230 SLICE_230( .D1(\address[6] ), .C1(n614279), .B1(n591012), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n607926), .B0(n604412), 
    .A0(\address[0] ), .F0(n614279), .F1(n618470));
  SLICE_231 SLICE_231( .D1(n613453), .C1(n613642), .B1(n616634), 
    .A1(\address[9] ), .D0(\address[7] ), .C0(n618470), .B0(n608050), 
    .A0(n590868), .F0(n613642), .F1(n616637));
  SLICE_232 SLICE_232( .D0(n607805), .C0(n591239), .B0(\address[9] ), 
    .A0(\address[8] ), .F0(n617138));
  SLICE_233 SLICE_233( .D1(\address[9] ), .C1(n614085), .B1(n614084), 
    .A1(n617138), .D0(\address[7] ), .C0(n126), .B0(n594312), 
    .A0(\address[6] ), .F0(n614085), .F1(n617141));
  SLICE_234 SLICE_234( .D1(n592047), .C1(n607926), .B1(\address[5] ), 
    .A1(\address[6] ), .D0(n62_adj_325), .C0(\address[5] ), .B0(n607920), 
    .F0(n592047), .F1(n592223));
  SLICE_236 SLICE_236( .D1(\address[6] ), .C1(n591918), .B1(\address[5] ), 
    .A1(n607926), .C0(\address[4] ), .B0(n592589), .A0(\address[5] ), 
    .F0(n591918), .F1(n592142));
  SLICE_238 SLICE_238( .D1(n592573), .C1(n591600), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[2] ), .C0(\address[1] ), .B0(\address[3] ), 
    .F0(n592573), .F1(n617132));
  SLICE_239 SLICE_239( .D1(\address[6] ), .C1(n617135), .B1(\address[7] ), 
    .A1(n618305), .D0(n591688), .C0(n617132), .B0(\address[5] ), .A0(n592558), 
    .F0(n617135), .F1(n592310));
  SLICE_240 SLICE_240( .D1(n30_adj_269), .C1(n607296), .B1(\address[2] ), 
    .A1(\address[4] ), .D0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n607296), .F1(n592515));
  SLICE_241 SLICE_241( .D1(\address[4] ), .C1(n30_adj_269), .B1(n596273), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n30_adj_269), .F1(n592677));
  SLICE_242 SLICE_242( .D0(n613655), .C0(n613656), .B0(\address[5] ), 
    .A0(\address[6] ), .F0(n618440));
  SLICE_243 SLICE_243( .D0(n618440), .C0(n613652), .B0(\address[6] ), 
    .A0(n613653), .F0(n613659));
  SLICE_244 SLICE_244( .D1(n613112), .C1(n613113), .B1(\address[8] ), 
    .A1(\address[9] ), .D0(\address[7] ), .C0(n591139), .B0(\address[6] ), 
    .A0(n126), .F0(n613113), .F1(n617126));
  SLICE_245 SLICE_245( .D0(n613116), .C0(n614315), .B0(\address[9] ), 
    .A0(n617126), .F0(n617129));
  SLICE_246 SLICE_246( .D1(\address[5] ), .C1(n592981), .B1(\address[4] ), 
    .A1(n592782), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n592981), .F1(n618428));
  SLICE_247 SLICE_247( .D0(\address[5] ), .C0(n618428), .B0(n592785), 
    .A0(n592784), .F0(n613662));
  SLICE_248 SLICE_248( .D1(n15_adj_317), .C1(\address[3] ), .B1(n614091), 
    .A1(\address[4] ), .D0(\address[2] ), .C0(\address[5] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n614091), .F1(n604911));
  SLICE_249 SLICE_249( .C1(n15_adj_317), .B1(n592583), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[1] ), .A0(\address[3] ), .F0(n15_adj_317), 
    .F1(n591437));
  SLICE_250 SLICE_250( .D1(n592583), .C1(\address[4] ), .B1(n597687), 
    .A1(\address[5] ), .D0(\address[3] ), .B0(n22), .A0(\address[4] ), 
    .F0(n597687), .F1(n591894));
  SLICE_252 SLICE_252( .D1(\address[5] ), .C1(n593068), .A1(n592569), 
    .D0(n592570), .C0(n29), .B0(\address[4] ), .A0(\address[3] ), .F0(n593068), 
    .F1(n613982));
  SLICE_253 SLICE_253( .D1(n595170), .C1(n592570), .B1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n592570), .F1(n591697));
  SLICE_254 SLICE_254( .D1(\address[6] ), .C1(n614045), .B1(n614046), 
    .A1(\address[5] ), .D0(n591675), .C0(\address[3] ), .B0(n22), 
    .A0(\address[4] ), .F0(n614045), .F1(n617120));
  SLICE_255 SLICE_255( .D1(n617120), .C1(n613470), .B1(n613469), 
    .A1(\address[6] ), .D0(n15_adj_298), .C0(\address[3] ), .B0(\address[4] ), 
    .A0(n29), .F0(n613470), .F1(n617123));
  SLICE_256 SLICE_256( .D1(n592596), .C1(n617966), .B1(n61_adj_323), 
    .A1(\address[5] ), .D0(\address[5] ), .C0(n603546), .B0(\address[4] ), 
    .A0(n592583), .F0(n617966), .F1(n613992));
  SLICE_258 SLICE_258( .D1(n596273), .C1(n618416), .B1(n592514), 
    .A1(\address[5] ), .D0(\address[5] ), .C0(\address[4] ), .B0(n592537), 
    .A0(n592526), .F0(n618416), .F1(n613668));
  SLICE_260 SLICE_260( .D0(\address[8] ), .C0(n612987), .B0(n612986), 
    .A0(\address[9] ), .F0(n617114));
  SLICE_262 SLICE_262( .D1(n596273), .C1(n618410), .B1(n592531), 
    .A1(\address[5] ), .D0(n592514), .C0(n592975), .B0(\address[5] ), 
    .A0(\address[4] ), .F0(n618410), .F1(n612928));
  SLICE_264 SLICE_264( .D1(n612607), .C1(\address[3] ), .B1(\address[6] ), 
    .A1(n592015), .D0(\address[5] ), .C0(\address[0] ), .B0(n38), 
    .A0(\address[4] ), .F0(n612607), .F1(n592205));
  SLICE_265 SLICE_265( .D0(\address[7] ), .C0(n612681), .B0(\address[3] ), 
    .A0(n592205), .F0(n613700));
  SLICE_266 SLICE_266( .D1(n613774), .C1(n616577), .B1(\address[7] ), 
    .A1(\address[8] ), .D0(\address[6] ), .C0(n593197), .B0(n616574), 
    .A0(n604943), .F0(n616577), .F1(n618398));
  SLICE_267 SLICE_267( .D1(\address[8] ), .C1(n616793), .B1(n613260), 
    .A1(n618398), .D0(\address[6] ), .C0(n612947), .B0(n616790), .A0(n612948), 
    .F0(n616793), .F1(n613680));
  SLICE_268 SLICE_268( .D1(\address[6] ), .C1(n614048), .B1(n614049), 
    .A1(\address[5] ), .D0(\address[4] ), .C0(n596084), .A0(n592487), 
    .F0(n614048), .F1(n617108));
  SLICE_269 SLICE_269( .D1(n20), .C1(n617111), .B1(\address[8] ), .A1(n617342), 
    .D0(n613461), .C0(n613460), .B0(\address[6] ), .A0(n617108), .F0(n617111), 
    .F1(n617345));
  SLICE_270 SLICE_270( .D0(\address[7] ), .C0(n618386), .B0(n590910), 
    .A0(n591926), .F0(n613116));
  sine_gen_SLICE_271 \sine_gen.SLICE_271 ( .D1(\address[6] ), .C1(n594508), 
    .B1(\address[7] ), .A1(n4_adj_330), .D0(\address[1] ), .C0(n604685), 
    .B0(\address[2] ), .A0(\address[0] ), .F0(n4_adj_330), .F1(n618386));
  SLICE_272 SLICE_272( .D1(n592759), .C1(n617420), .B1(\address[5] ), 
    .A1(n592758), .D0(\address[4] ), .C0(\address[5] ), .B0(n592756), 
    .A0(n592747), .F0(n617420), .F1(n617423));
  SLICE_274 SLICE_274( .D0(\address[8] ), .C0(n613167), .B0(n616739), 
    .F0(n592373));
  sine_gen_SLICE_275 \sine_gen.SLICE_275 ( .C1(\sine_gen.n595996 ), 
    .B1(\address[10] ), .A1(n592396), .D0(\sine_gen.n595922 ), .C0(n592373), 
    .B0(\address[8] ), .A0(\address[9] ), .F0(\sine_gen.n595996 ), 
    .F1(\sine_gen.n596008 ));
  SLICE_276 SLICE_276( .D1(n592821), .C1(\address[5] ), .B1(n592825), 
    .A1(\address[4] ), .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), 
    .A0(\address[2] ), .F0(n592825), .F1(n617102));
  SLICE_277 SLICE_277( .D0(\address[5] ), .C0(n617102), .B0(n592827), 
    .A0(n592826), .F0(n617105));
  SLICE_278 SLICE_278( .D1(\address[9] ), .C1(n614102), .B1(\address[10] ), 
    .A1(n590432), .D0(n601354), .C0(n601276), .B0(n592583), .A0(\address[8] ), 
    .F0(n614102), .F1(n616652));
  SLICE_279 SLICE_279( .D0(n614103), .C0(\address[10] ), .B0(n616652), 
    .A0(n590457), .F0(n616655));
  SLICE_280 SLICE_280( .D1(\address[8] ), .C1(\address[7] ), .B1(n591145), 
    .A1(n591146), .D0(\address[5] ), .C0(\address[6] ), .B0(n590838), 
    .A0(n607864), .F0(n591145), .F1(n618374));
  SLICE_281 SLICE_281( .D1(\address[8] ), .C1(n591148), .B1(n618374), 
    .A1(n607799), .D0(\address[6] ), .C0(n590848), .B0(n592589), .A0(n601276), 
    .F0(n591148), .F1(n618377));
  SLICE_282 SLICE_282( .D1(\address[4] ), .C1(n7_adj_289), .B1(\address[3] ), 
    .A1(n592853), .D0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n7_adj_289), .F1(n612963));
  SLICE_283 SLICE_283( .D1(\address[4] ), .C1(n592853), .A1(n592430), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n592853), .F1(n593254));
  SLICE_284 SLICE_284( .D0(n617411), .C0(n613752), .B0(\address[7] ), 
    .A0(\address[6] ), .F0(n618368));
  SLICE_285 SLICE_285( .D1(n591632), .C1(n614020), .B1(n618368), 
    .A1(\address[7] ), .D0(n614018), .C0(n614406), .B0(\address[5] ), 
    .F0(n614020), .F1(n613698));
  SLICE_286 SLICE_286( .C1(n617261), .B1(n616499), .A1(\address[8] ), 
    .D0(n617258), .C0(n591029), .B0(\address[7] ), .A0(n597612), .F0(n617261), 
    .F1(n591319));
  SLICE_287 SLICE_287( .D1(n591319), .C1(n591263), .B1(\address[9] ), 
    .A1(\address[8] ), .D0(n616697), .C0(n618191), .A0(\address[7] ), 
    .F0(n591263), .F1(n612942));
  SLICE_288 SLICE_288( .D1(\address[5] ), .C1(n617084), .B1(n30_adj_299), 
    .A1(n15_adj_300), .D0(\address[3] ), .C0(\address[4] ), .B0(n15_adj_297), 
    .A0(\address[5] ), .F0(n617084), .F1(n591632));
  SLICE_289 SLICE_289( .D1(\address[4] ), .B1(n592640), .A1(n15_adj_297), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n15_adj_297), .F1(n593114));
  SLICE_290 SLICE_290( .D1(\address[8] ), .C1(\address[9] ), .B1(n613701), 
    .A1(n613700), .D0(n617015), .C0(n613750), .A0(\address[7] ), .F0(n613701), 
    .F1(n618362));
  SLICE_291 SLICE_291( .D1(\address[10] ), .C1(n618365), .A1(n617381), 
    .D0(n618362), .C0(n617375), .B0(\address[9] ), .A0(n613698), .F0(n618365), 
    .F1(n592408));
  SLICE_292 SLICE_292( .D1(\address[7] ), .C1(n608085), .B1(n614125), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(\address[5] ), .B0(n607920), 
    .A0(n61_adj_323), .F0(n608085), .F1(n618356));
  SLICE_293 SLICE_293( .D1(\address[9] ), .C1(n613137), .B1(\address[8] ), 
    .A1(n613136), .D0(\address[7] ), .C0(n618356), .B0(n590997), .A0(n590998), 
    .F0(n613137), .F1(n617630));
  SLICE_294 SLICE_294( .D1(\address[4] ), .C1(n591627), .B1(\address[3] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n591627), .F1(n591834));
  SLICE_296 SLICE_296( .D1(\address[6] ), .C1(n613419), .B1(\address[7] ), 
    .A1(n613418), .C0(n592466), .B0(\address[5] ), .A0(n592467), .F0(n613419), 
    .F1(n617078));
  SLICE_297 SLICE_297( .D1(\address[7] ), .C1(n617027), .B1(n617078), 
    .A1(n613416), .D0(n592472), .C0(n617024), .B0(n592456), .A0(\address[5] ), 
    .F0(n617027), .F1(n617081));
  SLICE_298 SLICE_298( .D1(n617249), .C1(n618263), .B1(\address[8] ), 
    .A1(\address[9] ), .D0(n591007), .C0(n618260), .B0(\address[7] ), 
    .A0(n607880), .F0(n618263), .F1(n612933));
  SLICE_299 SLICE_299( .D1(n617246), .C1(n613466), .B1(n613467), 
    .A1(\address[8] ), .D0(n607611), .C0(\address[6] ), .B0(n590962), 
    .A0(\address[5] ), .F0(n613466), .F1(n617249));
  SLICE_300 SLICE_300( .D1(n607607), .C1(n592640), .B1(\address[5] ), 
    .A1(n617072), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n592640), .F1(n613427));
  SLICE_301 SLICE_301( .D1(\address[5] ), .C1(n592635), .B1(n61_adj_323), 
    .A1(\address[4] ), .D0(\address[2] ), .C0(\address[1] ), .B0(\address[3] ), 
    .A0(\address[0] ), .F0(n592635), .F1(n617072));
  SLICE_302 SLICE_302( .D1(\address[6] ), .C1(n613596), .B1(n613595), 
    .A1(\address[7] ), .D0(\address[4] ), .C0(\address[3] ), .B0(\address[5] ), 
    .A0(\address[2] ), .F0(n613596), .F1(n618350));
  SLICE_303 SLICE_303( .D1(\address[8] ), .C1(n613710), .B1(\address[9] ), 
    .A1(n617387), .D0(n613599), .C0(n613598), .B0(n618350), .A0(\address[7] ), 
    .F0(n613710), .F1(n617396));
  SLICE_304 SLICE_304( .D1(n590577), .C1(n614100), .B1(\address[8] ), 
    .A1(\address[9] ), .D0(\address[6] ), .C0(\address[7] ), .B0(n62_adj_325), 
    .A0(\address[5] ), .F0(n614100), .F1(n608112));
  SLICE_305 SLICE_305( .D1(n612979), .C1(n608114), .B1(\address[11] ), 
    .A1(\address[12] ), .D0(\address[9] ), .C0(n608112), .B0(n607970), 
    .A0(\address[10] ), .F0(n608114), .F1(n590557));
  SLICE_306 SLICE_306( .D0(n594106), .C0(n590454), .B0(\address[9] ), 
    .A0(n601362), .F0(n590537));
  SLICE_307 SLICE_307( .D1(n590537), .C1(n590523), .B1(\address[10] ), 
    .A1(\address[9] ), .D0(\address[6] ), .C0(\address[8] ), .B0(\address[7] ), 
    .A0(n126_adj_248), .F0(n590523), .F1(n612978));
  SLICE_308 SLICE_308( .D0(n616655), .C0(n612978), .B0(\address[11] ), 
    .F0(n612979));
  SLICE_310 SLICE_310( .D0(n591988), .C0(n591987), .B0(\address[6] ), 
    .A0(\address[7] ), .F0(n618344));
  SLICE_311 SLICE_311( .D0(\address[7] ), .C0(n591989), .B0(n591567), 
    .A0(n618344), .F0(n618347));
  SLICE_312 SLICE_312( .D0(\address[9] ), .C0(n613719), .B0(\address[8] ), 
    .A0(n613718), .F0(n618338));
  SLICE_313 SLICE_313( .D1(n618338), .C1(n617393), .B1(n613713), 
    .A1(\address[9] ), .D0(n613593), .C0(n613592), .B0(\address[7] ), 
    .A0(n617390), .F0(n617393), .F1(n618341));
  SLICE_314 SLICE_314( .D1(n607746), .C1(\address[6] ), .B1(n590845), 
    .A1(\address[7] ), .D0(n607563), .C0(\address[5] ), .B0(\address[6] ), 
    .A0(n607587), .F0(n607746), .F1(n591282));
  SLICE_316 SLICE_316( .D0(n592515), .C0(\address[5] ), .B0(n592678), 
    .A0(\address[6] ), .F0(n618332));
  SLICE_317 SLICE_317( .D1(\address[6] ), .C1(n597863), .B1(n593144), 
    .A1(n618332), .D0(\address[1] ), .C0(\address[2] ), .B0(n603838), 
    .A0(\address[0] ), .F0(n597863), .F1(n618335));
  SLICE_318 SLICE_318( .D1(n592736), .C1(n617066), .B1(\address[6] ), 
    .A1(n592735), .D0(\address[6] ), .C0(n592730), .B0(\address[5] ), 
    .A0(n592734), .F0(n617066), .F1(n617069));
  SLICE_320 SLICE_320( .D1(\address[6] ), .C1(n618326), .B1(n592501), 
    .A1(n612650), .D0(\address[6] ), .C0(n592498), .B0(n7_adj_280), 
    .A0(\address[5] ), .F0(n618326), .F1(n618329));
  SLICE_322 SLICE_322( .D0(\address[9] ), .C0(n590457), .B0(\address[10] ), 
    .A0(n590432), .F0(n590543));
  SLICE_323 SLICE_323( .D1(\address[11] ), .C1(n614107), .B1(n590543), 
    .A1(\address[10] ), .D0(\address[9] ), .C0(\address[8] ), .A0(n255), 
    .F0(n614107), .F1(n590550));
  SLICE_324 SLICE_324( .D1(n618113), .C1(\address[9] ), .B1(\address[8] ), 
    .A1(n607740), .D0(\address[8] ), .C0(n591192), .B0(n601408), .A0(n618110), 
    .F0(n618113), .F1(n614070));
  SLICE_326 SLICE_326( .D0(n593149), .C0(\address[6] ), .B0(\address[5] ), 
    .A0(n592684), .F0(n618320));
  SLICE_327 SLICE_327( .D1(n618320), .C1(n612635), .B1(n593151), 
    .A1(\address[6] ), .C0(n592487), .B0(n53), .A0(\address[4] ), .F0(n612635), 
    .F1(n618323));
  SLICE_328 SLICE_328( .D1(n590962), .C1(n617060), .B1(\address[6] ), 
    .A1(n590844), .D0(\address[5] ), .C0(n590918), .B0(n607918), 
    .A0(\address[6] ), .F0(n617060), .F1(n617063));
  SLICE_330 SLICE_330( .D1(\address[7] ), .C1(n614272), .B1(\address[8] ), 
    .A1(n592152), .D0(\address[5] ), .C0(n592589), .B0(\address[4] ), 
    .A0(\address[6] ), .F0(n614272), .F1(n618314));
  SLICE_331 SLICE_331( .D0(n592153), .C0(n607699), .B0(\address[8] ), 
    .A0(n618314), .F0(n592353));
  SLICE_332 SLICE_332( .D1(n591560), .C1(n618308), .B1(\address[6] ), 
    .A1(n591581), .D0(n591773), .C0(\address[5] ), .B0(n597701), 
    .A0(\address[6] ), .F0(n618308), .F1(n613744));
  SLICE_334 SLICE_334( .D1(n590852), .C1(n607938), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(\address[5] ), .B0(\address[6] ), .A0(n594572), 
    .F0(n607938), .F1(n607791));
  SLICE_336 SLICE_336( .D0(\address[6] ), .C0(n614058), .B0(\address[7] ), 
    .A0(n614057), .F0(n617054));
  SLICE_337 SLICE_337( .D1(n613422), .C1(n613421), .B1(n617054), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n593357), .A0(n597914), 
    .F0(n613421), .F1(n617057));
  SLICE_338 SLICE_338( .D1(\address[6] ), .C1(n591601), .B1(n591785), 
    .A1(\address[5] ), .D0(n591596), .C0(n15_adj_308), .A0(\address[4] ), 
    .F0(n591601), .F1(n618302));
  SLICE_339 SLICE_339( .D1(n591609), .C1(\address[6] ), .B1(n612617), 
    .A1(n618302), .D0(n591596), .C0(\address[4] ), .B0(\address[3] ), .A0(n29), 
    .F0(n612617), .F1(n618305));
  SLICE_340 SLICE_340( .D1(\address[6] ), .C1(n590873), .B1(n38), .A1(n604685), 
    .D0(\address[5] ), .B0(\address[4] ), .A0(n592583), .F0(n590873), 
    .F1(n591139));
  SLICE_342 SLICE_342( .D1(n607607), .C1(n617036), .B1(n592589), 
    .A1(\address[5] ), .D0(\address[4] ), .C0(n15_adj_295), .B0(n15_adj_317), 
    .A0(\address[5] ), .F0(n617036), .F1(n591654));
  SLICE_344 SLICE_344( .D1(\address[5] ), .C1(n591547), .B1(\address[6] ), 
    .A1(n591391), .D0(n30_adj_319), .B0(n592589), .A0(\address[4] ), 
    .F0(n591547), .F1(n618284));
  SLICE_345 SLICE_345( .D1(n607718), .C1(n597710), .B1(n618284), 
    .A1(\address[6] ), .C0(n15_adj_317), .B0(n595059), .A0(\address[4] ), 
    .F0(n597710), .F1(n618287));
  SLICE_346 SLICE_346( .D0(n614060), .C0(n614061), .B0(\address[7] ), 
    .A0(\address[6] ), .F0(n617042));
  SLICE_347 SLICE_347( .D1(n613413), .C1(n613412), .B1(n617042), 
    .A1(\address[7] ), .D0(n592727), .C0(n593380), .A0(\address[5] ), 
    .F0(n613412), .F1(n617045));
  SLICE_348 SLICE_348( .D1(n590741), .C1(n590740), .B1(\address[9] ), 
    .A1(\address[8] ), .D0(n126_adj_248), .C0(\address[7] ), .B0(\address[6] ), 
    .A0(n607932), .F0(n590740), .F1(n618278));
  SLICE_349 SLICE_349( .D1(n594178), .C1(n594341), .B1(\address[9] ), 
    .A1(n618278), .D0(\address[5] ), .C0(\address[4] ), .B0(n591420), 
    .A0(n601354), .F0(n594341), .F1(n618281));
  SLICE_350 SLICE_350( .D1(\address[5] ), .C1(n592754), .B1(n592746), 
    .A1(\address[4] ), .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), 
    .A0(\address[2] ), .F0(n592754), .F1(n618272));
  SLICE_351 SLICE_351( .D1(\address[6] ), .C1(n618275), .A1(n617423), 
    .D0(n592744), .C0(n618272), .B0(n592755), .A0(\address[5] ), .F0(n618275), 
    .F1(n613774));
  SLICE_352 SLICE_352( .D0(n607784), .C0(n590717), .B0(\address[9] ), 
    .A0(\address[8] ), .F0(n618266));
  SLICE_353 SLICE_353( .D1(n590720), .C1(n590719), .B1(n618266), 
    .A1(\address[9] ), .D0(\address[5] ), .C0(\address[6] ), .B0(\address[7] ), 
    .A0(n594572), .F0(n590719), .F1(n590792));
  SLICE_354 SLICE_354( .D1(n618254), .C1(n591064), .B1(\address[7] ), 
    .A1(n601276), .D0(n607565), .C0(\address[5] ), .B0(n66), .A0(n590937), 
    .F0(n591064), .F1(n613783));
  SLICE_355 SLICE_355( .D1(\address[7] ), .C1(\address[6] ), .B1(n592034), 
    .A1(n604915), .D0(n590840), .C0(\address[6] ), .B0(n590836), 
    .A0(\address[7] ), .F0(n618254), .F1(n617354));
  SLICE_356 SLICE_356( .C1(\address[3] ), .B1(\address[2] ), .A1(\address[0] ), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n591716), .F1(n607834));
  SLICE_357 SLICE_357( .D1(\address[5] ), .C1(n591807), .A1(n591808), 
    .D0(\address[3] ), .C0(n591716), .B0(\address[4] ), .A0(n22), .F0(n591807), 
    .F1(n613764));
  SLICE_358 SLICE_358( .D1(\address[7] ), .C1(n591033), .B1(n617030), 
    .A1(n597614), .D0(\address[4] ), .C0(n591001), .B0(\address[5] ), 
    .A0(n592590), .F0(n591033), .F1(n613528));
  SLICE_359 SLICE_359( .D0(n590950), .C0(n590949), .B0(\address[7] ), 
    .A0(\address[6] ), .F0(n617030));
  SLICE_360 SLICE_360( .D1(\address[7] ), .C1(n608096), .B1(\address[8] ), 
    .A1(n592149), .C0(n604685), .B0(\address[6] ), .A0(\address[7] ), 
    .F0(n608096), .F1(n590759));
  SLICE_362 SLICE_362( .D1(n592451), .C1(n592446), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), 
    .A0(\address[3] ), .F0(n592446), .F1(n617024));
  SLICE_364 SLICE_364( .D1(\address[4] ), .C1(n592719), .B1(n592718), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n592719), .F1(n618248));
  SLICE_365 SLICE_365( .D1(\address[6] ), .C1(n613785), .B1(\address[7] ), 
    .A1(n613784), .D0(\address[5] ), .C0(n618248), .B0(n592720), .A0(n592721), 
    .F0(n613785), .F1(n616964));
  SLICE_366 SLICE_366( .D1(\address[7] ), .C1(n614064), .B1(n614063), 
    .A1(\address[6] ), .C0(n592726), .B0(\address[5] ), .A0(n592727), 
    .F0(n614064), .F1(n617018));
  SLICE_367 SLICE_367( .D1(n617018), .C1(n613409), .B1(\address[7] ), 
    .A1(n613410), .D0(\address[5] ), .C0(n597918), .A0(n593384), .F0(n613409), 
    .F1(n617021));
  SLICE_368 SLICE_368( .D1(n607823), .C1(\address[7] ), .B1(n591979), 
    .A1(\address[6] ), .C0(n591765), .B0(n591391), .A0(\address[5] ), 
    .F0(n591979), .F1(n618242));
  SLICE_369 SLICE_369( .D1(\address[7] ), .C1(n613736), .B1(n618242), 
    .A1(n613737), .C0(n591550), .B0(n593105), .A0(\address[5] ), .F0(n613736), 
    .F1(n613788));
  SLICE_370 SLICE_370( .D1(n591085), .C1(n597635), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(\address[4] ), .B0(n595078), 
    .A0(n592590), .F0(n597635), .F1(n618236));
  SLICE_371 SLICE_371( .D1(n591086), .C1(n591087), .B1(n618236), 
    .A1(\address[7] ), .D0(n61_adj_323), .C0(\address[5] ), .B0(n595078), 
    .A0(\address[4] ), .F0(n591087), .F1(n613792));
  SLICE_372 SLICE_372( .D1(n590720), .C1(n607788), .B1(\address[9] ), 
    .A1(\address[8] ), .D0(\address[8] ), .C0(n607784), .B0(n607864), 
    .A0(n604512), .F0(n607788), .F1(n590533));
  SLICE_374 SLICE_374( .D1(\address[6] ), .C1(n614401), .B1(\address[5] ), 
    .A1(n614066), .D0(n52), .C0(\address[4] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n614401), .F1(n617012));
  SLICE_375 SLICE_375( .D1(n617012), .C1(n614322), .B1(\address[6] ), 
    .A1(n613407), .D0(n29), .C0(\address[4] ), .A0(\address[3] ), .F0(n614322), 
    .F1(n617015));
  SLICE_376 SLICE_376( .D1(n613494), .C1(n613493), .B1(\address[6] ), 
    .A1(\address[5] ), .D0(\address[4] ), .C0(\address[2] ), .B0(\address[3] ), 
    .A0(\address[1] ), .F0(n613493), .F1(n617006));
  SLICE_377 SLICE_377( .D1(\address[7] ), .C1(n617009), .A1(n618299), 
    .D0(\address[6] ), .C0(n613490), .B0(n617006), .A0(n613491), .F0(n617009), 
    .F1(n613692));
  SLICE_378 SLICE_378( .D0(\address[7] ), .C0(n591095), .B0(\address[6] ), 
    .A0(n591096), .F0(n618224));
  SLICE_379 SLICE_379( .D1(\address[7] ), .C1(n608083), .B1(n618224), 
    .A1(n591097), .D0(\address[4] ), .C0(n596205), .B0(n607864), 
    .A0(\address[5] ), .F0(n608083), .F1(n613795));
  SLICE_380 SLICE_380( .D1(\address[4] ), .C1(n592461), .A1(n592451), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n592451), .F1(n593176));
  SLICE_381 SLICE_381( .D1(n613199), .C1(n613200), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(n592440), .C0(n593176), .B0(\address[4] ), 
    .A0(\address[5] ), .F0(n613200), .F1(n618056));
  SLICE_382 SLICE_382( .D0(\address[5] ), .C0(n617918), .B0(n592445), 
    .A0(n592430), .F0(n617921));
  SLICE_383 SLICE_383( .D1(n592996), .C1(n592848), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n592848), .F1(n617918));
  SLICE_384 SLICE_384( .D1(\address[6] ), .C1(n614073), .B1(n614072), 
    .A1(\address[7] ), .C0(n593265), .B0(\address[5] ), .A0(n592554), 
    .F0(n614073), .F1(n617000));
  SLICE_385 SLICE_385( .D1(\address[7] ), .C1(n613401), .B1(n616991), 
    .A1(n617000), .D0(n610524), .C0(n616988), .B0(\address[5] ), .A0(n592570), 
    .F0(n616991), .F1(n617003));
  SLICE_386 SLICE_386( .D0(\address[6] ), .C0(n604941), .B0(n593192), 
    .A0(n618218), .F0(n613207));
  SLICE_387 SLICE_387( .D1(\address[6] ), .C1(n593191), .B1(\address[5] ), 
    .A1(n592741), .D0(n592746), .B0(n592721), .A0(\address[4] ), .F0(n593191), 
    .F1(n618218));
  SLICE_388 SLICE_388( .D1(\address[6] ), .C1(n607668), .B1(n618212), 
    .A1(n62_adj_325), .D0(\address[4] ), .C0(n29), .B0(n61_adj_323), 
    .A0(\address[3] ), .F0(n607668), .F1(n618215));
  sine_gen_SLICE_389 \sine_gen.SLICE_389 ( .D1(\address[6] ), 
    .C1(\sine_gen.n597886 ), .B1(n604410), .A1(\address[5] ), .D0(n29), 
    .C0(\address[2] ), .B0(\address[4] ), .A0(\address[3] ), 
    .F0(\sine_gen.n597886 ), .F1(n618212));
  SLICE_390 SLICE_390( .D1(\address[5] ), .C1(n62_adj_306), .B1(n591583), 
    .A1(\address[6] ), .D0(n61_adj_307), .C0(\address[4] ), .B0(n595170), 
    .F0(n62_adj_306), .F1(n618206));
  SLICE_391 SLICE_391( .D1(n618206), .C1(n591581), .B1(n591774), 
    .A1(\address[6] ), .D0(n30_adj_291), .C0(\address[4] ), .A0(n596148), 
    .F0(n591774), .F1(n618209));
  SLICE_392 SLICE_392( .D1(\address[7] ), .C1(n597645), .B1(n607561), 
    .A1(\address[6] ), .D0(\address[6] ), .C0(\address[5] ), .B0(n607587), 
    .A0(n607864), .F0(n597645), .F1(n607805));
  SLICE_394 SLICE_394( .D1(n592558), .C1(n591615), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), 
    .A0(\address[2] ), .F0(n591615), .F1(n616988));
  SLICE_396 SLICE_396( .D1(\address[1] ), .C1(n592501), .B1(\address[2] ), 
    .A1(n601400), .D0(\address[2] ), .C0(n52), .B0(\address[4] ), 
    .A0(n15_adj_272), .F0(n592501), .F1(n593693));
  SLICE_398 SLICE_398( .D1(\address[5] ), .C1(n592488), .B1(n592487), 
    .A1(\address[4] ), .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), 
    .A0(\address[1] ), .F0(n592488), .F1(n618200));
  SLICE_399 SLICE_399( .D1(\address[6] ), .C1(n618203), .A1(n616667), 
    .D0(n592490), .C0(n618200), .B0(n596081), .A0(\address[5] ), .F0(n618203), 
    .F1(n593740));
  SLICE_400 SLICE_400( .D1(n594465), .C1(n618188), .B1(\address[6] ), 
    .A1(n590926), .D0(\address[5] ), .C0(n591000), .B0(\address[6] ), 
    .A0(n601212), .F0(n618188), .F1(n618191));
  SLICE_402 SLICE_402( .D1(\address[6] ), .C1(n591076), .B1(\address[7] ), 
    .A1(n591077), .D0(n592583), .C0(n62_adj_325), .B0(\address[5] ), 
    .A0(\address[4] ), .F0(n591076), .F1(n618182));
  SLICE_403 SLICE_403( .D1(n607759), .C1(n591079), .B1(n618182), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(\address[4] ), .B0(n596205), 
    .A0(n592590), .F0(n591079), .F1(n613219));
  SLICE_404 SLICE_404( .D0(\address[7] ), .C0(n614399), .B0(\address[6] ), 
    .A0(n614075), .F0(n616982));
  SLICE_405 SLICE_405( .D1(n613395), .C1(n613394), .B1(\address[7] ), 
    .A1(n616982), .D0(n607670), .C0(n593275), .A0(\address[5] ), .F0(n613394), 
    .F1(n616985));
  SLICE_406 SLICE_406( .D1(n613131), .C1(\address[9] ), .B1(n613130), 
    .A1(\address[8] ), .D0(\address[7] ), .B0(n597660), .A0(n591205), 
    .F0(n613131), .F1(n616976));
  SLICE_407 SLICE_407( .D0(n616976), .C0(n613133), .B0(\address[9] ), 
    .A0(n613134), .F0(n616979));
  SLICE_408 SLICE_408( .D1(\address[2] ), .C1(\address[1] ), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[4] ), 
    .A0(\address[3] ), .F0(n591001), .F1(n613445));
  SLICE_410 SLICE_410( .D1(n618176), .C1(n607766), .B1(\address[6] ), 
    .A1(n607565), .D0(\address[4] ), .C0(n591420), .B0(n596223), 
    .A0(\address[0] ), .F0(n607766), .F1(n618179));
  sine_gen_SLICE_411 \sine_gen.SLICE_411 ( .D1(\address[3] ), 
    .C1(\address[6] ), .B1(\address[5] ), .A1(\address[4] ), .D0(n601212), 
    .C0(n607920), .B0(\address[6] ), .A0(\address[5] ), .F0(n618176), 
    .F1(n607932));
  SLICE_412 SLICE_412( .D0(n613427), .C0(n613428), .B0(\address[7] ), 
    .A0(\address[6] ), .F0(n616970));
  SLICE_413 SLICE_413( .D1(\address[7] ), .C1(n616970), .B1(n613673), 
    .A1(n613674), .D0(\address[5] ), .C0(n593291), .B0(n612697), 
    .A0(\address[3] ), .F0(n613673), .F1(n616973));
  SLICE_414 SLICE_414( .D0(\address[7] ), .C0(n591974), .B0(\address[6] ), 
    .A0(n591415), .F0(n618170));
  SLICE_415 SLICE_415( .D1(\address[8] ), .C1(n613809), .B1(n617441), 
    .A1(\address[9] ), .D0(n618170), .C0(n591975), .B0(\address[7] ), 
    .A0(n591551), .F0(n613809), .F1(n617486));
  SLICE_416 SLICE_416( .D1(\address[6] ), .C1(n613694), .B1(n613695), 
    .A1(\address[7] ), .D0(n591417), .C0(n591544), .B0(\address[5] ), 
    .F0(n613694), .F1(n618164));
  SLICE_417 SLICE_417( .D0(n613716), .C0(n613715), .B0(\address[7] ), 
    .A0(n618164), .F0(n613812));
  SLICE_418 SLICE_418( .D1(n613220), .C1(n617510), .B1(\address[9] ), 
    .A1(n613221), .D0(n607649), .C0(n591123), .B0(\address[7] ), 
    .A0(\address[6] ), .F0(n613220), .F1(n613485));
  sine_gen_SLICE_419 \sine_gen.SLICE_419 ( .D1(\address[6] ), .C1(n126), 
    .B1(n126_adj_248), .D0(n601276), .C0(\address[1] ), .B0(n603546), 
    .A0(\address[0] ), .F0(n126_adj_248), .F1(n591123));
  SLICE_421 SLICE_421( .D1(\address[7] ), .C1(n613778), .B1(n616964), 
    .A1(n613779), .D0(n592730), .C0(n597874), .A0(\address[5] ), .F0(n613778), 
    .F1(n616967));
  SLICE_422 SLICE_422( .D1(\address[6] ), .C1(n591960), .B1(n597743), 
    .A1(\address[7] ), .D0(n591438), .C0(n595059), .B0(\address[4] ), 
    .A0(\address[5] ), .F0(n591960), .F1(n618158));
  SLICE_423 SLICE_423( .D1(n613830), .C1(\address[8] ), .B1(n617465), 
    .A1(\address[9] ), .D0(n613620), .C0(n613619), .B0(\address[7] ), 
    .A0(n618158), .F0(n613830), .F1(n618128));
  SLICE_424 SLICE_424( .D0(\address[7] ), .C0(n591953), .B0(\address[6] ), 
    .A0(n607821), .F0(n618152));
  SLICE_425 SLICE_425( .D1(\address[7] ), .C1(n613617), .B1(n613616), 
    .A1(n618152), .D0(\address[5] ), .C0(n61), .B0(\address[4] ), .A0(n591529), 
    .F0(n613617), .F1(n613833));
  SLICE_426 SLICE_426( .D0(\address[10] ), .C0(n613383), .B0(n616955), 
    .A0(\address[11] ), .F0(n616958));
  SLICE_427 SLICE_427( .D1(n613368), .C1(n616949), .B1(n616958), 
    .A1(\address[11] ), .D0(n616946), .C0(n616889), .B0(\address[9] ), 
    .A0(n613320), .F0(n616949), .F1(n592417));
  SLICE_428 SLICE_428( .D0(\address[6] ), .C0(n613611), .B0(\address[7] ), 
    .A0(n613610), .F0(n618146));
  SLICE_429 SLICE_429( .D1(\address[9] ), .C1(n613839), .B1(n613838), 
    .A1(\address[8] ), .D0(\address[7] ), .C0(n608123), .B0(n618146), 
    .A0(n591948), .F0(n613839), .F1(n616586));
  SLICE_430 SLICE_430( .D1(\address[7] ), .C1(\address[6] ), .B1(n607868), 
    .A1(n607615), .C0(\address[5] ), .B0(\address[3] ), .A0(\address[4] ), 
    .F0(n607615), .F1(n590737));
  SLICE_431 SLICE_431( .D1(\address[6] ), .C1(\address[5] ), .B1(n594527), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[4] ), .A0(\address[1] ), 
    .F0(n594527), .F1(n607868));
  SLICE_432 SLICE_432( .D1(\address[9] ), .C1(n613350), .B1(n616919), 
    .A1(\address[8] ), .D0(n617123), .C0(n592240), .A0(\address[7] ), 
    .F0(n613350), .F1(n616952));
  SLICE_433 SLICE_433( .D1(\address[9] ), .C1(n614320), .B1(n616952), 
    .A1(n613347), .D0(\address[7] ), .C0(n612630), .B0(n612668), .F0(n614320), 
    .F1(n616955));
  SLICE_434 SLICE_434( .D1(\address[6] ), .C1(n613608), .B1(\address[7] ), 
    .A1(n591037), .D0(n592583), .C0(\address[4] ), .B0(n62), .A0(\address[5] ), 
    .F0(n613608), .F1(n618140));
  SLICE_435 SLICE_435( .D1(n591939), .C1(n591096), .B1(n618140), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(\address[4] ), .B0(n592583), 
    .F0(n591096), .F1(n618143));
  SLICE_436 SLICE_436( .D1(\address[6] ), .C1(n591930), .B1(\address[7] ), 
    .A1(n590840), .C0(n607920), .B0(\address[5] ), .A0(n590962), .F0(n591930), 
    .F1(n618134));
  SLICE_437 SLICE_437( .D1(\address[9] ), .C1(n618137), .B1(n617483), 
    .A1(\address[8] ), .D0(n591931), .C0(n618134), .B0(n63_adj_324), 
    .A0(\address[7] ), .F0(n618137), .F1(n618518));
  SLICE_438 SLICE_438( .D1(n613322), .C1(\address[8] ), .B1(n613323), 
    .A1(\address[9] ), .D0(n617816), .C0(n613940), .B0(\address[7] ), 
    .A0(n613941), .F0(n613323), .F1(n616946));
  SLICE_441 SLICE_441( .D1(n613812), .C1(n617447), .B1(\address[9] ), 
    .A1(n618128), .D0(\address[7] ), .C0(n591973), .B0(n591414), .A0(n617444), 
    .F0(n617447), .F1(n613848));
  SLICE_442 SLICE_442( .D1(n603838), .C1(n66), .B1(\address[2] ), .A1(n53), 
    .D0(\address[1] ), .B0(\address[0] ), .F0(n66), .F1(n597864));
  SLICE_443 SLICE_443( .D1(\address[2] ), .C1(n53), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[2] ), .C0(\address[1] ), .A0(\address[0] ), 
    .F0(n53), .F1(n612678));
  SLICE_444 SLICE_444( .D0(n592763), .C0(n593361), .B0(\address[5] ), 
    .A0(\address[6] ), .F0(n616940));
  SLICE_445 SLICE_445( .D1(n612981), .C1(n616940), .B1(\address[6] ), 
    .A1(n612980), .D0(n592753), .B0(\address[4] ), .A0(n592755), .F0(n612980), 
    .F1(n616943));
  SLICE_446 SLICE_446( .D1(n594572), .C1(n591487), .B1(\address[6] ), 
    .A1(n618122), .C0(\address[4] ), .A0(n596205), .F0(n591487), .F1(n618125));
  SLICE_447 SLICE_447( .D1(\address[5] ), .C1(\address[6] ), .B1(n593034), 
    .A1(n592476), .D0(n591482), .C0(\address[6] ), .B0(n590937), 
    .A0(\address[5] ), .F0(n618122), .F1(n617696));
  SLICE_448 SLICE_448( .D1(\address[7] ), .C1(n613341), .B1(n616913), 
    .A1(\address[8] ), .C0(n593633), .B0(\address[6] ), .A0(n617795), 
    .F0(n613341), .F1(n618116));
  SLICE_449 SLICE_449( .D1(n613659), .C1(n617285), .B1(\address[8] ), 
    .A1(n618116), .D0(n617282), .C0(n613646), .B0(\address[6] ), .A0(n613647), 
    .F0(n617285), .F1(n613869));
  SLICE_450 SLICE_450( .D1(\address[4] ), .C1(n592784), .A1(\address[1] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n592784), .F1(n593224));
  SLICE_452 SLICE_452( .D0(\address[7] ), .C0(n591867), .B0(\address[6] ), 
    .A0(n591868), .F0(n618104));
  SLICE_453 SLICE_453( .D1(\address[7] ), .C1(n591869), .B1(n591392), 
    .A1(n618104), .D0(n608004), .C0(n591394), .A0(\address[5] ), .F0(n591869), 
    .F1(n618107));
  SLICE_454 SLICE_454( .D1(n607834), .C1(n592790), .B1(\address[1] ), 
    .A1(\address[4] ), .D0(\address[2] ), .C0(\address[1] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n592790), .F1(n593221));
  SLICE_456 SLICE_456( .D1(n607607), .C1(n591957), .B1(\address[6] ), 
    .A1(\address[4] ), .D0(\address[5] ), .C0(n592583), .B0(\address[4] ), 
    .A0(\address[3] ), .F0(n591957), .F1(n592169));
  SLICE_458 SLICE_458( .D1(n591408), .C1(n591874), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(n591406), .C0(n591407), .B0(\address[5] ), 
    .F0(n591874), .F1(n618098));
  SLICE_459 SLICE_459( .D0(n591411), .C0(n618098), .B0(\address[7] ), 
    .A0(n591875), .F0(n618101));
  SLICE_460 SLICE_460( .D1(\address[5] ), .C1(n597911), .B1(\address[6] ), 
    .A1(n614535), .C0(n592782), .B0(\address[4] ), .A0(n592777), .F0(n597911), 
    .F1(n616934));
  SLICE_461 SLICE_461( .D1(n614533), .C1(n593350), .B1(n616934), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(n592782), .A0(n592776), 
    .F0(n593350), .F1(n616937));
  SLICE_462 SLICE_462( .D1(\address[10] ), .C1(n613872), .B1(\address[9] ), 
    .A1(n617519), .D0(\address[8] ), .C0(n617309), .A0(n613333), .F0(n613872), 
    .F1(n618092));
  SLICE_463 SLICE_463( .D1(\address[10] ), .C1(n613868), .B1(n613869), 
    .A1(n618092), .C0(n617279), .B0(\address[8] ), .A0(n593903), .F0(n613868), 
    .F1(n613887));
  SLICE_464 SLICE_464( .D1(\address[7] ), .C1(n591876), .B1(n591414), 
    .A1(n618086), .C0(n591407), .B0(\address[5] ), .A0(n591387), .F0(n591876), 
    .F1(n618089));
  SLICE_465 SLICE_465( .D0(n591411), .C0(n591408), .B0(\address[7] ), 
    .A0(\address[6] ), .F0(n618086));
  SLICE_466 SLICE_466( .D0(\address[10] ), .C0(n613884), .B0(\address[9] ), 
    .A0(n613883), .F0(n618080));
  SLICE_467 SLICE_467( .D1(\address[10] ), .C1(n617525), .B1(n613881), 
    .A1(n618080), .D0(n617522), .C0(n613268), .B0(\address[8] ), .A0(n614409), 
    .F0(n617525), .F1(n613890));
  SLICE_468 SLICE_468( .D1(\address[7] ), .C1(n591451), .B1(n597757), 
    .A1(\address[6] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), 
    .A0(\address[4] ), .F0(n591451), .F1(n616928));
  SLICE_469 SLICE_469( .D0(n614411), .C0(n613895), .B0(\address[7] ), 
    .A0(n616928), .F0(n616931));
  SLICE_470 SLICE_470( .D1(n592351), .C1(n592350), .B1(\address[9] ), 
    .A1(\address[10] ), .C0(n592280), .B0(n592281), .A0(\address[8] ), 
    .F0(n592350), .F1(n618074));
  SLICE_471 SLICE_471( .D1(n592353), .C1(n614129), .B1(\address[10] ), 
    .A1(n618074), .D0(\address[8] ), .C0(n592149), .B0(n607962), 
    .A0(\address[7] ), .F0(n614129), .F1(n618077));
  SLICE_472 SLICE_472( .D1(\address[4] ), .C1(n614487), .B1(n596148), 
    .D0(n14_adj_305), .C0(\address[2] ), .B0(n614495), .A0(\address[3] ), 
    .F0(n614487), .F1(n614356));
  SLICE_473 SLICE_473( .D1(\address[4] ), .C1(n14_adj_305), .A1(\address[3] ), 
    .C0(\address[1] ), .B0(\address[0] ), .A0(\address[2] ), .F0(n14_adj_305), 
    .F1(n62));
  SLICE_474 SLICE_474( .D0(\address[7] ), .C0(n613999), .B0(\address[6] ), 
    .A0(n591885), .F0(n618068));
  SLICE_475 SLICE_475( .D1(n618068), .C1(n591887), .B1(n607815), 
    .A1(\address[7] ), .D0(n595035), .C0(n591437), .B0(\address[5] ), 
    .F0(n591887), .F1(n618071));
  SLICE_476 SLICE_476( .D1(\address[3] ), .C1(n593293), .B1(\address[5] ), 
    .A1(n607673), .D0(\address[4] ), .C0(n22), .B0(n15), .A0(\address[3] ), 
    .F0(n593293), .F1(n613434));
  SLICE_478 SLICE_478( .D1(n600978), .C1(n22), .B1(\address[6] ), 
    .A1(\address[3] ), .D0(\address[5] ), .C0(\address[4] ), .B0(\address[3] ), 
    .A0(n29), .F0(n600978), .F1(n612630));
  SLICE_480 SLICE_480( .D1(\address[3] ), .C1(n592591), .B1(n22), 
    .A1(\address[4] ), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n592591), .F1(n607678));
  SLICE_482 SLICE_482( .D1(n592778), .C1(n592779), .B1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592779), .F1(n593213));
  SLICE_483 SLICE_483( .D1(\address[6] ), .C1(n613665), .B1(n617303), 
    .A1(\address[7] ), .D0(\address[4] ), .C0(n593213), .B0(n592780), 
    .A0(\address[5] ), .F0(n613665), .F1(n617324));
  SLICE_484 SLICE_484( .D1(\address[6] ), .C1(n590677), .B1(\address[5] ), 
    .A1(n595078), .D0(\address[1] ), .C0(\address[5] ), .A0(n604410), 
    .F0(n590677), .F1(n592152));
  SLICE_486 SLICE_486( .D1(\address[6] ), .C1(n590845), .B1(n62), 
    .A1(\address[5] ), .D0(n604410), .C0(\address[1] ), .B0(\address[5] ), 
    .A0(\address[0] ), .F0(n590845), .F1(n592153));
  SLICE_489 SLICE_489( .D1(n592442), .C1(n593525), .B1(n618056), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n592436), .A0(n592708), 
    .F0(n593525), .F1(n613905));
  SLICE_490 SLICE_490( .D1(n591654), .C1(n597759), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n591394), .A0(n591388), 
    .F0(n597759), .F1(n616922));
  SLICE_491 SLICE_491( .D1(\address[9] ), .C1(n616925), .B1(n613353), 
    .A1(n617714), .D0(n617891), .C0(n616922), .B0(\address[7] ), .A0(n592071), 
    .F0(n616925), .F1(n613383));
  SLICE_492 SLICE_492( .D0(\address[7] ), .C0(n613188), .B0(\address[6] ), 
    .A0(n613187), .F0(n618050));
  SLICE_493 SLICE_493( .D1(\address[7] ), .C1(n593519), .B1(n618050), 
    .A1(n592707), .D0(\address[5] ), .C0(n593170), .A0(n592454), .F0(n593519), 
    .F1(n613908));
  SLICE_494 SLICE_494( .D1(\address[6] ), .C1(n613176), .B1(\address[7] ), 
    .A1(n616751), .D0(n592477), .C0(n592476), .A0(\address[5] ), .F0(n613176), 
    .F1(n618044));
  SLICE_495 SLICE_495( .D1(n610273), .C1(n616691), .B1(n618044), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n616688), .B0(n596067), 
    .A0(n596064), .F0(n616691), .F1(n613911));
  SLICE_496 SLICE_496( .D1(\address[6] ), .C1(n592038), .B1(\address[7] ), 
    .A1(n592039), .D0(\address[5] ), .C0(n596223), .B0(n592589), 
    .A0(\address[4] ), .F0(n592038), .F1(n618038));
  SLICE_497 SLICE_497( .C1(n618041), .B1(\address[8] ), .A1(n617183), 
    .D0(n618038), .C0(n592040), .B0(\address[7] ), .A0(n591472), .F0(n618041), 
    .F1(n613008));
  SLICE_498 SLICE_498( .D1(\address[7] ), .C1(n612911), .B1(n612912), 
    .A1(\address[6] ), .D0(n591638), .C0(\address[5] ), .B0(n591634), 
    .F0(n612911), .F1(n616916));
  SLICE_499 SLICE_499( .D1(n616916), .C1(n592079), .B1(n591632), 
    .A1(\address[7] ), .C0(n591834), .B0(\address[5] ), .A0(n591636), 
    .F0(n592079), .F1(n616919));
  SLICE_500 SLICE_500( .D1(\address[3] ), .C1(n591608), .B1(\address[4] ), 
    .A1(n22), .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), 
    .A0(\address[3] ), .F0(n591608), .F1(n591785));
  SLICE_502 SLICE_502( .D1(\address[3] ), .B1(n29), .A1(\address[4] ), 
    .D0(\address[4] ), .C0(\address[3] ), .B0(n591688), .A0(n22), .F0(n591609), 
    .F1(n597685));
  SLICE_503 SLICE_503( .C1(n591688), .B1(n592650), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n591688), .F1(n591858));
  SLICE_504 SLICE_504( .D1(n618026), .C1(\address[7] ), .B1(n614202), 
    .A1(n591495), .D0(n38), .C0(\address[3] ), .B0(\address[5] ), 
    .A0(\address[4] ), .F0(n614202), .F1(n618029));
  SLICE_505 SLICE_505( .D1(\address[7] ), .C1(n614253), .B1(\address[6] ), 
    .A1(n607649), .D0(n596205), .C0(\address[4] ), .A0(\address[5] ), 
    .F0(n614253), .F1(n618026));
  SLICE_506 SLICE_506( .D1(n590962), .C1(n594572), .A1(\address[5] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[4] ), .A0(\address[2] ), 
    .F0(n594572), .F1(n591053));
  SLICE_507 SLICE_507( .D1(\address[6] ), .C1(n597627), .B1(\address[5] ), 
    .A1(n595078), .D0(n594572), .C0(n603546), .B0(\address[4] ), 
    .A0(\address[5] ), .F0(n597627), .F1(n597662));
  SLICE_508 SLICE_508( .D1(\address[8] ), .C1(n127), .B1(\address[7] ), 
    .A1(n594027), .D0(\address[5] ), .C0(n61), .B0(\address[4] ), 
    .A0(\address[6] ), .F0(n127), .F1(n613014));
  SLICE_509 SLICE_509( .C1(n590748), .B1(\address[8] ), .A1(n608088), 
    .D0(n127), .C0(\address[7] ), .B0(\address[6] ), .A0(n4_adj_330), 
    .F0(n590748), .F1(n590786));
  SLICE_510 SLICE_510( .D0(n593319), .C0(n597899), .B0(\address[5] ), 
    .A0(\address[6] ), .F0(n616910));
  SLICE_511 SLICE_511( .D0(\address[6] ), .C0(n593320), .B0(n616910), 
    .A0(n592835), .F0(n616913));
  SLICE_512 SLICE_512( .C1(\address[5] ), .B1(n607718), .A1(n591763), 
    .D0(\address[4] ), .C0(\address[3] ), .B0(\address[2] ), .A0(n22), 
    .F0(n607718), .F1(n607846));
  sine_gen_SLICE_513 \sine_gen.SLICE_513 ( .C1(n22), .B1(\address[3] ), 
    .A1(\address[4] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n22), .F1(n590937));
  SLICE_514 SLICE_514( .D1(\address[6] ), .C1(n617975), .B1(\address[7] ), 
    .A1(n617921), .D0(n592440), .C0(n617972), .B0(\address[5] ), .A0(n592852), 
    .F0(n617975), .F1(n618014));
  SLICE_515 SLICE_515( .D1(n618014), .C1(n597924), .B1(n593579), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n592716), .A0(n592450), 
    .F0(n597924), .F1(n618017));
  SLICE_516 SLICE_516( .D1(\address[1] ), .C1(n593645), .B1(\address[6] ), 
    .A1(\address[0] ), .D0(n607663), .C0(n597900), .B0(\address[5] ), 
    .A0(\address[1] ), .F0(n593645), .F1(n593814));
  SLICE_517 SLICE_517( .C1(n607864), .B1(\address[1] ), .A1(\address[0] ), 
    .D0(\address[2] ), .C0(\address[4] ), .A0(\address[3] ), .F0(n607864), 
    .F1(n597900));
  SLICE_518 SLICE_518( .D1(\address[1] ), .C1(n601212), .B1(\address[0] ), 
    .A1(\address[2] ), .D0(\address[4] ), .C0(\address[3] ), .F0(n601212), 
    .F1(n607920));
  SLICE_519 SLICE_519( .C1(n597754), .B1(\address[6] ), .A1(n590677), .D0(n38), 
    .C0(n601212), .B0(n607920), .A0(\address[5] ), .F0(n597754), .F1(n607694));
  SLICE_520 SLICE_520( .D1(\address[6] ), .C1(n597897), .B1(n613054), 
    .A1(\address[5] ), .C0(\address[4] ), .B0(n592849), .A0(n592430), 
    .F0(n597897), .F1(n616904));
  SLICE_521 SLICE_521( .D1(n617516), .C1(n616907), .B1(n613338), 
    .A1(\address[8] ), .D0(n616904), .C0(n612962), .B0(\address[6] ), 
    .A0(n612963), .F0(n616907), .F1(n617519));
  SLICE_522 SLICE_522( .D1(n605065), .C1(n593646), .B1(\address[1] ), 
    .A1(\address[0] ), .D0(\address[5] ), .C0(\address[1] ), .B0(n592782), 
    .A0(\address[4] ), .F0(n593646), .F1(n593815));
  SLICE_524 SLICE_524( .D0(n590885), .C0(n618008), .B0(\address[7] ), 
    .A0(n590849), .F0(n618011));
  sine_gen_SLICE_525 \sine_gen.SLICE_525 ( .D1(\address[7] ), .C1(n594500), 
    .B1(n126), .A1(\address[6] ), .D0(n595078), .B0(\address[5] ), 
    .F0(n594500), .F1(n618008));
  SLICE_526 SLICE_526( .D1(n592450), .C1(n593022), .B1(\address[5] ), 
    .A1(\address[6] ), .C0(\address[4] ), .B0(n592451), .A0(n592439), 
    .F0(n593022), .F1(n618002));
  SLICE_527 SLICE_527( .D0(n592443), .C0(n618002), .B0(\address[6] ), 
    .A0(n592431), .F0(n613954));
  SLICE_528 SLICE_528( .D1(n593474), .C1(n617996), .B1(n618509), 
    .A1(\address[7] ), .D0(\address[6] ), .C0(n614022), .B0(\address[7] ), 
    .A0(n617591), .F0(n617996), .F1(n613278));
  SLICE_530 SLICE_530( .D1(\address[6] ), .C1(n612642), .B1(\address[5] ), 
    .A1(n14_adj_271), .D0(\address[2] ), .C0(\address[3] ), .B0(n53), 
    .A0(\address[4] ), .F0(n612642), .F1(n616898));
  SLICE_531 SLICE_531( .D1(n616898), .C1(n597894), .B1(\address[6] ), 
    .A1(n592684), .D0(n53), .B0(\address[4] ), .A0(n592490), .F0(n597894), 
    .F1(n616901));
  SLICE_532 SLICE_532( .D1(n592535), .C1(n617990), .B1(\address[6] ), 
    .A1(n592534), .D0(\address[6] ), .C0(n593053), .B0(\address[5] ), 
    .A0(n592532), .F0(n617990), .F1(n617993));
  SLICE_534 SLICE_534( .D1(\address[5] ), .C1(n592547), .B1(\address[4] ), 
    .A1(n592546), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n592547), .F1(n617984));
  SLICE_535 SLICE_535( .D1(\address[7] ), .C1(n613974), .B1(\address[6] ), 
    .A1(n613973), .D0(\address[5] ), .C0(n617984), .B0(n596148), .A0(n592548), 
    .F0(n613974), .F1(n616850));
  SLICE_536 SLICE_536( .D0(\address[7] ), .C0(n613935), .B0(\address[6] ), 
    .A0(n613934), .F0(n616892));
  SLICE_537 SLICE_537( .D1(\address[7] ), .C1(n608127), .B1(n616892), 
    .A1(n592098), .D0(n591591), .C0(n608058), .A0(\address[5] ), .F0(n608127), 
    .F1(n616895));
  SLICE_538 SLICE_538( .D1(\address[2] ), .C1(n614235), .B1(\address[4] ), 
    .A1(n604268), .D0(\address[1] ), .C0(\address[0] ), .A0(\address[3] ), 
    .F0(n614235), .F1(n592516));
  sine_gen_SLICE_539 \sine_gen.SLICE_539 ( .D1(n604410), .C1(\address[1] ), 
    .B1(n601408), .A1(\address[0] ), .D0(\address[2] ), .C0(\address[0] ), 
    .B0(\address[1] ), .A0(\address[3] ), .F0(n604268), .F1(n608030));
  SLICE_540 SLICE_540( .D1(n592590), .C1(n617978), .B1(n592591), 
    .A1(\address[5] ), .D0(n592588), .C0(\address[5] ), .B0(n592589), 
    .A0(\address[4] ), .F0(n617978), .F1(n613989));
  SLICE_542 SLICE_542( .D1(\address[5] ), .C1(n14_adj_328), .B1(\address[4] ), 
    .A1(n592475), .C0(n604185), .B0(n15_adj_272), .A0(\address[5] ), 
    .F0(n14_adj_328), .F1(n20));
  SLICE_544 SLICE_544( .D1(\address[4] ), .C1(n590939), .B1(\address[3] ), 
    .A1(\address[5] ), .D0(n596223), .C0(n61_adj_323), .A0(\address[4] ), 
    .F0(n590939), .F1(n590949));
  SLICE_546 SLICE_546( .D1(\address[5] ), .C1(n614515), .B1(\address[4] ), 
    .A1(n592994), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n614515), .F1(n617972));
  sine_gen_SLICE_549 \sine_gen.SLICE_549 ( .D1(\address[7] ), 
    .C1(\sine_gen.n598118 ), .B1(n592227), .D0(n590852), .C0(n594441), 
    .B0(\address[6] ), .A0(\address[5] ), .F0(\sine_gen.n598118 ), 
    .F1(\sine_gen.n595922 ));
  SLICE_550 SLICE_550( .C1(\address[4] ), .B1(n61), .A1(n592589), .D0(n607587), 
    .C0(\address[5] ), .B0(n592589), .A0(\address[4] ), .F0(n597614), 
    .F1(n591661));
  SLICE_551 SLICE_551( .D1(\address[6] ), .C1(n607587), .B1(\address[5] ), 
    .A1(n607563), .D0(\address[4] ), .B0(\address[0] ), .A0(n591420), 
    .F0(n607587), .F1(n607699));
  SLICE_552 SLICE_552( .D1(\address[7] ), .C1(n613986), .B1(n613985), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n593072), .A0(n607916), 
    .F0(n613986), .F1(n617960));
  SLICE_553 SLICE_553( .D1(n613988), .C1(\address[7] ), .B1(n613989), 
    .A1(n617960), .D0(\address[5] ), .C0(n607678), .A0(n591808), .F0(n613988), 
    .F1(n613290));
  SLICE_554 SLICE_554( .D1(\address[6] ), .C1(n613980), .B1(\address[7] ), 
    .A1(n613979), .C0(n593062), .B0(n591856), .A0(\address[5] ), .F0(n613980), 
    .F1(n617954));
  SLICE_555 SLICE_555( .D0(n617954), .C0(n613982), .B0(\address[7] ), 
    .A0(n613983), .F0(n613293));
  SLICE_556 SLICE_556( .D1(\address[6] ), .C1(n593085), .B1(\address[5] ), 
    .A1(n593086), .C0(\address[3] ), .B0(n22), .A0(\address[4] ), .F0(n593085), 
    .F1(n617948));
  SLICE_557 SLICE_557( .D1(\address[6] ), .C1(n593087), .B1(n594572), 
    .A1(n617948), .D0(\address[3] ), .C0(\address[4] ), .B0(n596205), .A0(n29), 
    .F0(n593087), .F1(n617951));
  SLICE_558 SLICE_558( .D1(\address[4] ), .C1(n597870), .B1(\address[5] ), 
    .A1(n592430), .D0(n596067), .B0(n592446), .A0(\address[4] ), .F0(n597870), 
    .F1(n613190));
  SLICE_560 SLICE_560( .D1(\address[7] ), .C1(n597763), .B1(n591569), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n597731), .A0(n595165), 
    .F0(n597763), .F1(n616886));
  SLICE_561 SLICE_561( .D1(n616886), .C1(n592110), .B1(n597765), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n591864), .A0(n597733), 
    .F0(n592110), .F1(n616889));
  SLICE_562 SLICE_562( .D1(\address[4] ), .C1(n61_adj_323), .A1(\address[5] ), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n61_adj_323), .F1(n590592));
  SLICE_564 SLICE_564( .D1(n593088), .C1(\address[5] ), .B1(n593089), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(\address[3] ), .A0(n29), 
    .F0(n593089), .F1(n617942));
  SLICE_565 SLICE_565( .D1(n62_adj_325), .C1(n593090), .B1(n617942), 
    .A1(\address[6] ), .D0(n592589), .C0(n66), .B0(\address[4] ), .A0(n603546), 
    .F0(n593090), .F1(n617945));
  SLICE_566 SLICE_566( .D1(\address[7] ), .C1(n613971), .B1(n613970), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n593054), .A0(n592536), 
    .F0(n613971), .F1(n617936));
  SLICE_567 SLICE_567( .D1(n610275), .C1(n610274), .B1(\address[7] ), 
    .A1(n617936), .C0(n593056), .B0(n592542), .A0(\address[5] ), .F0(n610274), 
    .F1(n613296));
  SLICE_568 SLICE_568( .D1(\address[11] ), .C1(n613308), .B1(\address[10] ), 
    .A1(n616865), .D0(\address[9] ), .C0(n617894), .B0(n616805), .A0(n613275), 
    .F0(n613308), .F1(n616880));
  SLICE_569 SLICE_569( .D1(n613305), .C1(n616859), .B1(\address[11] ), 
    .A1(n616880), .D0(n613905), .C0(n613904), .B0(n616856), .A0(\address[9] ), 
    .F0(n616859), .F1(n616883));
  SLICE_570 SLICE_570( .D1(n614248), .C1(\address[6] ), .B1(n592538), 
    .A1(\address[5] ), .D0(n592537), .A0(\address[4] ), .F0(n614248), 
    .F1(n617930));
  SLICE_571 SLICE_571( .D0(\address[6] ), .C0(n593136), .B0(n617930), 
    .A0(n592535), .F0(n617933));
  SLICE_572 SLICE_572( .D0(n613961), .C0(n613962), .B0(\address[6] ), 
    .A0(\address[7] ), .F0(n617924));
  SLICE_573 SLICE_573( .D1(n617924), .C1(n617579), .B1(n613965), 
    .A1(\address[7] ), .D0(n617576), .C0(n592508), .B0(n592522), 
    .A0(\address[5] ), .F0(n617579), .F1(n613299));
  SLICE_574 SLICE_574( .D1(\address[7] ), .C1(n590707), .B1(n590591), 
    .A1(\address[8] ), .D0(\address[5] ), .C0(\address[4] ), .B0(\address[6] ), 
    .A0(n61_adj_323), .F0(n590707), .F1(n618290));
  SLICE_575 SLICE_575( .D1(\address[8] ), .C1(n590708), .B1(n618290), 
    .A1(n608022), .D0(\address[6] ), .C0(n604410), .B0(\address[5] ), 
    .A0(\address[1] ), .F0(n590708), .F1(n590788));
  SLICE_576 SLICE_576( .D1(\address[6] ), .C1(n613956), .B1(\address[7] ), 
    .A1(n613955), .D0(n592494), .C0(n593042), .B0(\address[5] ), .F0(n613956), 
    .F1(n617912));
  SLICE_577 SLICE_577( .D1(\address[7] ), .C1(n614339), .B1(n617912), 
    .A1(n613959), .D0(\address[5] ), .C0(n592497), .A0(n612650), .F0(n614339), 
    .F1(n613302));
  SLICE_578 SLICE_578( .D0(n616853), .C0(n613296), .B0(\address[9] ), 
    .A0(\address[8] ), .F0(n616874));
  SLICE_579 SLICE_579( .D0(n616874), .C0(n616847), .B0(\address[9] ), 
    .A0(n613293), .F0(n616877));
  SLICE_580 SLICE_580( .D1(\address[6] ), .C1(n593097), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), 
    .A0(\address[4] ), .F0(n593097), .F1(n617906));
  SLICE_582 SLICE_582( .D1(\address[8] ), .C1(n612936), .B1(\address[9] ), 
    .A1(n612935), .C0(n618329), .B0(\address[7] ), .A0(n618323), .F0(n612936), 
    .F1(n617900));
  SLICE_583 SLICE_583( .D0(n617561), .C0(n617900), .B0(\address[9] ), 
    .A0(n613911), .F0(n613305));
  SLICE_584 SLICE_584( .D0(n616811), .C0(n613278), .B0(\address[9] ), 
    .A0(\address[8] ), .F0(n617894));
  SLICE_586 SLICE_586( .D1(\address[5] ), .C1(n617888), .B1(n15_adj_317), 
    .A1(n591652), .D0(\address[4] ), .C0(n61_adj_323), .B0(n592589), 
    .A0(\address[5] ), .F0(n617888), .F1(n617891));
  SLICE_588 SLICE_588( .D1(\address[7] ), .C1(n590860), .B1(n607611), 
    .A1(\address[6] ), .D0(\address[5] ), .B0(n594572), .F0(n590860), 
    .F1(n616610));
  SLICE_589 SLICE_589( .D1(n613783), .C1(n616613), .B1(n617684), 
    .A1(\address[9] ), .D0(n590840), .C0(n616610), .B0(\address[7] ), 
    .A0(n590848), .F0(n616613), .F1(n613398));
  SLICE_590 SLICE_590( .D1(\address[6] ), .C1(n593119), .B1(\address[5] ), 
    .A1(n592569), .D0(n592570), .B0(n591608), .A0(\address[4] ), .F0(n593119), 
    .F1(n617882));
  SLICE_591 SLICE_591( .D1(n597850), .C1(n593120), .B1(n617882), 
    .A1(\address[6] ), .D0(n592558), .C0(n15), .B0(\address[4] ), .F0(n593120), 
    .F1(n617885));
  SLICE_592 SLICE_592( .D0(\address[9] ), .C0(n613284), .B0(\address[8] ), 
    .A0(n616823), .F0(n616868));
  SLICE_593 SLICE_593( .D1(n613281), .C1(n616817), .B1(n616868), 
    .A1(\address[9] ), .D0(\address[7] ), .C0(n614016), .B0(n614015), 
    .A0(n616814), .F0(n616817), .F1(n616871));
  SLICE_594 SLICE_594( .D1(\address[6] ), .C1(n590836), .B1(n607611), 
    .A1(\address[7] ), .C0(n594465), .A0(\address[5] ), .F0(n590836), 
    .F1(n618260));
  SLICE_596 SLICE_596( .D0(\address[9] ), .C0(n613290), .B0(\address[8] ), 
    .A0(n616841), .F0(n617876));
  SLICE_597 SLICE_597( .D0(n613287), .C0(n616835), .B0(\address[9] ), 
    .A0(n617876), .F0(n613311));
  SLICE_598 SLICE_598( .D1(n595165), .C1(n593125), .B1(n617870), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(n592562), .A0(n15), .F0(n593125), 
    .F1(n617873));
  SLICE_599 SLICE_599( .D1(n593123), .C1(n593122), .B1(\address[6] ), 
    .A1(\address[5] ), .D0(n592570), .C0(n592562), .A0(\address[4] ), 
    .F0(n593122), .F1(n617870));
  SLICE_600 SLICE_600( .D1(\address[5] ), .C1(n62_adj_325), .B1(\address[6] ), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[4] ), 
    .F0(n62_adj_325), .F1(n608106));
  SLICE_602 SLICE_602( .D1(\address[5] ), .C1(n614519), .B1(n597856), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(n592541), .F0(n614519), 
    .F1(n617864));
  SLICE_603 SLICE_603( .D1(n617933), .C1(n617867), .A1(\address[7] ), 
    .D0(\address[6] ), .C0(n614527), .B0(n593133), .A0(n617864), .F0(n617867), 
    .F1(n613272));
  SLICE_604 SLICE_604( .D1(n617846), .C1(\address[5] ), .B1(n61), .A1(n595059), 
    .D0(n596199), .C0(\address[4] ), .B0(\address[5] ), .A0(n592589), 
    .F0(n617846), .F1(n614053));
  SLICE_606 SLICE_606( .D0(\address[9] ), .C0(\address[8] ), .B0(n613302), 
    .A0(n613301), .F0(n617858));
  SLICE_607 SLICE_607( .D1(\address[10] ), .C1(n613314), .B1(\address[11] ), 
    .A1(n616877), .D0(n617858), .C0(n613298), .B0(n613299), .A0(\address[9] ), 
    .F0(n613314), .F1(n617852));
  SLICE_608 SLICE_608( .D0(n613272), .C0(\address[8] ), .B0(n616799), 
    .A0(\address[9] ), .F0(n616862));
  SLICE_609 SLICE_609( .D0(n616862), .C0(n616727), .B0(\address[9] ), 
    .A0(n613149), .F0(n616865));
  SLICE_611 SLICE_611( .D1(n616883), .C1(n617855), .A1(\address[12] ), 
    .D0(n613311), .C0(n616871), .B0(\address[11] ), .A0(n617852), .F0(n617855), 
    .F1(n613318));
  SLICE_612 SLICE_612( .D1(\address[7] ), .C1(n595742), .B1(n592142), 
    .D0(\address[5] ), .C0(n595518), .B0(n607864), .A0(\address[6] ), 
    .F0(n595742), .F1(\sine_gen.n595879 ));
  sine_gen_SLICE_613 \sine_gen.SLICE_613 ( .D1(n601212), .C1(\address[5] ), 
    .B1(n591482), .A1(n22), .D0(\address[4] ), .C0(\address[3] ), 
    .B0(\address[1] ), .A0(\address[2] ), .F0(n591482), .F1(n595518));
  SLICE_614 SLICE_614( .D1(\address[7] ), .C1(n608129), .B1(\address[6] ), 
    .A1(n592107), .D0(n591564), .C0(n608056), .B0(\address[5] ), .F0(n608129), 
    .F1(n617840));
  SLICE_615 SLICE_615( .D0(n591567), .C0(n617840), .B0(\address[7] ), 
    .A0(n591568), .F0(n613320));
  SLICE_616 SLICE_616( .D0(n613907), .C0(n613908), .B0(\address[9] ), 
    .A0(\address[8] ), .F0(n616856));
  SLICE_618 SLICE_618( .D1(\address[3] ), .C1(n15_adj_298), .B1(\address[4] ), 
    .A1(n22), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), 
    .A0(\address[2] ), .F0(n15_adj_298), .F1(n613490));
  SLICE_620 SLICE_620( .D1(\address[5] ), .C1(n617834), .B1(n592722), 
    .A1(n592719), .D0(n592728), .C0(\address[5] ), .B0(\address[4] ), 
    .A0(n592742), .F0(n617834), .F1(n614061));
  SLICE_622 SLICE_622( .D1(n592744), .C1(n617426), .B1(\address[5] ), 
    .A1(n592719), .D0(\address[5] ), .C0(n592742), .B0(\address[4] ), 
    .A0(n592722), .F0(n617426), .F1(n617429));
  SLICE_624 SLICE_624( .D1(n592439), .C1(n596067), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n596067), .F1(n617828));
  SLICE_625 SLICE_625( .D1(n617627), .C1(n617831), .A1(\address[6] ), 
    .D0(n592475), .C0(n617828), .B0(n592474), .A0(\address[5] ), .F0(n617831), 
    .F1(n614080));
  SLICE_627 SLICE_627( .D1(n616850), .C1(n613976), .B1(n613977), 
    .A1(\address[7] ), .D0(n592557), .C0(n617582), .B0(n596155), 
    .A0(\address[5] ), .F0(n613976), .F1(n616853));
  SLICE_628 SLICE_628( .D0(\address[9] ), .C0(n613219), .B0(n607807), 
    .A0(\address[8] ), .F0(n617822));
  SLICE_629 SLICE_629( .D1(\address[9] ), .C1(n616619), .B1(n613792), 
    .A1(n617822), .D0(\address[7] ), .C0(n597637), .B0(n616616), .A0(n591089), 
    .F0(n616619), .F1(n614082));
  SLICE_630 SLICE_630( .D1(n595078), .C1(n607645), .B1(n601408), 
    .A1(\address[7] ), .D0(\address[0] ), .C0(n601408), .B0(n604410), 
    .A0(\address[1] ), .F0(n607645), .F1(n613223));
  SLICE_632 SLICE_632( .D1(n593439), .C1(\address[6] ), .B1(n614197), 
    .A1(\address[7] ), .D0(n592574), .C0(n612624), .B0(\address[5] ), 
    .F0(n593439), .F1(n616844));
  SLICE_633 SLICE_633( .D1(n614199), .C1(n593442), .B1(n616844), 
    .A1(\address[7] ), .D0(n592578), .C0(n592579), .A0(\address[5] ), 
    .F0(n593442), .F1(n616847));
  SLICE_634 SLICE_634( .D0(\address[7] ), .C0(n613938), .B0(\address[6] ), 
    .A0(n613937), .F0(n617816));
  SLICE_636 SLICE_636( .D1(\address[1] ), .C1(n604410), .B1(\address[5] ), 
    .A1(\address[0] ), .D0(\address[2] ), .C0(\address[3] ), .A0(\address[4] ), 
    .F0(n604410), .F1(n607611));
  SLICE_638 SLICE_638( .D0(\address[7] ), .C0(n613992), .B0(\address[6] ), 
    .A0(n613991), .F0(n616838));
  SLICE_639 SLICE_639( .D0(n607816), .C0(n613995), .B0(\address[7] ), 
    .A0(n616838), .F0(n616841));
  SLICE_640 SLICE_640( .D1(\address[5] ), .C1(n63), .B1(\address[6] ), 
    .A1(n595078), .D0(\address[0] ), .C0(\address[5] ), .B0(n607565), 
    .A0(\address[1] ), .F0(n63), .F1(n613512));
  SLICE_642 SLICE_642( .D1(n613928), .C1(n613929), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n591850), .A0(n591601), 
    .F0(n613929), .F1(n617810));
  SLICE_643 SLICE_643( .D1(n617810), .C1(n613931), .B1(\address[7] ), 
    .A1(n613932), .C0(n591697), .B0(\address[5] ), .A0(n591601), .F0(n613931), 
    .F1(n613326));
  SLICE_644 SLICE_644( .D1(n593602), .C1(n593601), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(n596205), .C0(n608036), .B0(\address[4] ), 
    .A0(\address[5] ), .F0(n593601), .F1(n617804));
  SLICE_645 SLICE_645( .D1(n597932), .C1(n614545), .B1(n617804), 
    .A1(\address[7] ), .D0(\address[4] ), .C0(\address[5] ), .B0(\address[3] ), 
    .A0(n14_adj_305), .F0(n614545), .F1(n617807));
  SLICE_646 SLICE_646( .D1(\address[6] ), .C1(n591099), .B1(n591100), 
    .A1(\address[7] ), .D0(\address[3] ), .C0(n590941), .B0(\address[4] ), 
    .A0(\address[5] ), .F0(n591099), .F1(n616628));
  sine_gen_SLICE_647 \sine_gen.SLICE_647 ( .D1(\address[5] ), .C1(n590941), 
    .A1(n590962), .D0(n15_adj_317), .C0(n591420), .B0(\address[4] ), 
    .A0(\address[0] ), .F0(n590941), .F1(n591909));
  SLICE_648 SLICE_648( .D1(\address[8] ), .C1(n613335), .B1(n613334), 
    .A1(\address[7] ), .D0(\address[6] ), .C0(n593307), .B0(n592466), 
    .A0(n617798), .F0(n613335), .F1(n617516));
  SLICE_649 SLICE_649( .D0(\address[6] ), .C0(n593306), .B0(n592477), 
    .A0(\address[5] ), .F0(n617798));
  SLICE_650 SLICE_650( .D1(\address[6] ), .C1(n614010), .B1(n614009), 
    .A1(\address[7] ), .D0(n61), .C0(\address[4] ), .B0(\address[5] ), 
    .A0(n596205), .F0(n614010), .F1(n616832));
  SLICE_651 SLICE_651( .D1(n590592), .C1(n593457), .B1(\address[7] ), 
    .A1(n616832), .C0(n607918), .B0(\address[5] ), .F0(n593457), .F1(n616835));
  SLICE_652 SLICE_652( .D1(n607920), .C1(\address[4] ), .B1(n592583), 
    .A1(\address[5] ), .D0(\address[4] ), .C0(n592583), .B0(\address[5] ), 
    .A0(n594441), .F0(n591067), .F1(n591007));
  sine_gen_SLICE_653 \sine_gen.SLICE_653 ( .D1(\address[0] ), .C1(n38), 
    .B1(\address[4] ), .A1(\address[3] ), .D0(\address[1] ), .B0(\address[2] ), 
    .F0(n38), .F1(n594441));
  SLICE_655 SLICE_655( .C1(n617789), .B1(\address[6] ), .A1(n617735), 
    .D0(n592786), .C0(n617786), .B0(n592790), .A0(\address[5] ), .F0(n617789), 
    .F1(n613359));
  SLICE_656 SLICE_656( .D1(\address[7] ), .C1(n613920), .B1(n613919), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n591841), .B0(\address[3] ), 
    .A0(n29), .F0(n613920), .F1(n617780));
  SLICE_657 SLICE_657( .D1(\address[8] ), .C1(n613344), .B1(n613343), 
    .A1(\address[9] ), .D0(\address[7] ), .C0(n613922), .B0(n617780), 
    .A0(n613923), .F0(n613344), .F1(n617750));
  SLICE_658 SLICE_658( .D1(\address[6] ), .C1(n591926), .B1(\address[5] ), 
    .A1(n594441), .C0(\address[5] ), .B0(n592589), .A0(\address[4] ), 
    .F0(n591926), .F1(n591197));
  SLICE_660 SLICE_660( .D1(n591438), .C1(n591439), .B1(\address[5] ), 
    .A1(\address[6] ), .C0(n61), .B0(\address[4] ), .A0(n596223), .F0(n591439), 
    .F1(n616826));
  SLICE_661 SLICE_661( .C1(n616829), .B1(n592127), .A1(\address[7] ), 
    .D0(\address[6] ), .C0(n591727), .B0(n591440), .A0(n616826), .F0(n616829), 
    .F1(n613719));
  SLICE_662 SLICE_662( .D0(\address[7] ), .C0(n613914), .B0(\address[6] ), 
    .A0(n617567), .F0(n617774));
  SLICE_663 SLICE_663( .D1(n617774), .C1(n613916), .B1(n613917), 
    .A1(\address[7] ), .D0(n597719), .C0(n591837), .A0(\address[5] ), 
    .F0(n613916), .F1(n613347));
  SLICE_664 SLICE_664( .D1(\address[2] ), .C1(\address[1] ), .B1(\address[0] ), 
    .A1(\address[3] ), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), 
    .A0(\address[0] ), .F0(n15_adj_293), .F1(n592967));
  SLICE_665 SLICE_665( .C1(n591678), .B1(\address[5] ), .A1(n591633), .D0(n22), 
    .C0(n15_adj_293), .B0(\address[3] ), .A0(\address[4] ), .F0(n591678), 
    .F1(n613914));
  SLICE_666 SLICE_666( .D1(\address[7] ), .C1(n613899), .B1(\address[6] ), 
    .A1(n613898), .C0(n591425), .B0(\address[5] ), .A0(n591430), .F0(n613899), 
    .F1(n617768));
  SLICE_667 SLICE_667( .D0(n617768), .C0(n613901), .B0(\address[7] ), 
    .A0(n613902), .F0(n613353));
  SLICE_668 SLICE_668( .C1(n591675), .B1(n592588), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n591675), .F1(n613469));
  SLICE_670 SLICE_670( .D1(\address[2] ), .C1(n604685), .B1(\address[6] ), 
    .A1(n126_adj_249), .D0(\address[3] ), .B0(\address[5] ), .A0(\address[4] ), 
    .F0(n604685), .F1(n590705));
  SLICE_671 SLICE_671( .D1(n590750), .C1(n590751), .B1(\address[8] ), 
    .D0(n590848), .C0(n590705), .B0(\address[6] ), .A0(\address[7] ), 
    .F0(n590751), .F1(n590787));
  SLICE_672 SLICE_672( .D1(\address[7] ), .C1(n613863), .B1(\address[6] ), 
    .A1(n613862), .D0(\address[5] ), .B0(n591523), .A0(\address[4] ), 
    .F0(n613863), .F1(n617762));
  SLICE_673 SLICE_673( .D1(n613356), .C1(\address[8] ), .B1(n616931), 
    .A1(\address[9] ), .D0(n613893), .C0(n613892), .B0(\address[7] ), 
    .A0(n617762), .F0(n613356), .F1(n617714));
  SLICE_674 SLICE_674( .C1(n591660), .B1(\address[4] ), .A1(\address[5] ), 
    .D0(n596205), .C0(\address[0] ), .B0(\address[4] ), .A0(n591420), 
    .F0(n591660), .F1(n613892));
  SLICE_676 SLICE_676( .D1(\address[4] ), .C1(n591648), .B1(\address[3] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n591648), .F1(n591806));
  SLICE_678 SLICE_678( .D1(n597823), .C1(n617792), .B1(n592834), 
    .A1(\address[5] ), .D0(\address[4] ), .C0(\address[5] ), .B0(n592849), 
    .A0(n592838), .F0(n617792), .F1(n617795));
  SLICE_680 SLICE_680( .D1(\address[6] ), .C1(n617219), .B1(\address[7] ), 
    .A1(n616709), .D0(\address[5] ), .C0(n617216), .B0(n592752), .A0(n592754), 
    .F0(n617219), .F1(n617756));
  SLICE_681 SLICE_681( .D1(\address[7] ), .C1(n616673), .B1(n617756), 
    .A1(n592744), .D0(n592720), .C0(n616670), .B0(\address[5] ), .A0(n592755), 
    .F0(n616673), .F1(n617759));
  SLICE_682 SLICE_682( .D1(\address[4] ), .C1(n15_adj_296), .A1(\address[3] ), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n15_adj_296), .F1(n591645));
  SLICE_684 SLICE_684( .D1(\address[7] ), .C1(n608033), .B1(n590677), 
    .A1(n616820), .D0(\address[5] ), .C0(n597832), .A0(n607918), .F0(n608033), 
    .F1(n616823));
  SLICE_685 SLICE_685( .D1(n590852), .C1(n593460), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(\address[5] ), .B0(n62_adj_325), .A0(n594441), 
    .F0(n593460), .F1(n616820));
  SLICE_686 SLICE_686( .D1(n591530), .C1(n591529), .A1(\address[5] ), 
    .D0(n595059), .C0(\address[4] ), .A0(n596223), .F0(n591529), .F1(n597757));
  SLICE_689 SLICE_689( .D0(n617750), .C0(n616895), .B0(\address[9] ), 
    .A0(n613326), .F0(n613368));
  SLICE_690 SLICE_690( .D1(n612649), .C1(n591844), .B1(\address[5] ), 
    .A1(\address[3] ), .D0(n591617), .C0(\address[3] ), .B0(\address[4] ), 
    .A0(n22), .F0(n591844), .F1(n613923));
  SLICE_692 SLICE_692( .D0(n614053), .C0(\address[7] ), .B0(\address[6] ), 
    .A0(n613447), .F0(n616814));
  SLICE_694 SLICE_694( .D1(\address[3] ), .C1(n30_adj_299), .B1(\address[4] ), 
    .A1(n29), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n30_adj_299), .F1(n593073));
  SLICE_695 SLICE_695( .D1(\address[5] ), .C1(n618506), .B1(n30_adj_299), 
    .A1(\address[3] ), .D0(\address[4] ), .C0(\address[5] ), .B0(n592588), 
    .A0(n592582), .F0(n618506), .F1(n618509));
  SLICE_696 SLICE_696( .D1(\address[0] ), .C1(\address[1] ), .B1(\address[3] ), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[4] ), .A0(\address[1] ), 
    .F0(n607673), .F1(n592808));
  SLICE_697 SLICE_697( .D1(\address[5] ), .C1(n604937), .A1(n592573), 
    .D0(\address[3] ), .C0(n607673), .B0(n66), .A0(\address[2] ), .F0(n604937), 
    .F1(n614025));
  SLICE_698 SLICE_698( .D1(n22), .C1(n15_adj_300), .B1(\address[4] ), 
    .A1(\address[3] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n15_adj_300), .F1(n591639));
  SLICE_700 SLICE_700( .D1(n591426), .C1(n591438), .A1(\address[5] ), 
    .D0(\address[3] ), .C0(n592589), .B0(\address[2] ), .A0(\address[4] ), 
    .F0(n591438), .F1(n613623));
  SLICE_702 SLICE_702( .D1(\address[4] ), .C1(n30_adj_301), .A1(n591626), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n30_adj_301), .F1(n592579));
  sine_gen_SLICE_703 \sine_gen.SLICE_703 ( .D1(\address[5] ), .C1(n617408), 
    .B1(n30_adj_301), .A1(\address[3] ), .D0(n591626), .C0(\address[5] ), 
    .B0(\address[4] ), .A0(n591627), .F0(n617408), .F1(n617411));
  SLICE_704 SLICE_704( .D1(\address[6] ), .C1(n591003), .B1(n607926), 
    .A1(\address[5] ), .D0(n591420), .C0(\address[4] ), .B0(n61), .F0(n591003), 
    .F1(n617738));
  SLICE_705 SLICE_705( .C1(n617741), .B1(n618197), .A1(\address[7] ), 
    .D0(\address[6] ), .C0(n62_adj_325), .B0(n617738), .A0(n594465), 
    .F0(n617741), .F1(n613121));
  SLICE_706 SLICE_706( .D1(n601400), .C1(\address[7] ), .B1(n127), 
    .A1(n590838), .D0(\address[7] ), .C0(n601400), .B0(n594106), .A0(n603838), 
    .F0(n608088), .F1(n590750));
  sine_gen_SLICE_707 \sine_gen.SLICE_707 ( .C1(n594106), .A1(\address[7] ), 
    .D0(n603838), .C0(n22), .B0(\address[6] ), .A0(\address[5] ), .F0(n594106), 
    .F1(n590722));
  SLICE_708 SLICE_708( .D0(\address[7] ), .C0(\address[6] ), .B0(n593475), 
    .A0(n592573), .F0(n616808));
  SLICE_709 SLICE_709( .D0(\address[7] ), .C0(n614025), .B0(n616808), 
    .A0(n614024), .F0(n616811));
  SLICE_710 SLICE_710( .C1(n617747), .B1(n591172), .A1(\address[7] ), .D0(n62), 
    .C0(n617744), .B0(\address[6] ), .A0(n62_adj_325), .F0(n617747), 
    .F1(n613122));
  SLICE_711 SLICE_711( .D1(\address[6] ), .C1(n591002), .B1(\address[5] ), 
    .A1(n590937), .D0(n591476), .C0(\address[3] ), .B0(\address[4] ), 
    .A0(\address[2] ), .F0(n591002), .F1(n617744));
  SLICE_714 SLICE_714( .D1(n592573), .C1(n591596), .B1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n591596), .F1(n591841));
  SLICE_718 SLICE_718( .D1(\address[4] ), .C1(n592792), .B1(n593014), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[3] ), .A0(\address[0] ), 
    .F0(n592792), .F1(n617732));
  SLICE_719 SLICE_719( .D1(n617732), .C1(n592777), .B1(n592779), 
    .A1(\address[5] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592777), .F1(n617735));
  SLICE_720 SLICE_720( .D0(\address[7] ), .C0(n597921), .B0(\address[6] ), 
    .A0(n593484), .F0(n616802));
  SLICE_721 SLICE_721( .D1(n614039), .C1(\address[7] ), .B1(n614040), 
    .A1(n616802), .D0(n592550), .C0(n592974), .B0(\address[5] ), .A0(n617594), 
    .F0(n614039), .F1(n616805));
  sine_gen_SLICE_723 \sine_gen.SLICE_723 ( .D1(n601362), .C1(n604409), 
    .B1(n591476), .A1(\address[9] ), .D0(\address[6] ), .C0(\address[5] ), 
    .A0(\address[4] ), .F0(n604409), .F1(n590805));
  SLICE_724 SLICE_724( .D1(\address[6] ), .C1(n617708), .B1(n607587), 
    .A1(n590926), .D0(n590937), .C0(\address[6] ), .B0(\address[5] ), 
    .A0(n607920), .F0(n617708), .F1(n617711));
  SLICE_726 SLICE_726( .D1(\address[6] ), .C1(n590844), .B1(\address[5] ), 
    .A1(n594465), .D0(n61), .B0(\address[4] ), .F0(n590844), .F1(n617702));
  SLICE_727 SLICE_727( .D0(n590918), .C0(n617702), .B0(n62_adj_325), 
    .A0(\address[6] ), .F0(n617705));
  SLICE_728 SLICE_728( .D1(\address[5] ), .C1(n590945), .B1(n592589), 
    .A1(\address[4] ), .D0(n592589), .C0(n607926), .B0(\address[4] ), 
    .A0(\address[5] ), .F0(n591931), .F1(n591101));
  sine_gen_SLICE_729 \sine_gen.SLICE_729 ( .D1(n607926), .C1(\address[5] ), 
    .B1(\address[4] ), .A1(\address[6] ), .D0(\address[1] ), .C0(\address[3] ), 
    .B0(\address[4] ), .A0(\address[2] ), .F0(n607926), .F1(n591191));
  SLICE_731 SLICE_731( .D1(n592590), .C1(n590945), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[2] ), .C0(\address[3] ), .B0(n595059), 
    .A0(\address[4] ), .F0(n590945), .F1(n591029));
  SLICE_733 SLICE_733( .D1(n617696), .C1(n593035), .B1(\address[6] ), 
    .A1(n592477), .D0(n592472), .C0(\address[4] ), .A0(n592478), .F0(n593035), 
    .F1(n613393));
  SLICE_734 SLICE_734( .D0(\address[7] ), .C0(n613140), .B0(\address[6] ), 
    .A0(n613139), .F0(n616796));
  SLICE_735 SLICE_735( .D1(\address[7] ), .C1(n614531), .B1(n612928), 
    .A1(n616796), .D0(\address[4] ), .C0(\address[5] ), .B0(n592514), 
    .A0(n30_adj_262), .F0(n614531), .F1(n616799));
  SLICE_736 SLICE_736( .D1(n590838), .C1(n617726), .B1(n603838), 
    .A1(\address[6] ), .D0(\address[6] ), .C0(n607918), .B0(n62), 
    .A0(\address[5] ), .F0(n617726), .F1(n617729));
  SLICE_738 SLICE_738( .D1(\address[4] ), .C1(n592558), .B1(\address[3] ), 
    .A1(n38), .D0(\address[2] ), .C0(\address[0] ), .B0(\address[3] ), 
    .A0(\address[1] ), .F0(n592558), .F1(n612624));
  SLICE_740 SLICE_740( .D1(n613127), .C1(n613128), .B1(\address[8] ), 
    .A1(\address[9] ), .D0(n4_adj_330), .C0(n591197), .B0(\address[7] ), 
    .A0(\address[6] ), .F0(n613128), .F1(n617684));
  SLICE_742 SLICE_742( .D1(\address[6] ), .C1(n593203), .B1(\address[5] ), 
    .A1(n592763), .D0(n592753), .B0(\address[4] ), .A0(n592758), .F0(n593203), 
    .F1(n616790));
  SLICE_744 SLICE_744( .D1(\address[7] ), .C1(n618035), .B1(n616757), 
    .A1(\address[6] ), .D0(n612624), .C0(n618032), .B0(n591848), 
    .A0(\address[6] ), .F0(n618035), .F1(n613343));
  SLICE_746 SLICE_746( .D1(\address[6] ), .C1(n593024), .B1(n592460), 
    .A1(\address[5] ), .D0(n592448), .B0(\address[4] ), .A0(n592461), 
    .F0(n593024), .F1(n616784));
  SLICE_747 SLICE_747( .D0(n592463), .C0(n593025), .B0(\address[6] ), 
    .A0(n616784), .F0(n616787));
  SLICE_748 SLICE_748( .D1(\address[6] ), .C1(n613425), .B1(n617051), 
    .A1(\address[7] ), .D0(n592769), .C0(n617666), .B0(\address[5] ), 
    .A0(n592768), .F0(n613425), .F1(n617330));
  SLICE_749 SLICE_749( .D1(n596366), .C1(n592758), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n592758), .F1(n617666));
  SLICE_750 SLICE_750( .D1(\address[5] ), .C1(\address[4] ), .B1(n592955), 
    .A1(n592961), .D0(\address[0] ), .C0(\address[2] ), .B0(\address[3] ), 
    .A0(\address[1] ), .F0(n592955), .F1(n617678));
  SLICE_751 SLICE_751( .D0(n596336), .C0(n617678), .B0(\address[5] ), 
    .A0(n592742), .F0(n613410));
  SLICE_752 SLICE_752( .D0(\address[6] ), .C0(n592443), .B0(\address[5] ), 
    .A0(n592432), .F0(n616778));
  SLICE_753 SLICE_753( .D1(\address[6] ), .C1(n614033), .B1(n614034), 
    .A1(n616778), .C0(n592448), .B0(n592446), .A0(\address[4] ), .F0(n614033), 
    .F1(n613253));
  SLICE_754 SLICE_754( .D1(n591657), .C1(n591418), .B1(\address[6] ), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[4] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n591418), .F1(n617660));
  SLICE_755 SLICE_755( .D1(\address[6] ), .C1(n607717), .B1(n617660), 
    .A1(n591542), .D0(n591420), .C0(\address[4] ), .B0(\address[0] ), 
    .A0(n596223), .F0(n607717), .F1(n617663));
  SLICE_757 SLICE_757( .D1(\address[4] ), .C1(n591523), .B1(n61), 
    .A1(\address[5] ), .D0(\address[3] ), .C0(\address[4] ), .B0(n14_adj_305), 
    .A0(n592589), .F0(n591523), .F1(n591944));
  SLICE_758 SLICE_758( .D1(n607649), .C1(n617648), .B1(\address[7] ), 
    .A1(n590860), .D0(n590852), .C0(n590840), .B0(\address[6] ), 
    .A0(\address[7] ), .F0(n617648), .F1(n613453));
  SLICE_760 SLICE_760( .D1(n592819), .C1(n593011), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n593011), .F1(n617654));
  SLICE_761 SLICE_761( .D1(\address[6] ), .C1(n613449), .B1(\address[7] ), 
    .A1(n617099), .D0(n592808), .C0(n617654), .B0(n593012), .A0(\address[5] ), 
    .F0(n613449), .F1(n617276));
  SLICE_762 SLICE_762( .D0(\address[8] ), .C0(n594178), .B0(n255), 
    .A0(\address[9] ), .F0(n617636));
  SLICE_763 SLICE_763( .D1(n590588), .C1(\address[9] ), .B1(n590722), 
    .A1(n617636), .D0(\address[7] ), .A0(n127), .F0(n590588), .F1(n617639));
  SLICE_764 SLICE_764( .D1(\address[4] ), .C1(n592985), .B1(\address[1] ), 
    .A1(\address[5] ), .D0(\address[2] ), .C0(\address[1] ), .B0(\address[3] ), 
    .A0(\address[0] ), .F0(n592985), .F1(n617642));
  SLICE_766 SLICE_766( .D1(n592780), .C1(n592776), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[0] ), .C0(\address[3] ), .B0(\address[2] ), 
    .A0(\address[1] ), .F0(n592776), .F1(n617612));
  SLICE_767 SLICE_767( .D1(n617612), .C1(n592770), .B1(\address[5] ), 
    .A1(n592768), .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n592770), .F1(n614057));
  SLICE_768 SLICE_768( .D1(\address[5] ), .C1(n591417), .B1(n591418), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(n596205), .B0(n596223), 
    .F0(n591417), .F1(n616772));
  SLICE_769 SLICE_769( .D1(n591419), .C1(n591721), .B1(n616772), 
    .A1(\address[6] ), .D0(\address[3] ), .C0(n591420), .B0(n14_adj_305), 
    .A0(\address[4] ), .F0(n591721), .F1(n616775));
  SLICE_770 SLICE_770( .C1(n607850), .B1(\address[8] ), .A1(n593893), 
    .D0(n590840), .C0(n607655), .B0(\address[6] ), .A0(\address[7] ), 
    .F0(n607850), .F1(n613875));
  SLICE_771 SLICE_771( .D1(n614204), .C1(n590849), .B1(n29), .A1(\address[6] ), 
    .D0(\address[5] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[4] ), 
    .F0(n590849), .F1(n607655));
  SLICE_772 SLICE_772( .D1(\address[1] ), .C1(n592984), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[2] ), .C0(\address[1] ), .B0(\address[3] ), 
    .A0(\address[0] ), .F0(n592984), .F1(n593563));
  SLICE_774 SLICE_774( .D1(\address[7] ), .C1(n618515), .B1(n612628), 
    .D0(n590937), .C0(n618512), .B0(n591482), .A0(\address[6] ), .F0(n618515), 
    .F1(n613706));
  SLICE_775 SLICE_775( .D1(\address[6] ), .C1(n590994), .B1(\address[5] ), 
    .A1(n590962), .D0(n14_adj_305), .C0(\address[3] ), .B0(\address[4] ), 
    .F0(n590994), .F1(n618512));
  SLICE_777 SLICE_777( .D1(\address[11] ), .C1(n614081), .B1(n614082), 
    .A1(n617156), .D0(\address[9] ), .C0(n616631), .B0(n613795), .A0(n617630), 
    .F0(n614081), .F1(n617159));
  SLICE_778 SLICE_778( .D1(\address[7] ), .C1(n612710), .B1(n604907), 
    .A1(\address[5] ), .D0(\address[3] ), .C0(\address[6] ), .B0(\address[4] ), 
    .A0(n22), .F0(n612710), .F1(n613133));
  sine_gen_SLICE_779 \sine_gen.SLICE_779 ( .C1(n595078), .B1(\address[5] ), 
    .A1(n607920), .D0(n614096), .C0(n603838), .B0(n607918), .A0(\address[5] ), 
    .F0(n604907), .F1(n613605));
  SLICE_780 SLICE_780( .D1(n594508), .C1(n618062), .B1(\address[7] ), 
    .A1(n590849), .D0(\address[5] ), .C0(\address[6] ), .B0(n607587), 
    .A0(\address[7] ), .F0(n618062), .F1(n592281));
  SLICE_782 SLICE_782( .D0(\address[8] ), .C0(n613224), .B0(n613223), 
    .A0(\address[9] ), .F0(n617618));
  SLICE_783 SLICE_783( .D1(n617618), .C1(n613109), .B1(\address[9] ), 
    .A1(n613110), .D0(\address[7] ), .C0(n607611), .B0(n590840), 
    .A0(\address[6] ), .F0(n613109), .F1(n613476));
  SLICE_784 SLICE_784( .D1(\address[7] ), .C1(n591034), .B1(\address[6] ), 
    .A1(n607763), .D0(\address[4] ), .C0(\address[5] ), .B0(n594465), 
    .A0(\address[3] ), .F0(n591034), .F1(n616580));
  SLICE_785 SLICE_785( .D1(\address[4] ), .C1(n596199), .B1(\address[0] ), 
    .A1(\address[1] ), .D0(\address[2] ), .B0(\address[3] ), .F0(n596199), 
    .F1(n594465));
  SLICE_786 SLICE_786( .D1(n590885), .C1(n616766), .B1(\address[7] ), 
    .A1(n607561), .D0(\address[7] ), .C0(n591021), .B0(n590876), 
    .A0(\address[6] ), .F0(n616766), .F1(n616769));
  SLICE_788 SLICE_788( .D1(\address[6] ), .C1(\address[7] ), .B1(n590709), 
    .A1(n590840), .D0(n596199), .C0(n590592), .B0(n601276), .A0(\address[6] ), 
    .F0(n590709), .F1(n613635));
  SLICE_790 SLICE_790( .D1(\address[7] ), .C1(n590847), .B1(\address[6] ), 
    .A1(n590849), .D0(\address[3] ), .C0(\address[5] ), .B0(n14_adj_305), 
    .A0(\address[4] ), .F0(n590847), .F1(n617600));
  SLICE_791 SLICE_791( .D1(n590852), .C1(n590851), .B1(\address[7] ), 
    .A1(n617600), .D0(\address[4] ), .C0(\address[0] ), .B0(\address[5] ), 
    .A0(n591420), .F0(n590851), .F1(n613483));
  SLICE_792 SLICE_792( .D1(\address[5] ), .C1(n596148), .B1(\address[4] ), 
    .A1(n592658), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n596148), .F1(n617594));
  SLICE_794 SLICE_794( .D1(n592583), .C1(n617588), .B1(\address[5] ), 
    .A1(n592636), .D0(\address[4] ), .C0(n592635), .B0(n592590), 
    .A0(\address[5] ), .F0(n617588), .F1(n617591));
  SLICE_796 SLICE_796( .D0(\address[5] ), .C0(n617210), .B0(n592583), 
    .A0(n592590), .F0(n591392));
  SLICE_798 SLICE_798( .C1(n592143), .B1(n592142), .A1(\address[7] ), 
    .D0(\address[5] ), .C0(n591919), .B0(n607864), .A0(\address[6] ), 
    .F0(n592143), .F1(n592280));
  SLICE_800 SLICE_800( .D1(\address[6] ), .C1(n614055), .B1(n614054), 
    .A1(\address[7] ), .C0(n593338), .B0(\address[5] ), .A0(n597902), 
    .F0(n614055), .F1(n617606));
  SLICE_801 SLICE_801( .D1(\address[7] ), .C1(n613430), .B1(n613431), 
    .A1(n617606), .C0(n593343), .B0(\address[5] ), .A0(n592788), .F0(n613430), 
    .F1(n617609));
  SLICE_802 SLICE_802( .D1(n62), .C1(n591008), .B1(\address[6] ), 
    .A1(\address[5] ), .D0(n594441), .C0(\address[4] ), .B0(\address[5] ), 
    .A0(n596205), .F0(n591008), .F1(n613458));
  SLICE_804 SLICE_804( .D1(\address[8] ), .C1(n613511), .B1(\address[7] ), 
    .A1(n613512), .D0(n607864), .C0(\address[6] ), .B0(n590592), 
    .A0(\address[5] ), .F0(n613511), .F1(n617228));
  SLICE_806 SLICE_806( .D1(n613649), .C1(\address[5] ), .B1(n613650), 
    .A1(\address[6] ), .D0(\address[6] ), .C0(\address[5] ), .B0(n607615), 
    .A0(n62), .F0(n597642), .F1(n617282));
  SLICE_810 SLICE_810( .D1(\address[6] ), .C1(n616622), .B1(n593261), 
    .A1(n592534), .D0(\address[6] ), .C0(n593259), .B0(\address[5] ), 
    .A0(n593260), .F0(n616622), .F1(n616625));
  SLICE_812 SLICE_812( .D1(n14), .C1(n605022), .B1(\address[3] ), 
    .A1(\address[5] ), .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), 
    .A0(\address[4] ), .F0(n605022), .F1(n616760));
  SLICE_813 SLICE_813( .D1(\address[5] ), .C1(n605020), .B1(n616760), .A1(n7), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[4] ), 
    .F0(n605020), .F1(n616763));
  SLICE_814 SLICE_814( .D1(\address[4] ), .C1(n592548), .B1(\address[5] ), 
    .A1(n30_adj_291), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), 
    .F0(n592548), .F1(n617582));
  SLICE_816 SLICE_816( .D1(\address[5] ), .C1(n592521), .B1(\address[4] ), 
    .A1(n604268), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n592521), .F1(n617576));
  SLICE_818 SLICE_818( .D0(n591608), .C0(n616754), .B0(\address[5] ), 
    .A0(n592558), .F0(n616757));
  SLICE_819 SLICE_819( .D1(n15), .C1(n610522), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n610522), .F1(n616754));
  SLICE_820 SLICE_820( .D1(n592583), .C1(n617564), .B1(\address[5] ), 
    .A1(n15_adj_297), .D0(n591629), .C0(\address[5] ), .B0(n614506), 
    .A0(\address[4] ), .F0(n617564), .F1(n617567));
  SLICE_822 SLICE_822( .D1(\address[6] ), .C1(n613179), .B1(\address[7] ), 
    .A1(n613178), .D0(\address[5] ), .C0(n597868), .A0(n593165), .F0(n613179), 
    .F1(n617558));
  SLICE_823 SLICE_823( .D1(\address[7] ), .C1(n613181), .B1(n613182), 
    .A1(n617558), .D0(\address[5] ), .C0(n592455), .A0(n592463), .F0(n613181), 
    .F1(n617561));
  SLICE_824 SLICE_824( .D1(n607922), .C1(n618194), .B1(\address[6] ), 
    .A1(n591482), .D0(n596205), .C0(\address[6] ), .B0(\address[4] ), 
    .A0(\address[5] ), .F0(n618194), .F1(n618197));
  SLICE_826 SLICE_826( .D1(\address[5] ), .C1(n616748), .B1(n592694), 
    .A1(n592696), .D0(n596067), .C0(\address[5] ), .B0(n592478), 
    .A0(\address[4] ), .F0(n616748), .F1(n616751));
  SLICE_828 SLICE_828( .D1(n591563), .C1(n617570), .B1(\address[5] ), 
    .A1(n591559), .D0(\address[4] ), .C0(\address[5] ), .B0(n591596), 
    .A0(n61_adj_313), .F0(n617570), .F1(n617573));
  SLICE_830 SLICE_830( .D1(n612946), .C1(n592707), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(n592456), .B0(n61_adj_259), .A0(\address[4] ), 
    .F0(n592707), .F1(n617552));
  SLICE_831 SLICE_831( .D0(\address[7] ), .C0(n613190), .B0(n613191), 
    .A0(n617552), .F0(n613907));
  SLICE_832 SLICE_832( .D0(\address[7] ), .C0(n613254), .B0(\address[8] ), 
    .A0(n613253), .F0(n616742));
  SLICE_833 SLICE_833( .D0(\address[8] ), .C0(n593682), .B0(n616742), 
    .A0(n613954), .F0(n616745));
  SLICE_834 SLICE_834( .D0(\address[11] ), .C0(n613890), .B0(\address[12] ), 
    .A0(n617537), .F0(n617546));
  SLICE_835 SLICE_835( .D0(\address[12] ), .C0(n617531), .B0(n613887), 
    .A0(n617546), .F0(n617549));
  SLICE_836 SLICE_836( .D1(\address[4] ), .C1(n7_adj_280), .B1(\address[2] ), 
    .A1(n607912), .D0(\address[1] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n7_adj_280), .F1(n592497));
  SLICE_838 SLICE_838( .D0(\address[6] ), .C0(n593526), .B0(\address[7] ), 
    .A0(n592441), .F0(n617540));
  SLICE_839 SLICE_839( .D1(n617540), .C1(n613202), .B1(n613203), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n593181), .B0(n592716), 
    .F0(n613202), .F1(n613904));
  SLICE_840 SLICE_840( .D1(\address[6] ), .C1(n591125), .B1(n126_adj_248), 
    .A1(\address[7] ), .D0(n607615), .C0(\address[5] ), .B0(n590937), 
    .A0(\address[6] ), .F0(n591125), .F1(n591239));
  SLICE_842 SLICE_842( .D1(\address[7] ), .C1(n592056), .B1(n608045), 
    .A1(\address[6] ), .D0(n607920), .C0(\address[5] ), .B0(n604410), .A0(n52), 
    .F0(n608045), .F1(n616736));
  SLICE_843 SLICE_843( .D1(\address[7] ), .C1(n607701), .B1(n592057), 
    .A1(n616736), .D0(\address[4] ), .C0(\address[3] ), .B0(n607587), 
    .A0(\address[5] ), .F0(n607701), .F1(n616739));
  SLICE_845 SLICE_845( .D1(\address[5] ), .C1(n592478), .B1(\address[4] ), 
    .A1(n592694), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), 
    .A0(\address[2] ), .F0(n592478), .F1(n616688));
  SLICE_846 SLICE_846( .D0(\address[9] ), .C0(n613878), .B0(\address[10] ), 
    .A0(n613877), .F0(n617534));
  SLICE_847 SLICE_847( .D1(\address[10] ), .C1(n613874), .B1(n617534), 
    .A1(n613875), .D0(n617315), .C0(n616973), .A0(\address[8] ), .F0(n613874), 
    .F1(n617537));
  SLICE_848 SLICE_848( .D1(\address[10] ), .C1(n613866), .B1(n613865), 
    .A1(\address[9] ), .D0(n613360), .C0(n617609), .A0(\address[8] ), 
    .F0(n613866), .F1(n617528));
  SLICE_849 SLICE_849( .D1(n613857), .C1(n613856), .B1(n617528), 
    .A1(\address[10] ), .C0(n617045), .B0(n617021), .A0(\address[8] ), 
    .F0(n613856), .F1(n617531));
  SLICE_850 SLICE_850( .D1(\address[5] ), .C1(n591456), .B1(\address[4] ), 
    .A1(n607607), .D0(\address[4] ), .C0(n22), .B0(\address[3] ), .A0(n592590), 
    .F0(n591456), .F1(n613851));
  SLICE_852 SLICE_852( .D1(n616604), .C1(n591059), .B1(\address[7] ), .A1(n63), 
    .C0(n594441), .B0(\address[5] ), .A0(n590962), .F0(n591059), .F1(n616607));
  SLICE_853 SLICE_853( .D1(\address[6] ), .C1(n597618), .B1(\address[7] ), 
    .A1(n590849), .D0(n607587), .C0(\address[0] ), .B0(\address[5] ), 
    .A0(n604412), .F0(n597618), .F1(n616604));
  SLICE_854 SLICE_854( .D1(n607587), .C1(n616598), .B1(\address[6] ), 
    .A1(n591733), .D0(n591456), .C0(\address[6] ), .B0(\address[5] ), 
    .A0(n591457), .F0(n616598), .F1(n616601));
  SLICE_856 SLICE_856( .D1(\address[7] ), .C1(n616592), .B1(n590845), 
    .A1(n591055), .D0(\address[7] ), .C0(n591053), .B0(\address[6] ), 
    .A0(n591054), .F0(n616592), .F1(n616595));
  SLICE_858 SLICE_858( .D1(\address[6] ), .C1(n616730), .B1(n62_adj_312), 
    .A1(n595165), .D0(n591565), .C0(n591771), .B0(\address[5] ), 
    .A0(\address[6] ), .F0(n616730), .F1(n613151));
  SLICE_861 SLICE_861( .D1(n590937), .C1(n616694), .B1(\address[4] ), 
    .A1(\address[6] ), .D0(n590934), .C0(n590838), .B0(\address[6] ), 
    .A0(\address[5] ), .F0(n616694), .F1(n616697));
  SLICE_862 SLICE_862( .D0(n613265), .C0(n613266), .B0(\address[8] ), 
    .A0(\address[7] ), .F0(n617522));
  SLICE_866 SLICE_866( .D1(n617324), .C1(n617291), .B1(\address[7] ), 
    .A1(n613662), .D0(\address[5] ), .C0(n617288), .B0(n592785), .A0(n592786), 
    .F0(n617291), .F1(n617327));
  SLICE_867 SLICE_867( .D1(\address[4] ), .C1(n592982), .B1(\address[5] ), 
    .A1(n592782), .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), 
    .A0(\address[2] ), .F0(n592782), .F1(n617288));
  SLICE_868 SLICE_868( .D1(\address[6] ), .C1(n591734), .B1(\address[5] ), 
    .A1(n594572), .D0(n595059), .B0(\address[4] ), .A0(n592589), .F0(n591734), 
    .F1(n616568));
  SLICE_869 SLICE_869( .D1(\address[6] ), .C1(n597690), .B1(n616568), 
    .A1(n591736), .D0(\address[2] ), .C0(\address[1] ), .B0(\address[3] ), 
    .A0(\address[4] ), .F0(n597690), .F1(n616571));
  SLICE_870 SLICE_870( .D1(\address[6] ), .C1(n591030), .B1(\address[7] ), 
    .A1(n590949), .D0(n607587), .B0(n62_adj_325), .A0(\address[5] ), 
    .F0(n591030), .F1(n616496));
  SLICE_871 SLICE_871( .D1(n591031), .C1(n616496), .B1(\address[7] ), 
    .A1(n590950), .D0(n590962), .C0(\address[5] ), .B0(n607864), .F0(n590950), 
    .F1(n616499));
  SLICE_872 SLICE_872( .D1(\address[7] ), .C1(n617255), .B1(n617264), 
    .A1(n613638), .D0(n592819), .C0(n617252), .B0(n592806), .A0(\address[5] ), 
    .F0(n617255), .F1(n617267));
  SLICE_873 SLICE_873( .D1(\address[5] ), .C1(n592988), .B1(\address[4] ), 
    .A1(n592808), .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), 
    .A0(\address[2] ), .F0(n592988), .F1(n617252));
  SLICE_876 SLICE_876( .D0(\address[6] ), .C0(n593246), .B0(\address[5] ), 
    .A0(n592838), .F0(n616550));
  SLICE_877 SLICE_877( .D0(n593248), .C0(n593249), .B0(\address[6] ), 
    .A0(n616550), .F0(n616553));
  SLICE_878 SLICE_878( .D1(\address[5] ), .C1(n596366), .B1(\address[4] ), 
    .A1(n592746), .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), 
    .A0(\address[1] ), .F0(n592746), .F1(n617216));
  SLICE_880 SLICE_880( .D0(\address[8] ), .C0(n613107), .B0(\address[9] ), 
    .A0(n614313), .F0(n617510));
  SLICE_882 SLICE_882( .D1(\address[8] ), .C1(n590738), .B1(n590737), 
    .A1(\address[9] ), .D0(\address[6] ), .C0(\address[7] ), .B0(n590873), 
    .A0(n608106), .F0(n590738), .F1(n616526));
  SLICE_884 SLICE_884( .D0(\address[10] ), .C0(n613485), .B0(\address[11] ), 
    .A0(n617141), .F0(n617504));
  SLICE_885 SLICE_885( .D1(n617147), .C1(\address[12] ), .B1(n617507), 
    .D0(n613479), .C0(n613478), .B0(\address[11] ), .A0(n617504), .F0(n617507), 
    .F1(n613489));
  SLICE_886 SLICE_886( .D1(\address[5] ), .C1(n46), .B1(\address[4] ), 
    .A1(n61_adj_286), .D0(\address[0] ), .C0(\address[2] ), .B0(\address[3] ), 
    .A0(\address[1] ), .F0(n46), .F1(n616712));
  SLICE_887 SLICE_887( .D1(\address[6] ), .C1(n592441), .B1(n592442), 
    .D0(n15_adj_287), .C0(n616712), .B0(\address[5] ), .A0(n15_adj_258), 
    .F0(n592441), .F1(n613254));
  SLICE_888 SLICE_888( .D0(n616547), .C0(n612915), .B0(\address[9] ), 
    .A0(\address[10] ), .F0(n617498));
  SLICE_889 SLICE_889( .D1(\address[10] ), .C1(n613853), .B1(n613854), 
    .A1(n617498), .D0(\address[8] ), .C0(n617189), .A0(n592310), .F0(n613853), 
    .F1(n617501));
  SLICE_890 SLICE_890( .D0(\address[10] ), .C0(n612918), .B0(n616589), 
    .A0(\address[11] ), .F0(n617492));
  SLICE_891 SLICE_891( .D1(n613848), .C1(\address[11] ), .B1(n617489), 
    .A1(n617492), .D0(\address[9] ), .C0(n617435), .B0(n613788), .A0(n617486), 
    .F0(n617489), .F1(n592414));
  SLICE_892 SLICE_892( .D1(n592746), .B1(n592747), .A1(\address[4] ), 
    .D0(n592746), .C0(n616706), .B0(\address[5] ), .A0(n592747), .F0(n616709), 
    .F1(n593373));
  SLICE_893 SLICE_893( .D1(\address[4] ), .C1(n592756), .B1(n592753), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n592756), .F1(n616706));
  SLICE_896 SLICE_896( .D1(\address[6] ), .C1(n591933), .B1(\address[7] ), 
    .A1(n614541), .D0(\address[1] ), .C0(n604410), .B0(\address[5] ), 
    .F0(n591933), .F1(n617480));
  SLICE_897 SLICE_897( .D0(n617480), .C0(n613604), .B0(\address[7] ), 
    .A0(n613605), .F0(n617483));
  SLICE_898 SLICE_898( .D1(\address[5] ), .C1(n596205), .A1(\address[4] ), 
    .D0(n596205), .C0(\address[5] ), .B0(\address[4] ), .A0(n607922), 
    .F0(n590997), .F1(n608050));
  sine_gen_SLICE_899 \sine_gen.SLICE_899 ( .C1(n29), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[2] ), .C0(\address[1] ), .B0(\address[0] ), 
    .F0(n29), .F1(n607922));
  SLICE_900 SLICE_900( .D1(n61_adj_323), .C1(n617174), .B1(\address[5] ), 
    .A1(n30_adj_294), .D0(\address[4] ), .C0(\address[5] ), .B0(n592583), 
    .A0(n596199), .F0(n617174), .F1(n591411));
  SLICE_902 SLICE_902( .D1(n607615), .C1(n594453), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(n66), .C0(\address[5] ), .B0(n603546), 
    .A0(\address[4] ), .F0(n594453), .F1(n618494));
  SLICE_904 SLICE_904( .D1(n617150), .C1(n618011), .B1(n591277), 
    .A1(\address[9] ), .D0(\address[9] ), .C0(n616493), .B0(n616607), 
    .A0(\address[8] ), .F0(n617150), .F1(n617153));
  SLICE_906 SLICE_906( .D1(n61_adj_284), .C1(\address[4] ), .B1(n30_adj_281), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), 
    .A0(\address[2] ), .F0(n30_adj_281), .F1(n616700));
  SLICE_907 SLICE_907( .D0(n30_adj_290), .C0(n616700), .B0(n30_adj_285), 
    .A0(\address[5] ), .F0(n592442));
  SLICE_908 SLICE_908( .D1(\address[7] ), .C1(n591140), .B1(n126_adj_248), 
    .A1(\address[6] ), .D0(n595078), .C0(\address[5] ), .B0(\address[6] ), 
    .A0(n126), .F0(n591140), .F1(n613112));
  SLICE_912 SLICE_912( .D1(n591941), .C1(n607707), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(n590937), .B0(n594572), .A0(\address[5] ), 
    .F0(n607707), .F1(n617474));
  SLICE_913 SLICE_913( .D1(\address[9] ), .C1(n617477), .B1(n618143), 
    .A1(n618518), .D0(n597739), .C0(n591944), .B0(\address[7] ), .A0(n617474), 
    .F0(n617477), .F1(n612918));
  SLICE_914 SLICE_914( .D1(n603546), .C1(n590934), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[4] ), .C0(n592589), .A0(n591420), 
    .F0(n590934), .F1(n591095));
  SLICE_916 SLICE_916( .D0(n613613), .C0(n613614), .B0(\address[7] ), 
    .A0(\address[6] ), .F0(n617468));
  SLICE_917 SLICE_917( .D1(n597741), .C1(n591952), .B1(n617468), 
    .A1(\address[7] ), .D0(n607587), .C0(n591757), .B0(\address[5] ), 
    .F0(n591952), .F1(n613838));
  SLICE_918 SLICE_918( .D1(\address[7] ), .C1(n608116), .B1(n126_adj_248), 
    .A1(\address[6] ), .C0(n594465), .B0(\address[6] ), .A0(\address[5] ), 
    .F0(n608116), .F1(n613110));
  sine_gen_SLICE_921 \sine_gen.SLICE_921 ( .D1(\address[5] ), .C1(n591420), 
    .B1(\address[4] ), .A1(\address[0] ), .D0(\address[3] ), .B0(\address[1] ), 
    .A0(\address[2] ), .F0(n591420), .F1(n607563));
  sine_gen_SLICE_923 \sine_gen.SLICE_923 ( .C1(n607565), .B1(\address[6] ), 
    .A1(\address[5] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[4] ), 
    .F0(n607565), .F1(n594312));
  SLICE_924 SLICE_924( .D0(\address[7] ), .C0(n613623), .B0(\address[6] ), 
    .A0(n613622), .F0(n617462));
  SLICE_925 SLICE_925( .D1(n617462), .C1(n613173), .B1(n613172), 
    .A1(\address[7] ), .C0(n595035), .B0(\address[5] ), .A0(n591540), 
    .F0(n613173), .F1(n617465));
  SLICE_926 SLICE_926( .D1(\address[8] ), .C1(n613125), .B1(\address[9] ), 
    .A1(n613124), .D0(\address[7] ), .C0(n591175), .B0(n617729), .F0(n613125), 
    .F1(n617456));
  SLICE_927 SLICE_927( .D1(\address[11] ), .C1(n613497), .B1(\address[10] ), 
    .A1(n617153), .D0(n617456), .C0(n616595), .B0(\address[9] ), .A0(n616505), 
    .F0(n613497), .F1(n617450));
  SLICE_928 SLICE_928( .D1(\address[8] ), .C1(n590734), .B1(n590733), 
    .A1(\address[9] ), .D0(n594453), .C0(\address[7] ), .B0(n126_adj_249), 
    .A0(\address[6] ), .F0(n590734), .F1(n616682));
  SLICE_929 SLICE_929( .D0(\address[9] ), .C0(n590736), .B0(n616682), 
    .A0(n607791), .F0(n590801));
  SLICE_931 SLICE_931( .D1(n617159), .C1(n617453), .B1(\address[12] ), 
    .D0(\address[11] ), .C0(n614069), .B0(n617450), .A0(n614070), .F0(n617453), 
    .F1(n613501));
  SLICE_932 SLICE_932( .D1(n613731), .C1(n613730), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(n591416), .B0(n591547), .A0(\address[5] ), 
    .F0(n613730), .F1(n617444));
  SLICE_934 SLICE_934( .D1(n617438), .C1(n613734), .B1(n613733), 
    .A1(\address[7] ), .D0(n591553), .C0(\address[5] ), .A0(n591550), 
    .F0(n613734), .F1(n617441));
  SLICE_935 SLICE_935( .D1(n591551), .C1(n591976), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(n591396), .B0(n591410), .A0(\address[5] ), 
    .F0(n591976), .F1(n617438));
  SLICE_936 SLICE_936( .D1(\address[5] ), .C1(n592977), .B1(\address[4] ), 
    .A1(n596084), .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), 
    .A0(\address[2] ), .F0(n592977), .F1(n616664));
  SLICE_937 SLICE_937( .D0(\address[5] ), .C0(n616664), .B0(n592492), 
    .A0(n592488), .F0(n616667));
  SLICE_938 SLICE_938( .D1(\address[6] ), .C1(n591983), .B1(n591392), 
    .A1(\address[7] ), .D0(n591391), .C0(n591554), .A0(\address[5] ), 
    .F0(n591983), .F1(n617432));
  SLICE_939 SLICE_939( .D1(n613739), .C1(\address[7] ), .B1(n613740), 
    .A1(n617432), .D0(\address[5] ), .C0(n591553), .B0(n591388), .F0(n613739), 
    .F1(n617435));
  SLICE_940 SLICE_940( .D1(\address[6] ), .C1(n62_adj_325), .B1(\address[5] ), 
    .A1(n614483), .D0(n62_adj_325), .C0(\address[5] ), .B0(n590847), 
    .A0(\address[6] ), .F0(n613467), .F1(n614313));
  SLICE_942 SLICE_942( .D1(\address[6] ), .C1(n608071), .B1(\address[5] ), 
    .A1(n614131), .D0(\address[4] ), .B0(n607900), .A0(n592558), .F0(n608071), 
    .F1(n616658));
  SLICE_943 SLICE_943( .D1(n616658), .C1(\address[6] ), .B1(n591776), 
    .A1(n591591), .C0(\address[4] ), .B0(n591592), .A0(n591594), .F0(n591776), 
    .F1(n616661));
  SLICE_944 SLICE_944( .C1(n591816), .B1(n590962), .A1(\address[5] ), 
    .D0(n592590), .C0(\address[4] ), .B0(n29), .A0(\address[3] ), .F0(n591816), 
    .F1(n592039));
  SLICE_945 SLICE_945( .C1(\address[4] ), .B1(n61), .A1(n592590), 
    .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), .F0(n592590), 
    .F1(n591000));
  SLICE_946 SLICE_946( .D1(\address[9] ), .C1(n613728), .B1(\address[10] ), 
    .A1(n613727), .D0(\address[8] ), .C0(n618107), .B0(\address[2] ), 
    .A0(n604772), .F0(n613728), .F1(n617414));
  SLICE_947 SLICE_947( .D1(n617414), .C1(n613724), .B1(n613725), 
    .A1(\address[10] ), .D0(n618071), .C0(n617201), .A0(\address[8] ), 
    .F0(n613724), .F1(n617417));
  SLICE_948 SLICE_948( .D1(\address[5] ), .C1(n590961), .B1(\address[3] ), 
    .A1(\address[4] ), .C0(n596223), .B0(\address[4] ), .A0(n596205), 
    .F0(n590961), .F1(n591036));
  SLICE_950 SLICE_950( .D0(\address[9] ), .C0(n613528), .B0(\address[8] ), 
    .A0(n616583), .F0(n616646));
  SLICE_951 SLICE_951( .D0(n616646), .C0(n613121), .B0(\address[9] ), 
    .A0(n613122), .F0(n616649));
  SLICE_952 SLICE_952( .D1(\address[5] ), .C1(n617402), .B1(n592558), 
    .A1(n591596), .D0(\address[4] ), .C0(\address[5] ), .B0(n591613), 
    .A0(n591608), .F0(n617402), .F1(n617405));
  SLICE_955 SLICE_955( .D0(n613707), .C0(n613706), .B0(n617396), 
    .A0(\address[9] ), .F0(n617399));
  SLICE_956 SLICE_956( .D1(\address[3] ), .C1(\address[1] ), .B1(\address[2] ), 
    .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), .F0(n592581), 
    .F1(n592636));
  SLICE_957 SLICE_957( .C1(n591634), .B1(n591633), .A1(\address[5] ), .D0(n22), 
    .C0(n592581), .B0(\address[4] ), .A0(\address[3] ), .F0(n591634), 
    .F1(n613755));
  SLICE_958 SLICE_958( .D0(\address[9] ), .C0(n613014), .B0(n613013), 
    .A0(\address[10] ), .F0(n616640));
  SLICE_959 SLICE_959( .D1(n613038), .C1(n613037), .B1(\address[10] ), 
    .A1(n616640), .D0(n601354), .C0(\address[8] ), .B0(n126_adj_249), 
    .A0(n607696), .F0(n613037), .F1(n616643));
  SLICE_960 SLICE_960( .D1(\address[6] ), .C1(n613590), .B1(\address[7] ), 
    .A1(n613589), .D0(\address[5] ), .C0(n594572), .A0(n590962), .F0(n613590), 
    .F1(n617390));
  SLICE_962 SLICE_962( .D1(\address[6] ), .C1(n591472), .B1(n591907), 
    .A1(\address[7] ), .D0(n596199), .C0(\address[4] ), .B0(n592590), 
    .A0(\address[5] ), .F0(n591472), .F1(n617384));
  SLICE_963 SLICE_963( .D0(n617384), .C0(n608121), .B0(\address[7] ), 
    .A0(n591909), .F0(n617387));
  SLICE_964 SLICE_964( .D0(\address[8] ), .C0(n613692), .B0(\address[9] ), 
    .A0(n617369), .F0(n617378));
  SLICE_965 SLICE_965( .D1(n617378), .C1(n617357), .B1(n613689), 
    .A1(\address[9] ), .D0(\address[7] ), .C0(n613850), .B0(n617354), 
    .A0(n613851), .F0(n617357), .F1(n617381));
  SLICE_966 SLICE_966( .D0(n613627), .C0(n613483), .B0(\address[9] ), 
    .A0(\address[8] ), .F0(n616634));
  SLICE_968 SLICE_968( .D0(\address[6] ), .C0(n613755), .B0(\address[7] ), 
    .A0(n613754), .F0(n617372));
  SLICE_969 SLICE_969( .D1(\address[7] ), .C1(n613757), .B1(n613758), 
    .A1(n617372), .C0(n591639), .B0(n608062), .A0(\address[5] ), .F0(n613757), 
    .F1(n617375));
  SLICE_971 SLICE_971( .D1(n616628), .C1(n597641), .B1(n591101), 
    .A1(\address[7] ), .C0(\address[5] ), .B0(n590962), .A0(n607922), 
    .F0(n597641), .F1(n616631));
  SLICE_972 SLICE_972( .D0(\address[6] ), .C0(n613764), .B0(n613763), 
    .A0(\address[7] ), .F0(n617366));
  SLICE_973 SLICE_973( .D0(n591654), .C0(n592029), .B0(n617366), 
    .A0(\address[7] ), .F0(n617369));
  SLICE_974 SLICE_974( .D1(n590707), .C1(n616676), .B1(n592224), 
    .A1(\address[8] ), .D0(\address[8] ), .C0(n592223), .B0(\address[7] ), 
    .A0(n618125), .F0(n616676), .F1(n616679));
  SLICE_976 SLICE_976( .D1(n607880), .C1(n607615), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(\address[3] ), .B0(n22), 
    .A0(\address[4] ), .F0(n607880), .F1(n616490));
  SLICE_977 SLICE_977( .D1(n616490), .C1(n591056), .B1(\address[7] ), 
    .A1(n591057), .D0(n607565), .C0(n594572), .B0(n66), .A0(\address[5] ), 
    .F0(n591056), .F1(n616493));
  sine_gen_SLICE_978 \sine_gen.SLICE_978 ( .C1(\address[11] ), 
    .A1(\address[12] ), .D0(\address[12] ), .C0(\sine_gen.n594416 ), 
    .B0(\address[11] ), .A0(n590816), .F0(\sine_gen.n618392 ), .F1(n601330));
  sine_gen_SLICE_979 \sine_gen.SLICE_979 ( .D0(\sine_gen.n618392 ), 
    .C0(\sine_gen.n594418 ), .B0(n590818), .A0(\address[12] ), 
    .F0(\sine_gen.n618395 ));
  sine_gen_SLICE_980 \sine_gen.SLICE_980 ( .D1(n590720), 
    .C1(\sine_gen.n607860 ), .B1(\address[8] ), .A1(\address[9] ), 
    .D0(n607784), .C0(n607864), .B0(\sine_gen.n602890 ), .A0(\address[8] ), 
    .F0(\sine_gen.n607860 ), .F1(\sine_gen.n594132 ));
  sine_gen_SLICE_982 \sine_gen.SLICE_982 ( .D1(n592351), 
    .C1(\sine_gen.n595949 ), .B1(\address[10] ), .A1(\address[9] ), 
    .C0(\sine_gen.n595879 ), .B0(n592281), .A0(\address[8] ), 
    .F0(\sine_gen.n595949 ), .F1(\sine_gen.n618020 ));
  sine_gen_SLICE_983 \sine_gen.SLICE_983 ( .D1(\address[11] ), 
    .C1(\sine_gen.n618023 ), .A1(n592403), .D0(\address[10] ), 
    .C0(\sine_gen.n614130 ), .B0(n592353), .A0(\sine_gen.n618020 ), 
    .F0(\sine_gen.n618023 ), .F1(\sine_gen.n596012 ));
  sine_gen_SLICE_984 \sine_gen.SLICE_984 ( .D1(\address[3] ), .C1(n607984), 
    .B1(n601396), .A1(\address[6] ), .D0(\address[4] ), .C0(\address[3] ), 
    .B0(\address[5] ), .A0(\address[2] ), .F0(n607984), .F1(n594304));
  sine_gen_SLICE_986 \sine_gen.SLICE_986 ( .D1(\address[8] ), 
    .C1(\address[9] ), .B1(n607970), .A1(n608138), .D0(\address[7] ), 
    .C0(\address[6] ), .B0(\address[8] ), .A0(n126), .F0(n607970), 
    .F1(n590794));
  sine_gen_SLICE_988 \sine_gen.SLICE_988 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.n87 ), .B1(\sine_gen.n612704 ), .A1(\sine_gen.n604682 ), 
    .D0(\sine_gen.direction3 ), .C0(\sine_gen.n610542 ), 
    .B0(\sine_gen.n604682 ), .A0(n612682), .F0(\sine_gen.n87 ), 
    .F1(\sine_gen.n614264 ));
  sine_gen_SLICE_992 \sine_gen.SLICE_992 ( .D1(n596223), .C1(\address[5] ), 
    .B1(\address[4] ), .A1(\address[3] ), .D0(\address[3] ), .B0(\address[2] ), 
    .A0(\address[1] ), .F0(n596223), .F1(n607710));
  SLICE_996 SLICE_996( .D1(\address[9] ), .C1(n613170), .B1(n616745), 
    .A1(\address[10] ), .D0(\address[8] ), .C0(n617165), .B0(n592430), 
    .A0(n35), .F0(n613170), .F1(n617360));
  SLICE_997 SLICE_997( .D1(n601330), .C1(n617363), .B1(\address[13] ), 
    .A1(n613318), .D0(n613686), .C0(n617345), .B0(\address[10] ), .A0(n617360), 
    .F0(n617363), .F1(n393324));
  SLICE_998 SLICE_998( .D1(n592950), .C1(n592721), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n592721), .F1(n616670));
  SLICE_1002 SLICE_1002( .D1(n591088), .C1(n590966), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(n596205), .C0(n596223), .B0(\address[4] ), 
    .A0(\address[5] ), .F0(n590966), .F1(n616616));
  SLICE_1004 SLICE_1004( .D1(n617339), .C1(n613683), .B1(\address[10] ), 
    .A1(\address[9] ), .D0(\address[8] ), .C0(n616967), .B0(n35), .A0(n592717), 
    .F0(n613683), .F1(n617348));
  SLICE_1005 SLICE_1005( .D1(\address[10] ), .C1(n613679), .B1(n613680), 
    .A1(n617348), .D0(\address[8] ), .C0(n617333), .A0(n617327), .F0(n613679), 
    .F1(n617351));
  SLICE_1006 SLICE_1006( .D0(\address[8] ), .C0(n614080), .B0(\address[7] ), 
    .A0(n613393), .F0(n617342));
  SLICE_1008 SLICE_1008( .D0(\address[8] ), .C0(n617069), .B0(\address[7] ), 
    .A0(n613777), .F0(n617336));
  SLICE_1009 SLICE_1009( .D1(n613207), .C1(n593760), .B1(\address[8] ), 
    .A1(n617336), .D0(\address[5] ), .C0(n593194), .B0(n592720), 
    .A0(\address[6] ), .F0(n593760), .F1(n617339));
  SLICE_1010 SLICE_1010( .D1(\address[5] ), .C1(n597836), .B1(n592589), 
    .A1(\address[4] ), .D0(n22), .C0(\address[4] ), .B0(n596205), 
    .A0(\address[3] ), .F0(n597836), .F1(n607842));
  SLICE_1013 SLICE_1013( .D1(n617330), .C1(\address[7] ), .B1(n617321), 
    .A1(n613677), .D0(\address[5] ), .C0(n617318), .B0(n592776), .A0(n592777), 
    .F0(n617321), .F1(n617333));
  SLICE_1016 SLICE_1016( .D1(\address[4] ), .C1(n592771), .B1(n592980), 
    .A1(\address[5] ), .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n592771), .F1(n617318));
  SLICE_1018 SLICE_1018( .D0(\address[7] ), .C0(n613434), .B0(\address[6] ), 
    .A0(n613433), .F0(n617312));
  SLICE_1019 SLICE_1019( .D0(\address[7] ), .C0(n613670), .B0(n613671), 
    .A0(n617312), .F0(n617315));
  SLICE_1020 SLICE_1020( .D0(n613436), .C0(\address[6] ), .B0(n614356), 
    .A0(\address[7] ), .F0(n617306));
  SLICE_1021 SLICE_1021( .D1(n613668), .C1(n613667), .B1(n617306), 
    .A1(\address[7] ), .C0(n597892), .B0(\address[5] ), .A0(n592519), 
    .F0(n613667), .F1(n617309));
  SLICE_1022 SLICE_1022( .D1(\address[8] ), .C1(\address[7] ), .B1(n590726), 
    .A1(n590594), .D0(\address[7] ), .C0(n61_adj_323), .B0(n604409), 
    .A0(n591138), .F0(n590726), .F1(n613038));
  SLICE_1025 SLICE_1025( .D1(\address[9] ), .C1(n613832), .B1(n613833), 
    .A1(n616586), .D0(n604919), .C0(n592169), .B0(\address[7] ), .F0(n613832), 
    .F1(n616589));
  SLICE_1026 SLICE_1026( .D1(\address[5] ), .C1(n617300), .B1(n592777), 
    .A1(n592778), .D0(n592780), .C0(\address[5] ), .B0(n592779), 
    .A0(\address[4] ), .F0(n617300), .F1(n617303));
  SLICE_1029 SLICE_1029( .D1(n591036), .C1(n591037), .B1(n616580), 
    .A1(\address[7] ), .D0(n594465), .C0(n590962), .A0(\address[5] ), 
    .F0(n591037), .F1(n616583));
  SLICE_1030 SLICE_1030( .D1(\address[7] ), .C1(n613440), .B1(n617093), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n593221), .A0(n592788), 
    .F0(n613440), .F1(n617294));
  SLICE_1031 SLICE_1031( .D1(\address[8] ), .C1(n617297), .A1(n593881), 
    .D0(n617294), .C0(n610268), .B0(\address[7] ), .A0(n610269), .F0(n617297), 
    .F1(n613884));
  SLICE_1032 SLICE_1032( .D1(\address[5] ), .C1(n593195), .B1(\address[6] ), 
    .A1(n592720), .C0(n592744), .B0(n592752), .A0(\address[4] ), .F0(n593195), 
    .F1(n616574));
  SLICE_1037 SLICE_1037( .D1(\address[7] ), .C1(n613643), .B1(n613644), 
    .A1(n617276), .D0(n592803), .C0(n593334), .B0(\address[5] ), .F0(n613643), 
    .F1(n617279));
  SLICE_1038 SLICE_1038( .D0(n613634), .C0(n613635), .B0(\address[9] ), 
    .A0(\address[8] ), .F0(n617270));
  SLICE_1039 SLICE_1039( .D1(n613632), .C1(n613631), .B1(n617270), 
    .A1(\address[9] ), .D0(\address[7] ), .C0(n594312), .B0(\address[6] ), 
    .A0(n126_adj_249), .F0(n613631), .F1(n590809));
  SLICE_1040 SLICE_1040( .D1(\address[6] ), .C1(n613455), .B1(n613454), 
    .A1(\address[7] ), .D0(n592806), .C0(n617642), .B0(\address[5] ), 
    .A0(n592805), .F0(n613455), .F1(n617264));
  SLICE_1042 SLICE_1042( .D1(\address[7] ), .C1(n591026), .B1(n591027), 
    .A1(\address[6] ), .D0(n607864), .B0(\address[5] ), .A0(n590939), 
    .F0(n591026), .F1(n617258));
  SLICE_1044 SLICE_1044( .D1(n22), .C1(n610524), .B1(\address[4] ), 
    .A1(\address[3] ), .D0(\address[1] ), .C0(\address[2] ), .A0(\address[3] ), 
    .F0(n610524), .F1(n614406));
  SLICE_1046 SLICE_1046( .D1(\address[5] ), .C1(n33), .B1(\address[4] ), 
    .A1(n592472), .D0(n27), .C0(n24), .B0(\address[5] ), .F0(n33), 
    .F1(n611334));
  SLICE_1048 SLICE_1048( .D1(n617105), .C1(\address[7] ), .B1(n613464), 
    .A1(\address[6] ), .D0(n592823), .C0(\address[5] ), .B0(n592821), 
    .A0(\address[4] ), .F0(n613464), .F1(n617240));
  SLICE_1049 SLICE_1049( .D1(n617240), .C1(n617237), .B1(\address[7] ), 
    .A1(n613629), .D0(n592834), .C0(n617234), .B0(\address[5] ), .A0(n592833), 
    .F0(n617237), .F1(n617243));
  SLICE_1050 SLICE_1050( .D0(\address[8] ), .C0(n613152), .B0(n613151), 
    .A0(\address[7] ), .F0(n616544));
  SLICE_1051 SLICE_1051( .D0(\address[8] ), .C0(n604921), .B0(n613744), 
    .A0(n616544), .F0(n616547));
  SLICE_1052 SLICE_1052( .D1(\address[5] ), .C1(n592832), .B1(\address[4] ), 
    .A1(n592830), .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), 
    .A0(\address[1] ), .F0(n592832), .F1(n617234));
  SLICE_1054 SLICE_1054( .D1(n607607), .C1(n596199), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(n596199), .C0(\address[4] ), .B0(n590953), 
    .A0(\address[5] ), .F0(n590998), .F1(n597932));
  SLICE_1055 SLICE_1055( .D1(\address[5] ), .C1(n590953), .A1(n607922), 
    .D0(n61), .C0(n14_adj_305), .B0(\address[4] ), .A0(\address[3] ), 
    .F0(n590953), .F1(n591031));
  SLICE_1057 SLICE_1057( .D1(n617228), .C1(n613586), .B1(n613587), 
    .A1(\address[8] ), .D0(n590873), .B0(n590677), .A0(\address[6] ), 
    .F0(n613586), .F1(n617231));
  SLICE_1058 SLICE_1058( .D1(n592835), .C1(n593243), .B1(\address[6] ), 
    .A1(\address[5] ), .D0(n592836), .B0(n592837), .A0(\address[4] ), 
    .F0(n593243), .F1(n616538));
  SLICE_1059 SLICE_1059( .C1(n616541), .B1(\address[7] ), .A1(n616553), 
    .D0(n593244), .C0(n593245), .B0(\address[6] ), .A0(n616538), .F0(n616541), 
    .F1(n593884));
  SLICE_1060 SLICE_1060( .D1(n592968), .C1(n617222), .B1(\address[6] ), 
    .A1(n592531), .D0(\address[4] ), .C0(\address[6] ), .B0(n592528), 
    .A0(n592526), .F0(n617222), .F1(n617225));
  SLICE_1065 SLICE_1065( .D1(\address[9] ), .C1(n590739), .B1(n616526), 
    .A1(n590577), .D0(\address[7] ), .C0(n607868), .B0(n601408), .A0(n591482), 
    .F0(n590739), .F1(n616529));
  SLICE_1066 SLICE_1066( .D1(\address[6] ), .C1(n613815), .B1(n613814), 
    .A1(\address[7] ), .C0(\address[5] ), .B0(n591395), .A0(n591396), 
    .F0(n613815), .F1(n617204));
  SLICE_1067 SLICE_1067( .C1(n617207), .B1(n618101), .A1(\address[8] ), 
    .D0(\address[7] ), .C0(n613520), .B0(n613521), .A0(n617204), .F0(n617207), 
    .F1(n613727));
  SLICE_1068 SLICE_1068( .D1(\address[4] ), .C1(n608078), .B1(\address[5] ), 
    .A1(n592589), .D0(n15_adj_317), .B0(\address[4] ), .A0(n596205), 
    .F0(n608078), .F1(n608121));
  SLICE_1070 SLICE_1070( .D0(\address[7] ), .C0(n613818), .B0(\address[6] ), 
    .A0(n613817), .F0(n617198));
  SLICE_1071 SLICE_1071( .D1(\address[7] ), .C1(n613514), .B1(n613515), 
    .A1(n617198), .D0(\address[5] ), .C0(n591430), .A0(n591419), .F0(n613514), 
    .F1(n617201));
  SLICE_1072 SLICE_1072( .D1(n592805), .C1(n592819), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[0] ), .C0(\address[1] ), .B0(\address[3] ), 
    .F0(n592819), .F1(n617096));
  SLICE_1073 SLICE_1073( .D1(n617096), .C1(n592802), .B1(n614181), 
    .A1(\address[5] ), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n592802), .F1(n617099));
  SLICE_1074 SLICE_1074( .D0(\address[6] ), .C0(n613821), .B0(\address[7] ), 
    .A0(n613820), .F0(n617192));
  SLICE_1075 SLICE_1075( .D0(\address[7] ), .C0(n613508), .B0(n617192), 
    .A0(n613509), .F0(n617195));
  SLICE_1076 SLICE_1076( .D0(\address[7] ), .C0(n613824), .B0(\address[6] ), 
    .A0(n613823), .F0(n617186));
  SLICE_1077 SLICE_1077( .D1(\address[7] ), .C1(n613505), .B1(n617186), 
    .A1(n613506), .D0(n591603), .C0(n591604), .A0(\address[5] ), .F0(n613505), 
    .F1(n617189));
  SLICE_1078 SLICE_1078( .D1(\address[6] ), .C1(n613827), .B1(\address[7] ), 
    .A1(n613826), .D0(n592583), .C0(\address[5] ), .B0(\address[4] ), 
    .A0(n607587), .F0(n613827), .F1(n617180));
  SLICE_1079 SLICE_1079( .D1(\address[7] ), .C1(n613502), .B1(n617180), 
    .A1(n613503), .D0(\address[5] ), .C0(n603546), .B0(\address[4] ), 
    .A0(n592590), .F0(n613502), .F1(n617183));
  SLICE_1080 SLICE_1080( .D1(\address[5] ), .C1(n30_adj_263), 
    .B1(\address[4] ), .A1(n591596), .D0(\address[1] ), .C0(\address[3] ), 
    .B0(\address[2] ), .A0(\address[0] ), .F0(n30_adj_263), .F1(n617168));
  SLICE_1081 SLICE_1081( .D0(n607900), .C0(n617168), .B0(\address[5] ), 
    .A0(n596155), .F0(n591569));
  SLICE_1082 SLICE_1082( .D0(\address[6] ), .C0(n613836), .B0(n613835), 
    .A0(\address[7] ), .F0(n617162));
  SLICE_1083 SLICE_1083( .D1(\address[7] ), .C1(n613442), .B1(n613443), 
    .A1(n617162), .C0(n593019), .B0(\address[5] ), .A0(n592438), .F0(n613442), 
    .F1(n617165));
  SLICE_1084 SLICE_1084( .D1(\address[7] ), .C1(n614108), .B1(\address[6] ), 
    .A1(n590870), .D0(\address[5] ), .C0(n603838), .B0(n7_adj_322), 
    .A0(n607565), .F0(n614108), .F1(n616502));
  SLICE_1085 SLICE_1085( .D1(n590845), .C1(n597616), .B1(n616502), 
    .A1(\address[7] ), .D0(n595078), .C0(\address[5] ), .B0(\address[4] ), 
    .A0(n592590), .F0(n597616), .F1(n616505));
  SLICE_1086 SLICE_1086( .D0(\address[10] ), .C0(n613398), .B0(n616979), 
    .A0(\address[11] ), .F0(n617156));
  triangular_gen_SLICE_1088 \triangular_gen.SLICE_1088 ( .D1(\tri_wave[9] ), 
    .C1(\tri_wave[2] ), .B1(\tri_wave[4] ), .A1(\tri_wave[7] ), 
    .D0(\tri_wave[10] ), .C0(\tri_wave[2] ), .B0(\tri_wave[8] ), 
    .A0(\tri_wave[5] ), .F0(\triangular_gen.n16 ), .F1(\triangular_gen.n21 ));
  triangular_gen_SLICE_1089 \triangular_gen.SLICE_1089 ( .D1(\tri_wave[4] ), 
    .C1(\triangular_gen.n17 ), .B1(\tri_wave[3] ), .A1(\triangular_gen.n16 ), 
    .D0(\tri_wave[11] ), .C0(\tri_wave[7] ), .B0(\tri_wave[6] ), 
    .A0(\tri_wave[9] ), .F0(\triangular_gen.n17 ), 
    .F1(\triangular_gen.n610544 ));
  SLICE_1090 SLICE_1090( .C1(\address[5] ), .B1(n592871), .A1(n592665), 
    .D0(\address[5] ), .B0(n592497), .A0(n592498), .F0(n613959), .F1(n613436));
  SLICE_1091 SLICE_1091( .D1(n603838), .C1(\address[2] ), .B1(\address[0] ), 
    .A1(\address[1] ), .D0(\address[4] ), .B0(\address[3] ), .F0(n603838), 
    .F1(n592498));
  SLICE_1092 SLICE_1092( .D1(\address[4] ), .C1(n30_adj_270), .A1(n592472), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n30_adj_270), .F1(n592495));
  sine_gen_SLICE_1093 \sine_gen.SLICE_1093 ( .D1(n596067), .C1(n592472), 
    .B1(\address[6] ), .D0(\address[0] ), .C0(\address[2] ), .B0(\address[3] ), 
    .A0(\address[1] ), .F0(n592472), .F1(n604185));
  SLICE_1095 SLICE_1095( .C1(n593016), .B1(n592770), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n593016), .F1(n593357));
  SLICE_1096 SLICE_1096( .D1(\address[5] ), .C1(n590926), .A1(n595078), 
    .C0(\address[2] ), .B0(\address[3] ), .A0(\address[4] ), .F0(n590926), 
    .F1(n591911));
  SLICE_1098 SLICE_1098( .D1(\address[4] ), .C1(n592490), .B1(n592492), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592490), .F1(n593042));
  SLICE_1100 SLICE_1100( .D1(\address[4] ), .C1(n601400), .B1(n38), 
    .A1(\address[0] ), .D0(\address[5] ), .B0(\address[6] ), .F0(n601400), 
    .F1(n612681));
  SLICE_1102 SLICE_1102( .D1(\address[5] ), .C1(n593043), .A1(n592495), 
    .D0(n596081), .C0(\address[4] ), .A0(n596084), .F0(n593043), .F1(n613955));
  sine_gen_SLICE_1103 \sine_gen.SLICE_1103 ( .D1(\address[0] ), 
    .C1(\address[2] ), .B1(\address[1] ), .A1(\address[3] ), .D0(\address[2] ), 
    .C0(\address[1] ), .B0(\address[3] ), .A0(\address[0] ), .F0(n596084), 
    .F1(n596298));
  SLICE_1104 SLICE_1104( .D1(n607826), .C1(n592138), .B1(\address[7] ), 
    .D0(n591911), .C0(n607710), .A0(\address[6] ), .F0(n592138), .F1(n613707));
  SLICE_1107 SLICE_1107( .C1(n592766), .B1(\address[4] ), .A1(n592768), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n592766), .F1(n593210));
  SLICE_1108 SLICE_1108( .D1(\address[4] ), .C1(n15_adj_268), .A1(n592514), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n15_adj_268), .F1(n592519));
  SLICE_1109 SLICE_1109( .D1(\address[4] ), .C1(n592514), .B1(n7_adj_280), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n592514), .F1(n593146));
  SLICE_1110 SLICE_1110( .D1(n612652), .C1(n592518), .B1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592518), .F1(n593048));
  SLICE_1112 SLICE_1112( .D1(n607818), .C1(n591086), .B1(\address[6] ), 
    .D0(\address[3] ), .C0(\address[5] ), .B0(\address[2] ), .A0(\address[4] ), 
    .F0(n591086), .F1(n607826));
  SLICE_1114 SLICE_1114( .D1(\address[4] ), .C1(n596366), .B1(n30_adj_250), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n596366), .F1(n592763));
  SLICE_1115 SLICE_1115( .D1(\address[4] ), .C1(n596366), .A1(n592759), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n592759), .F1(n597914));
  SLICE_1116 SLICE_1116( .D1(\address[5] ), .C1(n593047), .A1(n592511), 
    .D0(\address[4] ), .B0(n592514), .A0(n592967), .F0(n593047), .F1(n613962));
  SLICE_1119 SLICE_1119( .D1(\address[1] ), .C1(\address[4] ), 
    .B1(\address[0] ), .A1(\address[2] ), .D0(\address[4] ), .C0(\address[0] ), 
    .B0(\address[2] ), .A0(\address[1] ), .F0(n592511), .F1(n612619));
  SLICE_1123 SLICE_1123( .C1(n592766), .B1(\address[4] ), .A1(n592753), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592753), .F1(n612947));
  SLICE_1125 SLICE_1125( .C1(n592528), .B1(\address[4] ), .A1(n592537), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n592537), .F1(n593054));
  SLICE_1126 SLICE_1126( .D1(\address[4] ), .C1(n15_adj_264), .A1(n596150), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n15_adj_264), .F1(n592542));
  SLICE_1128 SLICE_1128( .D1(\address[4] ), .B1(n592729), .A1(n592721), 
    .C0(n53), .B0(n592521), .A0(\address[4] ), .F0(n593144), .F1(n592734));
  SLICE_1130 SLICE_1130( .D1(n592541), .C1(n592969), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592969), .F1(n593056));
  SLICE_1131 SLICE_1131( .D1(\address[4] ), .C1(n592541), .A1(n596150), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n592541), .F1(n597856));
  SLICE_1132 SLICE_1132( .D1(\address[4] ), .C1(n30_adj_253), .A1(n592718), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n30_adj_253), .F1(n592736));
  SLICE_1133 SLICE_1133( .D1(n592736), .C1(n593379), .A1(\address[5] ), 
    .D0(n592719), .B0(\address[4] ), .A0(n596349), .F0(n593379), .F1(n613413));
  SLICE_1134 SLICE_1134( .D1(n590966), .C1(n591040), .A1(\address[6] ), 
    .D0(\address[5] ), .B0(n607920), .A0(n590937), .F0(n591040), .F1(n591172));
  SLICE_1136 SLICE_1136( .D1(\address[5] ), .C1(n593055), .A1(n592542), 
    .D0(\address[4] ), .B0(n592531), .A0(n592541), .F0(n593055), .F1(n610275));
  SLICE_1138 SLICE_1138( .D1(\address[2] ), .C1(\address[1] ), 
    .B1(\address[0] ), .A1(\address[3] ), .D0(n30_adj_265), .B0(n15_adj_266), 
    .A0(\address[4] ), .F0(n592538), .F1(n15_adj_266));
  SLICE_1139 SLICE_1139( .C1(n30_adj_265), .B1(\address[4] ), .A1(n592537), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n30_adj_265), .F1(n592535));
  SLICE_1140 SLICE_1140( .D1(n592734), .C1(n592735), .A1(\address[5] ), 
    .C0(\address[4] ), .B0(n15_adj_256), .A0(n30_adj_254), .F0(n592735), 
    .F1(n614063));
  SLICE_1142 SLICE_1142( .D1(\address[4] ), .C1(n15_adj_256), .A1(n30_adj_255), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n15_adj_256), .F1(n592730));
  SLICE_1145 SLICE_1145( .C1(n592528), .B1(\address[4] ), .D0(\address[0] ), 
    .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), .F0(n592528), 
    .F1(n614527));
  SLICE_1147 SLICE_1147( .D1(n592734), .C1(n593378), .B1(\address[5] ), 
    .D0(n592955), .C0(n596349), .B0(\address[4] ), .F0(n593378), .F1(n614060));
  SLICE_1149 SLICE_1149( .C1(n592536), .B1(\address[5] ), .A1(n592538), 
    .C0(n15_adj_266), .B0(\address[4] ), .A0(n592531), .F0(n592536), 
    .F1(n613970));
  SLICE_1150 SLICE_1150( .C1(n592764), .B1(\address[4] ), .A1(n592753), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n592764), .F1(n612948));
  SLICE_1152 SLICE_1152( .D1(\address[4] ), .C1(n30_adj_291), .A1(n591592), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .F0(n591592), 
    .F1(n591864));
  SLICE_1153 SLICE_1153( .D1(\address[4] ), .C1(n30_adj_291), .A1(n595170), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n30_adj_291), .F1(n608058));
  SLICE_1154 SLICE_1154( .D1(\address[4] ), .C1(n592562), .A1(n595170), 
    .D0(n61_adj_313), .C0(\address[4] ), .A0(n592650), .F0(n597733), 
    .F1(n592569));
  SLICE_1155 SLICE_1155( .D1(n30_adj_292), .C1(n61_adj_313), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n61_adj_313), .F1(n593266));
  SLICE_1156 SLICE_1156( .D1(n591688), .C1(n591600), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n591600), .F1(n591850));
  SLICE_1158 SLICE_1158( .D1(n591560), .C1(n62_adj_312), .B1(\address[5] ), 
    .D0(n591559), .C0(\address[4] ), .B0(n61_adj_313), .F0(n62_adj_312), 
    .F1(n597765));
  SLICE_1160 SLICE_1160( .D1(\address[5] ), .C1(n592678), .B1(n592677), 
    .C0(n592508), .B0(n604268), .A0(\address[4] ), .F0(n592678), .F1(n593588));
  SLICE_1161 SLICE_1161( .D1(\address[4] ), .C1(n592508), .A1(n15_adj_268), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592508), .F1(n592525));
  SLICE_1162 SLICE_1162( .D1(n591387), .C1(n591416), .B1(\address[5] ), 
    .D0(n596205), .C0(n592590), .B0(\address[4] ), .F0(n591416), .F1(n591877));
  SLICE_1164 SLICE_1164( .D1(\address[7] ), .C1(n613242), .A1(n616775), 
    .D0(n591415), .C0(n591877), .A0(\address[6] ), .F0(n613242), .F1(n613243));
  SLICE_1165 SLICE_1165( .C1(n591399), .B1(\address[5] ), .A1(n591419), 
    .D0(\address[4] ), .B0(n61_adj_323), .A0(\address[3] ), .F0(n591399), 
    .F1(n591415));
  SLICE_1167 SLICE_1167( .C0(n618089), .B0(\address[8] ), .A0(n613243), 
    .F0(n613725));
  SLICE_1168 SLICE_1168( .D1(\address[3] ), .C1(\address[2] ), 
    .B1(\address[1] ), .A1(\address[0] ), .D0(\address[2] ), .C0(\address[3] ), 
    .B0(\address[0] ), .A0(\address[1] ), .F0(n30_adj_250), .F1(n30_adj_315));
  SLICE_1170 SLICE_1170( .C1(n591594), .B1(\address[4] ), .A1(n596148), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n591594), .F1(n597731));
  SLICE_1173 SLICE_1173( .D1(\address[2] ), .C1(\address[3] ), 
    .B1(\address[0] ), .A1(\address[1] ), .D0(\address[4] ), .C0(n592650), 
    .B0(n592548), .F0(n595165), .F1(n592650));
  SLICE_1174 SLICE_1174( .C1(n607736), .B1(\address[5] ), .A1(n595035), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[4] ), .A0(n14_adj_305), 
    .F0(n607736), .F1(n607816));
  SLICE_1176 SLICE_1176( .D1(n597685), .C1(n591729), .A1(\address[5] ), 
    .D0(\address[3] ), .C0(n22), .A0(\address[4] ), .F0(n591729), .F1(n591891));
  SLICE_1178 SLICE_1178( .D0(n607816), .C0(n591891), .A0(\address[6] ), 
    .F0(n592127));
  SLICE_1180 SLICE_1180( .C1(n604917), .B1(\address[7] ), .A1(n592129), 
    .D0(\address[4] ), .C0(n15_adj_317), .B0(n592583), .A0(n601400), 
    .F0(n604917), .F1(n613718));
  SLICE_1182 SLICE_1182( .C0(n604911), .B0(\address[6] ), .A0(n591894), 
    .F0(n592129));
  SLICE_1185 SLICE_1185( .C1(n595170), .B1(\address[4] ), .A1(n30_adj_304), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n595170), .F1(n591611));
  sine_gen_SLICE_1187 \sine_gen.SLICE_1187 ( .D1(\address[7] ), 
    .C1(\address[5] ), .B1(\address[6] ), .A1(\address[4] ), .D0(\address[7] ), 
    .C0(n603838), .B0(\address[5] ), .A0(\address[6] ), .F0(n604772), .F1(n35));
  SLICE_1188 SLICE_1188( .C1(n15_adj_252), .B1(n596366), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n15_adj_252), .F1(n612981));
  SLICE_1190 SLICE_1190( .C1(n593066), .B1(\address[5] ), .A1(n607836), 
    .D0(n591594), .C0(\address[4] ), .B0(n592558), .F0(n593066), .F1(n613983));
  SLICE_1192 SLICE_1192( .C1(\address[4] ), .B1(n592488), .A1(n596081), 
    .D0(\address[4] ), .B0(n15), .A0(n591600), .F0(n607836), .F1(n613461));
  SLICE_1193 SLICE_1193( .D1(\address[4] ), .C1(n15), .A1(n30_adj_304), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n15), .F1(n591604));
  SLICE_1194 SLICE_1194( .D1(\address[5] ), .C1(n591856), .B1(n591595), 
    .D0(n607900), .B0(\address[4] ), .A0(n596148), .F0(n591856), .F1(n613938));
  SLICE_1196 SLICE_1196( .D1(n595165), .C1(n591565), .A1(\address[5] ), 
    .C0(n30_adj_291), .B0(n596148), .A0(\address[4] ), .F0(n591565), 
    .F1(n591989));
  SLICE_1198 SLICE_1198( .D1(\address[5] ), .C1(n31_adj_314), .A1(n62_adj_312), 
    .D0(n30_adj_315), .C0(\address[4] ), .B0(n596148), .F0(n31_adj_314), 
    .F1(n591567));
  SLICE_1200 SLICE_1200( .C1(n592558), .B1(n607900), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n607900), .F1(n593062));
  SLICE_1202 SLICE_1202( .D1(n592558), .C1(n592557), .B1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592557), .F1(n593064));
  SLICE_1204 SLICE_1204( .D1(n591770), .C1(n591564), .A1(\address[5] ), 
    .D0(n607900), .C0(\address[4] ), .A0(n591559), .F0(n591564), .F1(n591988));
  SLICE_1205 SLICE_1205( .C1(n591559), .B1(n591563), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .F0(n591559), 
    .F1(n597701));
  SLICE_1206 SLICE_1206( .D1(\address[5] ), .C1(n591699), .B1(n593064), 
    .D0(n15), .C0(\address[4] ), .B0(n592562), .F0(n591699), .F1(n613979));
  SLICE_1208 SLICE_1208( .D1(n597853), .C1(n591560), .A1(\address[5] ), 
    .D0(n596148), .B0(n607900), .A0(\address[4] ), .F0(n591560), .F1(n591987));
  SLICE_1210 SLICE_1210( .D1(\address[5] ), .C1(n597853), .B1(n592554), 
    .C0(\address[4] ), .B0(n592548), .A0(n591594), .F0(n597853), .F1(n597921));
  sine_gen_SLICE_1213 \sine_gen.SLICE_1213 ( .D1(\address[5] ), .C1(n591808), 
    .A1(n593286), .C0(n592590), .B0(n592589), .A0(\address[4] ), .F0(n591808), 
    .F1(n613428));
  SLICE_1214 SLICE_1214( .D1(n592581), .C1(n592582), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n592582), .F1(n593072));
  SLICE_1217 SLICE_1217( .C1(n607916), .B1(n593289), .A1(\address[5] ), 
    .D0(n592583), .C0(n22), .B0(\address[3] ), .A0(\address[4] ), .F0(n607916), 
    .F1(n613674));
  SLICE_1218 SLICE_1218( .D1(\address[4] ), .C1(n591563), .A1(n592650), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n591563), .F1(n591770));
  SLICE_1222 SLICE_1222( .D1(\address[5] ), .C1(n593074), .B1(n593073), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[4] ), .A0(\address[2] ), 
    .F0(n593074), .F1(n613985));
  SLICE_1224 SLICE_1224( .D1(\address[5] ), .C1(n591471), .B1(n594572), 
    .D0(n592583), .C0(\address[4] ), .A0(n596205), .F0(n591471), .F1(n613611));
  SLICE_1226 SLICE_1226( .D1(n594572), .C1(n591741), .B1(\address[5] ), 
    .D0(\address[1] ), .C0(\address[4] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n591741), .F1(n613598));
  SLICE_1228 SLICE_1228( .D1(\address[5] ), .C1(n592471), .A1(n592704), 
    .D0(n30_adj_274), .C0(\address[4] ), .A0(n596067), .F0(n592471), 
    .F1(n597938));
  SLICE_1230 SLICE_1230( .D1(\address[5] ), .C1(n593027), .A1(n592471), 
    .C0(\address[4] ), .B0(n592456), .A0(n592464), .F0(n593027), .F1(n613416));
  SLICE_1231 SLICE_1231( .C1(n592440), .B1(\address[4] ), .A1(n592456), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n592456), .F1(n592436));
  SLICE_1232 SLICE_1232( .C1(n591740), .B1(\address[5] ), .A1(n607864), 
    .D0(n596205), .C0(\address[3] ), .B0(\address[4] ), .A0(n22), .F0(n591740), 
    .F1(n613595));
  SLICE_1234 SLICE_1234( .D1(n61_adj_259), .C1(n30_adj_277), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n30_adj_277), .F1(n592466));
  SLICE_1236 SLICE_1236( .D1(\address[1] ), .C1(\address[3] ), 
    .B1(\address[2] ), .A1(\address[0] ), .D0(\address[4] ), .B0(n15_adj_278), 
    .A0(n15_adj_275), .F0(n592467), .F1(n15_adj_275));
  sine_gen_SLICE_1237 \sine_gen.SLICE_1237 ( .D1(n30_adj_277), 
    .C1(n15_adj_278), .A1(\address[4] ), .D0(\address[0] ), .C0(\address[2] ), 
    .B0(\address[3] ), .A0(\address[1] ), .F0(n15_adj_278), .F1(n592460));
  SLICE_1238 SLICE_1238( .C1(n592464), .B1(\address[4] ), .A1(n596067), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n592464), .F1(n593026));
  SLICE_1240 SLICE_1240( .C1(\address[4] ), .B1(n15_adj_308), .A1(n591688), 
    .D0(\address[4] ), .C0(n592650), .B0(n591688), .F0(n591591), .F1(n592574));
  SLICE_1245 SLICE_1245( .D1(\address[6] ), .C1(n591847), .B1(\address[5] ), 
    .A1(n591611), .D0(n38), .C0(n29), .B0(\address[4] ), .A0(\address[3] ), 
    .F0(n591847), .F1(n618032));
  SLICE_1246 SLICE_1246( .C1(n613749), .B1(n617405), .A1(\address[6] ), 
    .D0(\address[5] ), .C0(n612619), .B0(\address[3] ), .A0(n591611), 
    .F0(n613749), .F1(n613750));
  SLICE_1250 SLICE_1250( .C1(n591795), .B1(\address[5] ), .A1(n607841), 
    .D0(\address[3] ), .C0(n592583), .B0(\address[4] ), .A0(n29), .F0(n591795), 
    .F1(n592015));
  SLICE_1252 SLICE_1252( .D1(n7_adj_329), .C1(n591854), .A1(\address[5] ), 
    .D0(n591594), .B0(n596148), .A0(\address[4] ), .F0(n591854), .F1(n592098));
  SLICE_1254 SLICE_1254( .D1(\address[4] ), .C1(n591629), .A1(n591627), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n591629), .F1(n614018));
  SLICE_1256 SLICE_1256( .D1(n592578), .C1(n612621), .B1(\address[3] ), 
    .A1(\address[5] ), .D0(n30_adj_302), .C0(n15_adj_300), .B0(\address[4] ), 
    .F0(n592578), .F1(n613752));
  SLICE_1259 SLICE_1259( .D1(\address[1] ), .C1(\address[4] ), 
    .B1(\address[0] ), .A1(\address[2] ), .D0(\address[2] ), .C0(\address[1] ), 
    .B0(\address[4] ), .A0(\address[0] ), .F0(n612621), .F1(n604999));
  sine_gen_SLICE_1261 \sine_gen.SLICE_1261 ( .D1(n590852), .C1(n591476), 
    .B1(n601276), .A1(\address[6] ), .D0(\address[4] ), .B0(\address[5] ), 
    .F0(n601276), .F1(n597767));
  SLICE_1262 SLICE_1262( .D1(n604685), .C1(n607764), .B1(\address[6] ), 
    .D0(n604410), .C0(\address[5] ), .B0(\address[1] ), .A0(n607565), 
    .F0(n607764), .F1(n607799));
  SLICE_1264 SLICE_1264( .D1(n594453), .C1(n590910), .A1(\address[6] ), 
    .D0(\address[5] ), .B0(n61), .A0(\address[4] ), .F0(n590910), .F1(n591146));
  SLICE_1266 SLICE_1266( .C1(n592491), .B1(n592490), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n592491), .F1(n613460));
  sine_gen_SLICE_1271 \sine_gen.SLICE_1271 ( .D1(n590750), .C1(n594350), 
    .A1(\address[8] ), .D0(\address[7] ), .C0(n594304), .B0(n590848), 
    .A0(\address[6] ), .F0(n594350), .F1(\sine_gen.n594386 ));
  SLICE_1273 SLICE_1273( .D1(n591387), .C1(n591388), .B1(\address[5] ), 
    .D0(n592590), .B0(n30_adj_294), .A0(\address[4] ), .F0(n591388), 
    .F1(n591867));
  SLICE_1274 SLICE_1274( .C1(n592966), .B1(\address[4] ), .A1(n596081), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n592966), .F1(n614049));
  SLICE_1277 SLICE_1277( .C1(n592487), .B1(n592686), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n592487), .F1(n597879));
  SLICE_1278 SLICE_1278( .C1(n62_adj_251), .B1(\address[5] ), .A1(n592760), 
    .D0(n596366), .C0(\address[4] ), .A0(n592758), .F0(n62_adj_251), 
    .F1(n592762));
  SLICE_1282 SLICE_1282( .D1(\address[5] ), .C1(n597725), .B1(n591852), 
    .D0(n591600), .B0(n591559), .A0(\address[4] ), .F0(n597725), .F1(n613935));
  SLICE_1284 SLICE_1284( .D1(n592514), .C1(\address[4] ), .B1(n15_adj_267), 
    .C0(n592753), .B0(n15_adj_252), .A0(\address[4] ), .F0(n592760), 
    .F1(n592534));
  SLICE_1286 SLICE_1286( .D1(\address[5] ), .C1(n608004), .A1(n591387), 
    .C0(\address[3] ), .B0(\address[4] ), .A0(n592589), .F0(n591387), 
    .F1(n613740));
  SLICE_1288 SLICE_1288( .D1(\address[4] ), .C1(n592744), .B1(n592758), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n592744), .F1(n593202));
  SLICE_1290 SLICE_1290( .D1(\address[5] ), .C1(n597727), .A1(n591699), 
    .D0(n592557), .B0(n596148), .A0(\address[4] ), .F0(n597727), .F1(n613934));
  SLICE_1292 SLICE_1292( .D1(n592762), .C1(n593546), .A1(\address[6] ), 
    .D0(n592760), .C0(n593202), .A0(\address[5] ), .F0(n593546), .F1(n613260));
  SLICE_1295 SLICE_1295( .C1(n15_adj_267), .B1(\address[4] ), .A1(n592537), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n15_adj_267), .F1(n592532));
  sine_gen_SLICE_1299 \sine_gen.SLICE_1299 ( .D1(n592417), 
    .C1(\sine_gen.n596015 ), .A1(\address[12] ), .D0(n592408), 
    .C0(\sine_gen.n596008 ), .B0(\address[11] ), .F0(\sine_gen.n596015 ), 
    .F1(n596020));
  SLICE_1301 SLICE_1301( .C0(n613008), .B0(\address[9] ), .A0(n616679), 
    .F0(n592396));
  SLICE_1303 SLICE_1303( .D1(n592532), .C1(n592665), .B1(\address[5] ), 
    .D0(\address[4] ), .B0(n592508), .A0(n15_adj_266), .F0(n592665), 
    .F1(n613140));
  SLICE_1304 SLICE_1304( .C1(n592533), .B1(\address[4] ), .A1(n592508), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n592533), .F1(n593053));
  SLICE_1306 SLICE_1306( .D1(n607565), .C1(n590918), .B1(n66), 
    .A1(\address[5] ), .C0(\address[4] ), .A0(n592589), .F0(n590918), 
    .F1(n608046));
  SLICE_1312 SLICE_1312( .D1(\address[5] ), .C1(n607841), .B1(n593114), 
    .D0(\address[3] ), .C0(\address[4] ), .B0(n7_adj_322), .A0(\address[0] ), 
    .F0(n607841), .F1(n593474));
  SLICE_1314 SLICE_1314( .C1(n592228), .B1(\address[7] ), .A1(n607694), 
    .D0(\address[6] ), .C0(n608046), .B0(n590876), .F0(n592228), .F1(n613167));
  SLICE_1315 SLICE_1315( .C1(n590876), .B1(\address[6] ), .A1(n590845), 
    .C0(\address[4] ), .B0(\address[5] ), .A0(n592590), .F0(n590876), 
    .F1(n591122));
  SLICE_1318 SLICE_1318( .C1(n608038), .B1(n597843), .A1(\address[5] ), 
    .D0(\address[4] ), .C0(\address[3] ), .B0(n592589), .A0(n14_adj_305), 
    .F0(n608038), .F1(n614022));
  SLICE_1320 SLICE_1320( .D1(\address[5] ), .C1(\address[6] ), 
    .A1(\address[4] ), .D0(n607918), .C0(\address[5] ), .B0(\address[6] ), 
    .A0(n604412), .F0(n592227), .F1(n605065));
  sine_gen_SLICE_1321 \sine_gen.SLICE_1321 ( .D1(\address[3] ), 
    .C1(n7_adj_322), .B1(\address[0] ), .A1(\address[4] ), .C0(\address[2] ), 
    .B0(\address[1] ), .F0(n7_adj_322), .F1(n607918));
  SLICE_1323 SLICE_1323( .C1(n613446), .B1(n613445), .A1(\address[5] ), 
    .D0(\address[3] ), .C0(\address[4] ), .B0(n14_adj_305), .A0(n596205), 
    .F0(n613446), .F1(n613447));
  SLICE_1324 SLICE_1324( .D1(\address[4] ), .C1(n15_adj_283), .A1(n592440), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n15_adj_283), .F1(n592443));
  SLICE_1326 SLICE_1326( .D1(\address[5] ), .C1(n591397), .B1(n591554), 
    .D0(\address[4] ), .C0(n596205), .B0(\address[3] ), .A0(n22), .F0(n591397), 
    .F1(n613733));
  SLICE_1328 SLICE_1328( .D1(n592432), .C1(n592431), .B1(\address[5] ), 
    .D0(n592440), .B0(\address[4] ), .A0(n30_adj_290), .F0(n592431), 
    .F1(n613836));
  SLICE_1329 SLICE_1329( .D1(\address[4] ), .C1(n30_adj_290), .A1(n592451), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n30_adj_290), .F1(n593255));
  SLICE_1331 SLICE_1331( .D1(n592474), .C1(n592439), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n592439), .F1(n593034));
  SLICE_1332 SLICE_1332( .D1(\address[4] ), .C1(n613061), .B1(n613062), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n613061), .F1(n592835));
  SLICE_1334 SLICE_1334( .D1(\address[0] ), .C1(\address[2] ), 
    .B1(\address[3] ), .A1(\address[1] ), .D0(\address[1] ), .C0(\address[3] ), 
    .B0(\address[2] ), .A0(\address[0] ), .F0(n592755), .F1(n593005));
  SLICE_1338 SLICE_1338( .C1(n593006), .B1(\address[4] ), .A1(n593005), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n593006), .F1(n612962));
  SLICE_1340 SLICE_1340( .D0(\address[10] ), .C0(n618341), .B0(n617399), 
    .F0(n592403));
  sine_gen_SLICE_1343 \sine_gen.SLICE_1343 ( .D1(\address[4] ), .C1(n592430), 
    .B1(n592433), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), 
    .A0(\address[2] ), .F0(n592430), .F1(n593018));
  SLICE_1344 SLICE_1344( .D1(\address[4] ), .C1(n613052), .A1(n613053), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n613052), .F1(n613054));
  SLICE_1345 SLICE_1345( .D1(\address[0] ), .C1(\address[1] ), 
    .B1(\address[2] ), .A1(\address[3] ), .D0(\address[3] ), .C0(\address[2] ), 
    .B0(\address[1] ), .A0(\address[0] ), .F0(n613053), .F1(n592833));
  SLICE_1347 SLICE_1347( .D1(n593105), .C1(n591410), .A1(\address[5] ), 
    .D0(n61_adj_323), .B0(n46_adj_321), .A0(\address[4] ), .F0(n591410), 
    .F1(n591875));
  SLICE_1348 SLICE_1348( .D1(\address[5] ), .C1(n591540), .B1(n591407), 
    .D0(n592583), .B0(n592589), .A0(\address[4] ), .F0(n591540), .F1(n591973));
  SLICE_1350 SLICE_1350( .D1(n591403), .C1(n591764), .B1(\address[5] ), 
    .D0(\address[3] ), .C0(n591424), .B0(\address[4] ), .A0(\address[2] ), 
    .F0(n591764), .F1(n613731));
  SLICE_1354 SLICE_1354( .C1(n592854), .B1(\address[5] ), .A1(n592432), 
    .C0(n592440), .B0(n30_adj_281), .A0(\address[4] ), .F0(n592854), 
    .F1(n597940));
  SLICE_1355 SLICE_1355( .D1(n592439), .C1(n592440), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592440), .F1(n593019));
  SLICE_1356 SLICE_1356( .D1(n61_adj_259), .C1(n15_adj_258), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n15_adj_258), .F1(n592716));
  SLICE_1358 SLICE_1358( .D1(n601330), .C1(n612943), .B1(\address[13] ), 
    .A1(n613501), .C0(n612942), .B0(\address[10] ), .A0(n616649), .F0(n612943), 
    .F1(n393321));
  SLICE_1360 SLICE_1360( .D1(\address[4] ), .C1(n30_adj_285), .B1(n30_adj_281), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n30_adj_285), .F1(n592450));
  SLICE_1363 SLICE_1363( .D0(\address[5] ), .C0(n593254), .A0(n592854), 
    .F0(n593579));
  SLICE_1364 SLICE_1364( .D1(\address[4] ), .C1(n592834), .A1(n592837), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592834), .F1(n593320));
  SLICE_1366 SLICE_1366( .D1(\address[4] ), .C1(n592837), .B1(n592833), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n592837), .F1(n597899));
  SLICE_1368 SLICE_1368( .D1(\address[4] ), .C1(n592836), .A1(n592846), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n592836), .F1(n593319));
  SLICE_1370 SLICE_1370( .D1(n591157), .C1(n597650), .A1(\address[7] ), 
    .D0(\address[6] ), .C0(n590677), .B0(n607864), .A0(\address[5] ), 
    .F0(n597650), .F1(n613227));
  SLICE_1372 SLICE_1372( .D1(n591154), .C1(n608080), .B1(\address[7] ), 
    .D0(n596199), .C0(n590592), .B0(\address[6] ), .A0(n601276), .F0(n608080), 
    .F1(n612987));
  SLICE_1374 SLICE_1374( .C1(n591636), .B1(\address[5] ), .A1(n591633), 
    .D0(n30_adj_299), .B0(\address[4] ), .A0(n15_adj_298), .F0(n591636), 
    .F1(n613754));
  SLICE_1376 SLICE_1376( .D1(n607561), .C1(n605939), .B1(\address[6] ), 
    .A1(n607980), .D0(\address[1] ), .C0(n604410), .B0(\address[0] ), 
    .A0(\address[5] ), .F0(n605939), .F1(n597648));
  sine_gen_SLICE_1377 \sine_gen.SLICE_1377 ( .D1(n592590), .C1(n607561), 
    .B1(n601396), .A1(\address[6] ), .D0(n603546), .C0(\address[1] ), 
    .B0(\address[5] ), .A0(\address[4] ), .F0(n607561), .F1(n607748));
  SLICE_1378 SLICE_1378( .D1(n597648), .C1(n591156), .B1(\address[7] ), 
    .D0(\address[6] ), .C0(n607918), .B0(\address[5] ), .A0(n607922), 
    .F0(n591156), .F1(n612986));
  SLICE_1380 SLICE_1380( .D1(\address[4] ), .C1(n595170), .A1(n591600), 
    .C0(n591617), .B0(n591600), .A0(\address[4] ), .F0(n591848), .F1(n591782));
  SLICE_1381 SLICE_1381( .D1(\address[4] ), .C1(n591617), .B1(n591688), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n591617), .F1(n597723));
  SLICE_1383 SLICE_1383( .D1(\address[4] ), .C1(n592588), .B1(n15_adj_317), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592588), .F1(n614046));
  SLICE_1384 SLICE_1384( .C1(n591638), .B1(\address[5] ), .A1(n607906), 
    .C0(\address[4] ), .B0(n15_adj_297), .A0(n591629), .F0(n591638), 
    .F1(n613758));
  SLICE_1388 SLICE_1388( .D1(\address[8] ), .C1(n608022), .B1(\address[7] ), 
    .A1(n608116), .D0(\address[5] ), .C0(\address[6] ), .B0(n592583), 
    .A0(\address[4] ), .F0(n608022), .F1(n590773));
  SLICE_1390 SLICE_1390( .C1(n607906), .B1(\address[5] ), .A1(n591639), 
    .D0(\address[3] ), .C0(\address[4] ), .B0(n38), .A0(n22), .F0(n607906), 
    .F1(n612912));
  SLICE_1393 SLICE_1393( .D1(\address[5] ), .C1(n591822), .B1(n591661), 
    .D0(\address[4] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n591822), .F1(n613893));
  SLICE_1394 SLICE_1394( .D1(n601330), .C1(n612934), .B1(\address[13] ), 
    .A1(n613489), .C0(n612933), .B0(\address[10] ), .A0(n616637), .F0(n612934), 
    .F1(n393320));
  SLICE_1396 SLICE_1396( .D1(\address[5] ), .C1(n591817), .B1(n591661), 
    .D0(n592590), .C0(n591420), .B0(\address[4] ), .A0(\address[0] ), 
    .F0(n591817), .F1(n592040));
  SLICE_1398 SLICE_1398( .D1(\address[7] ), .C1(n63_adj_324), 
    .B1(\address[6] ), .A1(n4_adj_330), .B0(n594441), .A0(\address[5] ), 
    .F0(n63_adj_324), .F1(n613224));
  SLICE_1400 SLICE_1400( .D1(n616643), .C1(n612939), .B1(\address[11] ), 
    .C0(n590796), .B0(\address[10] ), .A0(n617639), .F0(n612939), .F1(n590822));
  sine_gen_SLICE_1401 \sine_gen.SLICE_1401 ( .D1(n608138), 
    .C1(\sine_gen.n594185 ), .B1(\address[8] ), .A1(\address[9] ), 
    .D0(\address[5] ), .C0(n594441), .B0(\address[7] ), .A0(\address[6] ), 
    .F0(\sine_gen.n594185 ), .F1(n590796));
  SLICE_1402 SLICE_1402( .D1(\address[5] ), .C1(\address[4] ), .B1(n607607), 
    .A1(n603546), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n607607), .F1(n613592));
  sine_gen_SLICE_1405 \sine_gen.SLICE_1405 ( .D0(n590822), 
    .C0(\sine_gen.n594420 ), .B0(\address[12] ), .F0(\sine_gen.n594426 ));
  SLICE_1406 SLICE_1406( .D1(n592477), .C1(n597879), .B1(\address[5] ), 
    .D0(n594527), .A0(\address[5] ), .F0(n590870), .F1(n597927));
  SLICE_1408 SLICE_1408( .C1(n15_adj_273), .B1(\address[4] ), .A1(n596067), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n15_adj_273), .F1(n592476));
  SLICE_1410 SLICE_1410( .D1(\address[8] ), .C1(n603973), .B1(\address[7] ), 
    .A1(n607868), .D0(\address[9] ), .C0(n608106), .B0(n594027), .A0(n66), 
    .F0(n603973), .F1(n601157));
  SLICE_1412 SLICE_1412( .D1(n612394), .C1(n590811), .B1(\address[11] ), 
    .A1(\sine_gen.n604710 ), .C0(n601157), .B0(\address[10] ), .A0(n590794), 
    .F0(n590811), .F1(\sine_gen.n594420 ));
  SLICE_1414 SLICE_1414( .D1(\address[4] ), .C1(n613055), .A1(n613056), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n613055), .F1(n592477));
  SLICE_1416 SLICE_1416( .C1(\address[9] ), .B1(n590786), .A1(n608118), 
    .D0(n601364), .C0(\address[9] ), .B0(n29), .A0(n604593), .F0(n607782), 
    .F1(n590807));
  sine_gen_SLICE_1417 \sine_gen.SLICE_1417 ( .D1(\address[2] ), .C1(n604593), 
    .D0(\address[4] ), .C0(\address[3] ), .B0(\address[5] ), .A0(\address[6] ), 
    .F0(n604593), .F1(n594027));
  SLICE_1418 SLICE_1418( .D1(n592445), .B1(\address[4] ), .A1(n15_adj_258), 
    .D0(n596064), .C0(\address[4] ), .A0(n46), .F0(n592454), .F1(n592708));
  SLICE_1419 SLICE_1419( .D1(\address[6] ), .C1(\address[5] ), .B1(n592453), 
    .A1(n592454), .D0(\address[4] ), .C0(n61_adj_259), .A0(n592456), 
    .F0(n592453), .F1(n593682));
  SLICE_1420 SLICE_1420( .D1(\address[4] ), .C1(n613058), .B1(n613059), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n613058), .F1(n592773));
  SLICE_1423 SLICE_1423( .D1(\address[4] ), .C1(n61_adj_259), .A1(n596064), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n61_adj_259), .F1(n592455));
  SLICE_1424 SLICE_1424( .D1(n592445), .C1(n592705), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n592705), .F1(n593170));
  SLICE_1425 SLICE_1425( .C1(n592445), .B1(n596064), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n592445), .F1(n592432));
  SLICE_1426 SLICE_1426( .C1(n591826), .B1(\address[5] ), .A1(n591391), 
    .D0(\address[4] ), .C0(n592590), .A0(n591648), .F0(n591826), .F1(n592071));
  SLICE_1428 SLICE_1428( .C1(n30_adj_260), .B1(\address[4] ), .A1(n15_adj_288), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n30_adj_260), .F1(n592704));
  SLICE_1429 SLICE_1429( .D1(\address[4] ), .C1(n15_adj_288), .B1(n592445), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n15_adj_288), .F1(n592437));
  SLICE_1430 SLICE_1430( .D1(n614212), .C1(n591329), .B1(n604772), 
    .A1(\address[9] ), .D0(n590897), .C0(n591282), .A0(\address[8] ), 
    .F0(n591329), .F1(n614069));
  SLICE_1431 SLICE_1431( .D1(n604685), .C1(\address[6] ), .B1(\address[7] ), 
    .A1(n590848), .D0(\address[7] ), .C0(n590677), .B0(\address[6] ), 
    .F0(n590897), .F1(n590732));
  SLICE_1432 SLICE_1432( .D1(n592758), .C1(n592752), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n592752), .F1(n593361));
  SLICE_1437 SLICE_1437( .D1(n604593), .C1(\address[0] ), .B1(\address[1] ), 
    .A1(\address[2] ), .D0(\address[0] ), .C0(\address[2] ), .B0(\address[8] ), 
    .A0(\address[1] ), .F0(n614212), .F1(n607962));
  SLICE_1438 SLICE_1438( .D1(\address[8] ), .C1(n255), .D0(n601408), 
    .C0(\address[4] ), .B0(n596223), .A0(\address[7] ), .F0(n255), 
    .F1(n590454));
  SLICE_1440 SLICE_1440( .C1(n593168), .B1(n592467), .A1(\address[5] ), 
    .D0(\address[4] ), .B0(n596298), .A0(n592451), .F0(n593168), .F1(n613188));
  SLICE_1442 SLICE_1442( .D1(n62_adj_325), .C1(n608010), .B1(\address[7] ), 
    .A1(n601408), .C0(\address[6] ), .A0(n594453), .F0(n608010), .F1(n607740));
  sine_gen_SLICE_1443 \sine_gen.SLICE_1443 ( .D1(\address[7] ), .C1(n601408), 
    .B1(n595059), .A1(\address[4] ), .D0(\address[6] ), .C0(\address[5] ), 
    .F0(n601408), .F1(n590720));
  SLICE_1444 SLICE_1444( .C1(n593169), .B1(n592704), .A1(\address[5] ), 
    .D0(n592446), .B0(n596067), .A0(\address[4] ), .F0(n593169), .F1(n613187));
  SLICE_1448 SLICE_1448( .D0(n4), .C0(\address[11] ), .B0(\address[12] ), 
    .A0(n590550), .F0(n590555));
  sine_gen_SLICE_1449 \sine_gen.SLICE_1449 ( .D1(\address[8] ), .C1(n590577), 
    .B1(\address[9] ), .A1(\address[10] ), .D0(\address[1] ), .C0(n594027), 
    .B0(\address[7] ), .A0(\address[0] ), .F0(n590577), .F1(n4));
  SLICE_1450 SLICE_1450( .D1(\address[4] ), .C1(n592720), .A1(n592728), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n592720), .F1(n592741));
  SLICE_1452 SLICE_1452( .D1(\address[9] ), .C1(n590449), .B1(n604728), 
    .A1(n607864), .C0(n590720), .A0(\address[8] ), .F0(n590449), .F1(n590527));
  sine_gen_SLICE_1453 \sine_gen.SLICE_1453 ( .D1(n590555), 
    .C1(\sine_gen.n594126 ), .B1(\address[13] ), .A1(n604677), 
    .D0(\address[9] ), .C0(\sine_gen.n604710 ), .B0(n607864), .A0(n590449), 
    .F0(\sine_gen.n594126 ), .F1(\sine_gen.n398[9] ));
  SLICE_1454 SLICE_1454( .D1(\address[7] ), .C1(n590694), .B1(n601408), 
    .A1(n607922), .D0(\address[6] ), .C0(n607457), .B0(n595059), .A0(n601276), 
    .F0(n590694), .F1(n590736));
  SLICE_1456 SLICE_1456( .D1(n592373), .C1(n592323), .B1(\address[8] ), 
    .A1(\address[9] ), .D0(n592227), .C0(n597767), .B0(\address[7] ), 
    .F0(n592323), .F1(n592397));
  SLICE_1459 SLICE_1459( .D1(\address[11] ), .C1(n592409), .B1(n592408), 
    .D0(n592396), .C0(n592397), .B0(\address[10] ), .F0(n592409), .F1(n592416));
  SLICE_1460 SLICE_1460( .D1(n601408), .C1(n590691), .B1(n604410), 
    .A1(\address[7] ), .D0(n590849), .C0(n14_adj_305), .B0(n126_adj_249), 
    .A0(\address[6] ), .F0(n590691), .F1(n590733));
  SLICE_1462 SLICE_1462( .D0(n614098), .C0(n612408), .B0(n601330), 
    .A0(\address[13] ), .F0(n393315));
  sine_gen_SLICE_1463 \sine_gen.SLICE_1463 ( .D1(\address[10] ), .C1(n590432), 
    .A1(\address[9] ), .D0(n604593), .C0(\address[8] ), .B0(\address[7] ), 
    .A0(\address[2] ), .F0(n590432), .F1(n614098));
  SLICE_1465 SLICE_1465( .D1(n601330), .C1(n592421), .B1(n617501), 
    .A1(\address[13] ), .C0(n592416), .B0(\address[12] ), .A0(n592417), 
    .F0(n592421), .F1(n393323));
  SLICE_1466 SLICE_1466( .C1(\address[4] ), .B1(n596349), .A1(n592744), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n596349), .F1(n593194));
  SLICE_1468 SLICE_1468( .D1(\address[1] ), .C1(\address[2] ), 
    .B1(\address[4] ), .A1(\address[3] ), .D0(\address[2] ), .C0(\address[4] ), 
    .B0(\address[3] ), .A0(\address[1] ), .F0(n608062), .F1(n597832));
  SLICE_1470 SLICE_1470( .D1(n592414), .C1(\address[12] ), .B1(n592413), 
    .D0(n618077), .B0(\address[11] ), .A0(n592403), .F0(n592413), .F1(n592419));
  SLICE_1474 SLICE_1474( .C1(n593010), .B1(\address[4] ), .A1(n592823), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592823), .F1(n613652));
  SLICE_1476 SLICE_1476( .D1(\address[4] ), .C1(n593009), .A1(n592832), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n593009), .F1(n613653));
  SLICE_1478 SLICE_1478( .D1(\address[4] ), .C1(n592831), .A1(n592833), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592831), .F1(n613656));
  SLICE_1480 SLICE_1480( .D1(\address[4] ), .C1(n593008), .A1(n592836), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n593008), .F1(n613655));
  SLICE_1482 SLICE_1482( .D1(n591396), .C1(n591763), .A1(\address[5] ), 
    .D0(\address[1] ), .C0(\address[4] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n591763), .F1(n613716));
  SLICE_1484 SLICE_1484( .D1(n607984), .C1(n591045), .B1(\address[6] ), 
    .A1(n590870), .D0(\address[5] ), .C0(\address[1] ), .B0(n604410), 
    .A0(n607920), .F0(n591045), .F1(n591175));
  SLICE_1486 SLICE_1486( .D1(n596336), .C1(n592747), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n592747), .F1(n593197));
  SLICE_1487 SLICE_1487( .D1(\address[4] ), .C1(n596336), .B1(n592747), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n596336), .F1(n593192));
  SLICE_1489 SLICE_1489( .C0(n592437), .B0(\address[5] ), .A0(n592436), 
    .F0(n613443));
  SLICE_1490 SLICE_1490( .D1(\address[7] ), .C1(n614213), .B1(n604409), 
    .A1(n607607), .D0(n591420), .C0(\address[4] ), .B0(\address[5] ), 
    .A0(\address[6] ), .F0(n614213), .F1(n614084));
  SLICE_1493 SLICE_1493( .D1(n592708), .C1(n593173), .A1(\address[5] ), 
    .C0(n592433), .B0(\address[4] ), .A0(n15_adj_287), .F0(n593173), 
    .F1(n613191));
  SLICE_1496 SLICE_1496( .C1(n591762), .B1(n591539), .A1(\address[5] ), 
    .D0(n52), .C0(\address[4] ), .B0(n596199), .A0(n61), .F0(n591762), 
    .F1(n613172));
  SLICE_1498 SLICE_1498( .D1(\address[7] ), .C1(n590688), .A1(n608030), 
    .D0(\address[6] ), .C0(n591476), .B0(n601276), .A0(n590840), .F0(n590688), 
    .F1(n590731));
  SLICE_1501 SLICE_1501( .D1(n591425), .C1(n595035), .B1(\address[5] ), 
    .D0(n7_adj_322), .C0(\address[4] ), .B0(n22), .A0(\address[3] ), 
    .F0(n595035), .F1(n613619));
  SLICE_1502 SLICE_1502( .D1(\address[9] ), .C1(n590774), .B1(n590773), 
    .D0(n590732), .C0(n590731), .A0(\address[8] ), .F0(n590774), .F1(n590800));
  SLICE_1505 SLICE_1505( .D1(n591425), .C1(n591426), .B1(\address[5] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[4] ), .A0(\address[2] ), 
    .F0(n591426), .F1(n613817));
  SLICE_1506 SLICE_1506( .C1(n592742), .B1(n592717), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n592742), .F1(n593380));
  SLICE_1509 SLICE_1509( .D1(\address[13] ), .C1(n590815), .B1(n618485), 
    .A1(n601330), .D0(\address[10] ), .C0(n590800), .B0(n590801), .F0(n590815), 
    .F1(n393319));
  SLICE_1512 SLICE_1512( .D1(n591539), .C1(n607726), .A1(\address[5] ), 
    .D0(n596199), .C0(\address[1] ), .B0(n591424), .A0(\address[4] ), 
    .F0(n607726), .F1(n613622));
  SLICE_1515 SLICE_1515( .C1(n592727), .B1(n593186), .A1(\address[5] ), 
    .D0(n596336), .C0(n596349), .A0(\address[4] ), .F0(n592727), .F1(n613779));
  SLICE_1517 SLICE_1517( .D1(\address[4] ), .C1(n52), .B1(n61), .A1(n596199), 
    .C0(\address[0] ), .A0(\address[1] ), .F0(n52), .F1(n591757));
  SLICE_1518 SLICE_1518( .D1(n612394), .C1(n604728), .B1(n590811), 
    .A1(\address[11] ), .D0(\address[6] ), .C0(\address[8] ), 
    .B0(\address[5] ), .A0(\address[7] ), .F0(n604728), .F1(n590821));
  sine_gen_SLICE_1519 \sine_gen.SLICE_1519 ( .D1(n30_adj_304), 
    .C1(n61_adj_313), .A1(\address[4] ), .D0(\address[10] ), .B0(\address[4] ), 
    .A0(\address[9] ), .F0(n612394), .F1(n591595));
  SLICE_1520 SLICE_1520( .D1(\address[10] ), .C1(n590791), .A1(n590792), 
    .D0(\address[9] ), .C0(n590759), .B0(n608022), .A0(n601362), .F0(n590791), 
    .F1(n590810));
  SLICE_1522 SLICE_1522( .C0(n590821), .B0(\address[12] ), .A0(n590822), 
    .F0(n590827));
  SLICE_1523 SLICE_1523( .D0(\address[13] ), .C0(n590810), .B0(n590827), 
    .A0(n601330), .F0(n393318));
  SLICE_1524 SLICE_1524( .C1(n597693), .B1(n591466), .A1(\address[5] ), 
    .C0(\address[4] ), .B0(\address[3] ), .A0(n592589), .F0(n597693), 
    .F1(n597741));
  SLICE_1525 SLICE_1525( .D1(n591465), .C1(\address[5] ), .B1(n591466), 
    .C0(n592590), .B0(\address[4] ), .A0(n596205), .F0(n591466), .F1(n613589));
  SLICE_1526 SLICE_1526( .D1(\address[13] ), .C1(n590544), .B1(n590557), 
    .A1(n601330), .C0(n590533), .B0(n607782), .A0(\address[10] ), .F0(n590544), 
    .F1(n393317));
  SLICE_1528 SLICE_1528( .D1(\address[5] ), .C1(n591754), .B1(n594465), 
    .D0(\address[3] ), .C0(\address[4] ), .B0(n15_adj_317), .A0(n22), 
    .F0(n591754), .F1(n613614));
  SLICE_1531 SLICE_1531( .C1(n593308), .B1(n592437), .A1(\address[5] ), 
    .C0(n592433), .B0(n592446), .A0(\address[4] ), .F0(n593308), .F1(n593628));
  SLICE_1532 SLICE_1532( .D1(n592854), .C1(n593309), .B1(\address[5] ), 
    .D0(n592430), .C0(n592852), .B0(\address[4] ), .F0(n593309), .F1(n593630));
  SLICE_1533 SLICE_1533( .D1(\address[0] ), .C1(\address[3] ), 
    .B1(\address[2] ), .A1(\address[1] ), .D0(\address[1] ), .C0(\address[0] ), 
    .B0(\address[3] ), .A0(\address[2] ), .F0(n592852), .F1(n30_adj_304));
  SLICE_1534 SLICE_1534( .D1(n592437), .C1(n593178), .A1(\address[5] ), 
    .C0(\address[4] ), .B0(n592456), .A0(n592705), .F0(n593178), .F1(n613199));
  SLICE_1537 SLICE_1537( .D1(\address[4] ), .C1(n592478), .A1(n592433), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n592433), .F1(n593307));
  SLICE_1538 SLICE_1538( .D1(\address[5] ), .C1(n591749), .A1(n590937), 
    .D0(\address[4] ), .B0(n592590), .A0(n61), .F0(n591749), .F1(n591941));
  SLICE_1540 SLICE_1540( .D1(\address[5] ), .C1(n591747), .A1(n604410), 
    .D0(\address[4] ), .C0(\address[0] ), .B0(n591420), .A0(n61), .F0(n591747), 
    .F1(n613604));
  sine_gen_SLICE_1543 \sine_gen.SLICE_1543 ( .D1(\address[0] ), .C1(n601396), 
    .B1(\address[3] ), .A1(n7_adj_322), .D0(\address[4] ), .B0(\address[5] ), 
    .F0(n601396), .F1(n607457));
  SLICE_1544 SLICE_1544( .D1(\address[6] ), .C1(n607649), .B1(n590592), 
    .D0(\address[3] ), .C0(\address[5] ), .B0(n22), .A0(\address[4] ), 
    .F0(n607649), .F1(n591190));
  SLICE_1550 SLICE_1550( .D1(n593018), .C1(n592435), .B1(\address[5] ), 
    .C0(n592430), .B0(n30_adj_290), .A0(\address[4] ), .F0(n592435), 
    .F1(n613835));
  SLICE_1559 SLICE_1559( .D1(\address[4] ), .C1(n15_adj_303), .A1(n591617), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n15_adj_303), .F1(n591603));
  SLICE_1560 SLICE_1560( .C1(n591784), .B1(n591601), .A1(\address[5] ), 
    .C0(n595170), .B0(\address[4] ), .A0(n592557), .F0(n591784), .F1(n613506));
  SLICE_1562 SLICE_1562( .C1(n597702), .B1(n591782), .A1(\address[5] ), 
    .D0(n591596), .C0(n592557), .B0(\address[4] ), .F0(n597702), .F1(n613824));
  SLICE_1564 SLICE_1564( .D1(n617195), .C1(n592307), .B1(\address[8] ), 
    .D0(n616661), .C0(n618209), .A0(\address[7] ), .F0(n592307), .F1(n613854));
  SLICE_1566 SLICE_1566( .C1(n597704), .B1(n591601), .A1(\address[5] ), 
    .D0(n591596), .C0(\address[4] ), .A0(n591600), .F0(n597704), .F1(n613823));
  SLICE_1568 SLICE_1568( .D1(\address[5] ), .C1(n591598), .A1(n591595), 
    .C0(n591608), .B0(n15_adj_308), .A0(\address[4] ), .F0(n591598), 
    .F1(n613508));
  SLICE_1570 SLICE_1570( .D1(\address[4] ), .C1(n592729), .A1(n592728), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n592729), .F1(n593186));
  SLICE_1571 SLICE_1571( .C1(\address[4] ), .B1(n592961), .A1(n592729), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n592961), .F1(n593384));
  SLICE_1572 SLICE_1572( .D1(\address[5] ), .C1(n608064), .B1(n591597), 
    .D0(n30_adj_291), .C0(\address[4] ), .A0(n591592), .F0(n608064), 
    .F1(n613509));
  SLICE_1574 SLICE_1574( .D0(n604677), .C0(n590527), .B0(n590555), 
    .A0(\address[13] ), .F0(n393316));
  sine_gen_SLICE_1575 \sine_gen.SLICE_1575 ( .D1(n604677), .C1(\address[9] ), 
    .B1(\address[8] ), .A1(n590720), .D0(\address[12] ), .C0(\address[10] ), 
    .B0(\address[11] ), .F0(n604677), .F1(n612408));
  SLICE_1576 SLICE_1576( .D1(\address[5] ), .C1(n608068), .A1(n591595), 
    .D0(n595170), .C0(n607900), .A0(\address[4] ), .F0(n608068), .F1(n613821));
  SLICE_1578 SLICE_1578( .D1(\address[8] ), .C1(n4_adj_331), .B1(n618347), 
    .A1(n601408), .D0(n591559), .C0(\address[7] ), .B0(\address[4] ), 
    .F0(n4_adj_331), .F1(n612915));
  SLICE_1580 SLICE_1580( .C1(n591778), .B1(\address[5] ), .A1(n597850), 
    .D0(n591592), .C0(\address[4] ), .B0(n591596), .F0(n591778), .F1(n613820));
  SLICE_1584 SLICE_1584( .D1(n596349), .C1(n592728), .B1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592728), .F1(n597918));
  SLICE_1586 SLICE_1586( .D1(n607922), .C1(n591006), .B1(\address[5] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[4] ), .A0(\address[2] ), 
    .F0(n591006), .F1(n591089));
  SLICE_1588 SLICE_1588( .D1(\address[8] ), .C1(n607742), .B1(n590897), 
    .A1(\address[9] ), .D0(n604409), .C0(n591420), .B0(\address[0] ), 
    .A0(\address[7] ), .F0(n607742), .F1(n613478));
  SLICE_1595 SLICE_1595( .D1(n591426), .C1(n591419), .B1(\address[5] ), 
    .D0(\address[4] ), .B0(n595059), .A0(n592589), .F0(n591419), .F1(n591885));
  SLICE_1596 SLICE_1596( .D1(\address[5] ), .C1(n607738), .A1(n591425), 
    .D0(\address[1] ), .C0(n61), .B0(n603546), .A0(\address[4] ), .F0(n607738), 
    .F1(n607815));
  SLICE_1598 SLICE_1598( .D1(\address[9] ), .C1(n591307), .B1(n601364), 
    .A1(n608010), .D0(n601408), .C0(n591243), .B0(\address[7] ), 
    .A0(\address[8] ), .F0(n591307), .F1(n613479));
  sine_gen_SLICE_1599 \sine_gen.SLICE_1599 ( .D1(\address[4] ), 
    .C1(\address[6] ), .B1(n601364), .A1(\address[5] ), .C0(\address[8] ), 
    .A0(\address[7] ), .F0(n601364), .F1(n614103));
  SLICE_1602 SLICE_1602( .D1(\address[5] ), .C1(n607712), .A1(n591824), 
    .D0(\address[4] ), .C0(\address[3] ), .B0(\address[2] ), .A0(n595059), 
    .F0(n591824), .F1(n613895));
  SLICE_1604 SLICE_1604( .D1(\address[3] ), .C1(\address[0] ), 
    .B1(\address[2] ), .A1(\address[1] ), .D0(\address[1] ), .C0(\address[2] ), 
    .B0(\address[0] ), .A0(\address[3] ), .F0(n592717), .F1(n15_adj_287));
  SLICE_1605 SLICE_1605( .C1(n592718), .B1(\address[4] ), .A1(n592717), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592718), .F1(n592726));
  SLICE_1606 SLICE_1606( .D1(\address[4] ), .C1(n596205), .B1(n61_adj_323), 
    .C0(n591723), .B0(\address[5] ), .A0(n591425), .F0(n613515), .F1(n591425));
  SLICE_1609 SLICE_1609( .D1(n608000), .C1(n591406), .B1(\address[5] ), 
    .D0(n38), .C0(\address[4] ), .B0(n22), .A0(\address[3] ), .F0(n591406), 
    .F1(n613902));
  SLICE_1610 SLICE_1610( .D1(n614493), .C1(\address[4] ), .B1(\address[2] ), 
    .A1(\address[3] ), .D0(\address[0] ), .B0(\address[5] ), .A0(\address[1] ), 
    .F0(n614493), .F1(n614411));
  SLICE_1613 SLICE_1613( .D1(n591122), .C1(n591121), .A1(\address[7] ), 
    .D0(n594527), .C0(\address[5] ), .B0(n607926), .A0(\address[6] ), 
    .F0(n591121), .F1(n613221));
  SLICE_1614 SLICE_1614( .D1(\address[5] ), .C1(n613998), .A1(n613997), 
    .D0(\address[1] ), .C0(\address[4] ), .B0(n591424), .A0(n603546), 
    .F0(n613998), .F1(n613999));
  SLICE_1617 SLICE_1617( .D1(n591390), .C1(n592590), .B1(\address[4] ), 
    .D0(n592590), .C0(\address[4] ), .A0(n592583), .F0(n591403), .F1(n597708));
  SLICE_1618 SLICE_1618( .D1(n592721), .C1(n592722), .B1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n592722), .F1(n597874));
  SLICE_1619 SLICE_1619( .D1(\address[4] ), .C1(n592978), .A1(n592722), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592978), .F1(n593185));
  SLICE_1621 SLICE_1621( .D1(n607918), .C1(\address[5] ), .B1(n590961), 
    .D0(n601212), .C0(n607918), .B0(\address[5] ), .A0(n29), .F0(n613826), 
    .F1(n591085));
  SLICE_1625 SLICE_1625( .D1(\address[5] ), .C1(n591395), .A1(n591387), 
    .D0(n30_adj_320), .B0(n61_adj_323), .A0(\address[4] ), .F0(n591395), 
    .F1(n591408));
  SLICE_1626 SLICE_1626( .D1(\address[5] ), .C1(n592793), .B1(n593224), 
    .D0(n591397), .C0(n591398), .A0(\address[5] ), .F0(n613814), .F1(n610269));
  SLICE_1627 SLICE_1627( .C1(n591398), .B1(\address[5] ), .A1(n591388), 
    .D0(n15_adj_317), .B0(\address[4] ), .A0(n30_adj_319), .F0(n591398), 
    .F1(n592029));
  SLICE_1628 SLICE_1628( .C1(n592991), .B1(n592833), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n592991), .F1(n593245));
  SLICE_1630 SLICE_1630( .C1(n596273), .B1(n592508), .A1(\address[4] ), 
    .D0(\address[4] ), .C0(n592836), .B0(n592838), .F0(n593244), .F1(n593261));
  SLICE_1631 SLICE_1631( .D1(\address[4] ), .C1(n592848), .A1(n592838), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n592838), .F1(n593248));
  SLICE_1640 SLICE_1640( .D1(\address[6] ), .C1(n591017), .A1(n608050), 
    .D0(n604412), .C0(n590838), .B0(\address[0] ), .A0(\address[5] ), 
    .F0(n591017), .F1(n613587));
  SLICE_1642 SLICE_1642( .D1(\address[7] ), .C1(n591117), .B1(n597642), 
    .D0(\address[6] ), .C0(n590677), .B0(\address[5] ), .A0(n594527), 
    .F0(n591117), .F1(n613107));
  SLICE_1644 SLICE_1644( .D1(\address[3] ), .C1(n614500), .B1(\address[4] ), 
    .A1(n38), .C0(\address[7] ), .A0(\address[0] ), .F0(n614500), .F1(n614483));
  SLICE_1648 SLICE_1648( .C1(n605034), .B1(\address[5] ), .A1(n591583), 
    .D0(\address[4] ), .C0(n605059), .B0(n595170), .F0(n605034), .F1(n604921));
  SLICE_1650 SLICE_1650( .C1(n591568), .B1(n591569), .A1(\address[6] ), 
    .D0(n591705), .C0(n62_adj_310), .A0(\address[5] ), .F0(n591568), 
    .F1(n613152));
  SLICE_1652 SLICE_1652( .D1(n592849), .C1(n592993), .B1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592993), .F1(n593249));
  SLICE_1655 SLICE_1655( .D1(\address[0] ), .C1(\address[1] ), 
    .B1(\address[2] ), .A1(\address[3] ), .D0(\address[3] ), .C0(\address[0] ), 
    .B0(\address[1] ), .A0(\address[2] ), .F0(n592821), .F1(n592992));
  SLICE_1656 SLICE_1656( .D1(\address[4] ), .C1(n592846), .B1(n592992), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n592846), .F1(n593246));
  SLICE_1658 SLICE_1658( .D1(n613458), .C1(n613457), .B1(\address[7] ), 
    .A1(\address[8] ), .D0(n590845), .C0(n601276), .B0(n61), .A0(\address[6] ), 
    .F0(n613457), .F1(n617246));
  SLICE_1661 SLICE_1661( .C0(n597940), .B0(n593630), .A0(\address[6] ), 
    .F0(n613338));
  SLICE_1663 SLICE_1663( .D0(n593628), .C0(n597938), .A0(\address[6] ), 
    .F0(n613334));
  SLICE_1664 SLICE_1664( .D1(n592808), .C1(n592810), .B1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n592810), .F1(n593230));
  SLICE_1666 SLICE_1666( .D1(n593230), .C1(n592807), .A1(\address[5] ), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[4] ), .A0(\address[1] ), 
    .F0(n592807), .F1(n613454));
  SLICE_1670 SLICE_1670( .D1(\address[3] ), .C1(n605026), .A1(n592723), 
    .D0(\address[1] ), .C0(\address[4] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n605026), .F1(n604943));
  SLICE_1672 SLICE_1672( .D1(\address[4] ), .C1(n592696), .A1(n592475), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n592696), .F1(n597868));
  SLICE_1675 SLICE_1675( .D1(\address[1] ), .C1(n603546), .B1(\address[4] ), 
    .A1(\address[0] ), .D0(\address[3] ), .C0(\address[2] ), .F0(n603546), 
    .F1(n593334));
  SLICE_1676 SLICE_1676( .C1(\address[5] ), .B1(n593333), .A1(n592807), 
    .C0(\address[4] ), .B0(n592806), .A0(n592808), .F0(n593333), .F1(n613644));
  SLICE_1677 SLICE_1677( .C1(n592914), .B1(\address[4] ), .A1(n592806), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n592806), .F1(n613646));
  SLICE_1679 SLICE_1679( .C1(n592827), .B1(\address[4] ), .A1(n592914), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n592914), .F1(n613647));
  SLICE_1682 SLICE_1682( .D1(n592491), .C1(n592694), .B1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n592694), .F1(n593306));
  SLICE_1685 SLICE_1685( .C1(n592827), .B1(\address[4] ), .A1(n592914), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n592827), .F1(n613649));
  SLICE_1686 SLICE_1686( .D1(\address[4] ), .C1(n592826), .A1(n592825), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n592826), .F1(n613650));
  SLICE_1688 SLICE_1688( .D0(\address[7] ), .C0(n591191), .B0(\address[8] ), 
    .A0(n607884), .F0(n618110));
  SLICE_1690 SLICE_1690( .D1(\address[8] ), .C1(n607696), .B1(n618029), 
    .D0(\address[4] ), .C0(\address[6] ), .B0(\address[7] ), .A0(\address[5] ), 
    .F0(n607696), .F1(n592351));
  SLICE_1692 SLICE_1692( .D1(n592795), .C1(n592793), .A1(\address[5] ), 
    .D0(\address[4] ), .C0(\address[0] ), .B0(n603546), .A0(\address[1] ), 
    .F0(n592793), .F1(n610268));
  SLICE_1693 SLICE_1693( .C1(\address[0] ), .B1(\address[4] ), 
    .A1(\address[1] ), .D0(\address[1] ), .B0(\address[0] ), .A0(\address[4] ), 
    .F0(n592795), .F1(n614282));
  SLICE_1698 SLICE_1698( .D1(\address[4] ), .C1(n592686), .A1(n592472), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n592686), .F1(n593151));
  SLICE_1701 SLICE_1701( .C1(n592786), .B1(n30), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n592786), .F1(n592788));
  SLICE_1702 SLICE_1702( .C1(n593587), .B1(\address[6] ), .A1(n593588), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), .A0(n601276), 
    .F0(n593587), .F1(n613268));
  SLICE_1704 SLICE_1704( .D1(n592488), .C1(n30_adj_261), .B1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n30_adj_261), .F1(n592684));
  SLICE_1706 SLICE_1706( .D1(\address[2] ), .C1(n597929), .B1(\address[6] ), 
    .A1(n612718), .D0(n592495), .C0(n592494), .B0(\address[5] ), .F0(n597929), 
    .F1(n614409));
  SLICE_1708 SLICE_1708( .D1(\address[3] ), .C1(\address[0] ), 
    .B1(\address[1] ), .A1(\address[2] ), .D0(\address[2] ), .C0(\address[1] ), 
    .B0(\address[0] ), .A0(\address[3] ), .F0(n30_adj_262), .F1(n61_adj_286));
  SLICE_1711 SLICE_1711( .D1(\address[3] ), .C1(\address[4] ), .B1(n22), 
    .A1(n15_adj_317), .D0(\address[4] ), .C0(n22), .B0(\address[3] ), 
    .A0(n601408), .F0(n604919), .F1(n607670));
  SLICE_1713 SLICE_1713( .D0(n618017), .C0(n593884), .A0(\address[8] ), 
    .F0(n613881));
  SLICE_1714 SLICE_1714( .D1(n592531), .C1(n596273), .B1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n596273), .F1(n597892));
  SLICE_1716 SLICE_1716( .D1(n595170), .C1(n591573), .B1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n591573), .F1(n591771));
  SLICE_1720 SLICE_1720( .D1(\address[4] ), .C1(n15_adj_279), .B1(n61_adj_286), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n15_adj_279), .F1(n592459));
  SLICE_1722 SLICE_1722( .D1(n30_adj_265), .C1(n592656), .B1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n592656), .F1(n592871));
  SLICE_1723 SLICE_1723( .C1(n593128), .B1(n592553), .A1(\address[5] ), 
    .D0(n592546), .C0(\address[4] ), .B0(n592656), .F0(n593128), .F1(n614040));
  SLICE_1727 SLICE_1727( .C1(n592531), .B1(n592528), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n592531), .F1(n593136));
  SLICE_1728 SLICE_1728( .D1(\address[6] ), .C1(n593581), .B1(n597925), 
    .D0(\address[5] ), .C0(n593255), .A0(n592459), .F0(n593581), .F1(n613266));
  SLICE_1730 SLICE_1730( .D1(n592460), .C1(n592701), .A1(\address[5] ), 
    .D0(\address[4] ), .C0(n592446), .B0(n592433), .F0(n592701), .F1(n597925));
  SLICE_1732 SLICE_1732( .D1(n592803), .C1(n593227), .B1(\address[5] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), .A0(n603838), 
    .F0(n593227), .F1(n593564));
  SLICE_1733 SLICE_1733( .D1(\address[4] ), .C1(\address[3] ), 
    .B1(\address[1] ), .A1(\address[0] ), .D0(\address[0] ), .C0(\address[1] ), 
    .B0(\address[3] ), .A0(\address[4] ), .F0(n592803), .F1(n597902));
  SLICE_1734 SLICE_1734( .D1(\address[5] ), .C1(n593256), .B1(n592476), 
    .D0(n596064), .C0(\address[4] ), .B0(n592451), .F0(n593256), .F1(n593583));
  SLICE_1735 SLICE_1735( .D1(\address[4] ), .C1(n596064), .B1(n592464), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n596064), .F1(n593025));
  SLICE_1737 SLICE_1737( .D0(n597927), .C0(n593583), .A0(\address[6] ), 
    .F0(n613265));
  SLICE_1740 SLICE_1740( .D1(\address[5] ), .C1(n592552), .A1(n593297), 
    .D0(n591563), .C0(n592548), .B0(\address[4] ), .F0(n592552), .F1(n613670));
  SLICE_1742 SLICE_1742( .C1(n596155), .B1(n30_adj_263), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[3] ), .A0(\address[2] ), .F0(n596155), 
    .F1(n593295));
  SLICE_1744 SLICE_1744( .C1(n593296), .B1(\address[5] ), .A1(n593295), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[4] ), .A0(\address[2] ), 
    .F0(n593296), .F1(n613671));
  SLICE_1746 SLICE_1746( .D1(\address[6] ), .C1(n607308), .B1(n610264), 
    .A1(\address[2] ), .D0(\address[0] ), .C0(\address[4] ), .B0(\address[5] ), 
    .A0(\address[1] ), .F0(n607308), .F1(n593694));
  SLICE_1748 SLICE_1748( .C1(n597889), .B1(\address[5] ), .A1(n592877), 
    .D0(n607900), .B0(n596155), .A0(\address[4] ), .F0(n597889), .F1(n613433));
  SLICE_1750 SLICE_1750( .C0(n593563), .B0(n593564), .A0(\address[6] ), 
    .F0(n593772));
  SLICE_1751 SLICE_1751( .D0(\address[7] ), .C0(n593771), .A0(n593772), 
    .F0(n593881));
  SLICE_1752 SLICE_1752( .D1(\address[4] ), .C1(n592950), .B1(n592720), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n592950), .F1(n593665));
  SLICE_1754 SLICE_1754( .D1(n604999), .C1(n14_adj_257), .A1(\address[3] ), 
    .D0(\address[2] ), .B0(\address[1] ), .A0(\address[0] ), .F0(n14_adj_257), 
    .F1(n604951));
  SLICE_1757 SLICE_1757( .C1(n613212), .B1(n616763), .A1(\address[6] ), 
    .C0(n604951), .B0(\address[5] ), .A0(n593373), .F0(n613212), .F1(n613213));
  SLICE_1758 SLICE_1758( .C1(n592562), .B1(\address[4] ), .A1(n592573), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n592562), .F1(n593291));
  SLICE_1760 SLICE_1760( .D1(n613213), .C1(n593826), .B1(\address[7] ), 
    .D0(n605065), .C0(n593665), .A0(n592744), .F0(n593826), .F1(n593909));
  SLICE_1765 SLICE_1765( .C1(n592554), .B1(n593127), .A1(\address[5] ), 
    .D0(\address[4] ), .C0(n596148), .A0(n30_adj_263), .F0(n592554), 
    .F1(n593484));
  SLICE_1766 SLICE_1766( .D1(n596148), .C1(n61_adj_311), .B1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .F0(n61_adj_311), 
    .F1(n608056));
  SLICE_1767 SLICE_1767( .D1(\address[4] ), .C1(n15_adj_309), .A1(n61_adj_311), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n15_adj_309), .F1(n591581));
  SLICE_1768 SLICE_1768( .C1(\address[4] ), .B1(n596150), .A1(n596155), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n596150), .F1(n593127));
  SLICE_1770 SLICE_1770( .D1(\address[3] ), .C1(\address[0] ), 
    .B1(\address[2] ), .A1(\address[1] ), .D0(\address[0] ), .C0(\address[3] ), 
    .B0(\address[1] ), .A0(\address[2] ), .F0(n592550), .F1(n592522));
  SLICE_1771 SLICE_1771( .D1(\address[5] ), .C1(n593059), .B1(n592552), 
    .D0(n596150), .B0(\address[4] ), .A0(n592550), .F0(n593059), .F1(n613973));
  SLICE_1773 SLICE_1773( .D0(\address[7] ), .C0(n613359), .B0(n616937), 
    .F0(n613360));
  SLICE_1774 SLICE_1774( .D0(\address[7] ), .C0(n613362), .A0(n616943), 
    .F0(n613363));
  SLICE_1775 SLICE_1775( .D0(\address[8] ), .C0(n617057), .B0(n613363), 
    .F0(n613865));
  SLICE_1776 SLICE_1776( .C1(n592778), .A1(\address[4] ), .D0(\address[1] ), 
    .C0(\address[2] ), .B0(\address[0] ), .A0(\address[3] ), .F0(n592778), 
    .F1(n614533));
  SLICE_1779 SLICE_1779( .D1(\address[5] ), .C1(n607587), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[4] ), .C0(\address[3] ), .B0(\address[5] ), 
    .A0(n7_adj_322), .F0(n591495), .F1(n592057));
  SLICE_1781 SLICE_1781( .D1(\address[4] ), .C1(n592528), .A1(n592526), 
    .D0(n592528), .C0(\address[4] ), .A0(n15_adj_266), .F0(n593138), 
    .F1(n593260));
  SLICE_1782 SLICE_1782( .D1(n591719), .C1(n591391), .A1(\address[5] ), 
    .D0(\address[2] ), .C0(\address[4] ), .A0(\address[3] ), .F0(n591391), 
    .F1(n591868));
  SLICE_1787 SLICE_1787( .C1(n593608), .B1(\address[6] ), .A1(n607846), 
    .D0(n596223), .C0(\address[5] ), .B0(n61), .A0(\address[4] ), .F0(n593608), 
    .F1(n593795));
  SLICE_1788 SLICE_1788( .D0(n593795), .C0(n618215), .A0(\address[7] ), 
    .F0(n593893));
  SLICE_1790 SLICE_1790( .D1(n596336), .C1(n592979), .B1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592979), .F1(n593188));
  SLICE_1793 SLICE_1793( .D1(n592871), .C1(n593262), .B1(\address[5] ), 
    .C0(\address[4] ), .B0(n592537), .A0(n596148), .F0(n593262), .F1(n613404));
  SLICE_1794 SLICE_1794( .D0(n593815), .C0(n593814), .B0(\address[7] ), 
    .F0(n593903));
  SLICE_1796 SLICE_1796( .D1(n617429), .C1(n613776), .A1(\address[6] ), 
    .D0(\address[5] ), .C0(n593188), .A0(n592741), .F0(n613776), .F1(n613777));
  SLICE_1798 SLICE_1798( .B1(\address[6] ), .A1(n63), .D0(n616997), 
    .C0(n613404), .A0(\address[6] ), .F0(n613405), .F1(n590591));
  SLICE_1799 SLICE_1799( .D1(n617003), .C1(n593888), .B1(\address[8] ), 
    .D0(n613405), .C0(n616625), .B0(\address[7] ), .F0(n593888), .F1(n613878));
  SLICE_1800 SLICE_1800( .C1(n592526), .B1(n592508), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n592526), .F1(n593259));
  SLICE_1802 SLICE_1802( .D1(\address[7] ), .C1(n591138), .B1(n601400), 
    .A1(n607864), .D0(\address[6] ), .B0(\address[5] ), .A0(n62), .F0(n591138), 
    .F1(n613284));
  SLICE_1805 SLICE_1805( .C1(n592976), .B1(n592522), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n592976), .F1(n593141));
  SLICE_1806 SLICE_1806( .D1(n592776), .C1(\address[4] ), .D0(\address[4] ), 
    .C0(n15_adj_275), .B0(n592430), .F0(n592438), .F1(n614535));
  SLICE_1810 SLICE_1810( .D1(\address[4] ), .C1(n592448), .B1(n15_adj_287), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n592448), .F1(n593181));
  SLICE_1812 SLICE_1812( .C1(n593180), .B1(n592438), .A1(\address[5] ), 
    .D0(n592440), .B0(n592451), .A0(\address[4] ), .F0(n593180), .F1(n613203));
  SLICE_1816 SLICE_1816( .D1(\address[5] ), .C1(n591457), .B1(n591660), 
    .D0(\address[4] ), .C0(\address[2] ), .B0(\address[3] ), .A0(n14_adj_305), 
    .F0(n591457), .F1(n613850));
  SLICE_1818 SLICE_1818( .D1(\address[5] ), .C1(n593179), .B1(n592435), 
    .D0(n596067), .C0(\address[4] ), .B0(n592430), .F0(n593179), .F1(n593526));
  SLICE_1820 SLICE_1820( .D1(n591539), .C1(n597712), .B1(\address[5] ), 
    .D0(n7_adj_322), .C0(n14_adj_305), .B0(\address[3] ), .A0(\address[4] ), 
    .F0(n597712), .F1(n592034));
  SLICE_1822 SLICE_1822( .D1(\address[4] ), .C1(\address[1] ), 
    .B1(\address[2] ), .A1(\address[0] ), .D0(\address[0] ), .C0(\address[4] ), 
    .B0(\address[1] ), .A0(\address[2] ), .F0(n612650), .F1(n612649));
  SLICE_1824 SLICE_1824( .D1(n607842), .C1(n593463), .B1(\address[6] ), 
    .D0(\address[4] ), .C0(\address[5] ), .B0(n592590), .A0(n594572), 
    .F0(n593463), .F1(n593718));
  en_gen_sin_SLICE_1826 \en_gen_sin.SLICE_1826 ( .C1(\en_gen_sin.n604691 ), 
    .A1(n79), .D0(\en_gen_sin.cnt[1] ), .C0(\en_gen_sin.cnt[2] ), 
    .B0(\en_gen_sin.cnt[3] ), .A0(\en_gen_sin.cnt[0] ), 
    .F0(\en_gen_sin.n604691 ), .F1(\en_gen_sin.n589970 ));
  sine_gen_SLICE_1827 \sine_gen.SLICE_1827 ( .D1(\sine_gen.state[1] ), 
    .C1(n79), .B1(en_sin), .A1(\sine_gen.state[0] ), .D0(\rst_cnt[1] ), 
    .C0(\rst_cnt[0] ), .B0(\rst_cnt[3] ), .A0(\rst_cnt[2] ), .F0(n79), 
    .F1(\sine_gen.n604819 ));
  SLICE_1828 SLICE_1828( .D1(n607990), .C1(n29_adj_282), .A1(\address[3] ), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), .F0(n29_adj_282), 
    .F1(n605018));
  SLICE_1829 SLICE_1829( .D1(\address[6] ), .C1(\address[2] ), 
    .B1(\address[1] ), .A1(\address[0] ), .D0(\address[2] ), .C0(\address[1] ), 
    .B0(\address[0] ), .A0(\address[5] ), .F0(n607990), .F1(n614096));
  SLICE_1830 SLICE_1830( .D1(\address[4] ), .C1(n592457), .A1(n592456), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n592457), .F1(n593023));
  SLICE_1832 SLICE_1832( .D1(\address[2] ), .C1(n593622), .B1(\address[1] ), 
    .A1(\address[6] ), .D0(n592516), .C0(n612678), .A0(\address[5] ), 
    .F0(n593622), .F1(n613332));
  SLICE_1834 SLICE_1834( .C1(n592492), .B1(\address[4] ), .A1(n596084), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592492), .F1(n593149));
  SLICE_1836 SLICE_1836( .D1(\address[6] ), .C1(n604957), .B1(n593397), 
    .D0(\address[4] ), .C0(n605018), .A0(n596064), .F0(n604957), .F1(n613257));
  SLICE_1838 SLICE_1838( .D0(n616901), .C0(n613332), .A0(\address[7] ), 
    .F0(n613333));
  SLICE_1840 SLICE_1840( .D1(\address[8] ), .C1(n613258), .B1(n617081), 
    .D0(\address[7] ), .C0(n613257), .A0(n616787), .F0(n613258), .F1(n613686));
  SLICE_1849 SLICE_1849( .D1(\address[2] ), .C1(n53), .B1(\address[3] ), 
    .A1(\address[4] ), .C0(\address[2] ), .B0(\address[4] ), .A0(\address[3] ), 
    .F0(n593105), .F1(n612660));
  SLICE_1852 SLICE_1852( .D1(n592467), .C1(n593167), .A1(\address[5] ), 
    .C0(n596064), .B0(n596298), .A0(\address[4] ), .F0(n593167), .F1(n613182));
  SLICE_1855 SLICE_1855( .C1(n593166), .B1(\address[5] ), .A1(n592701), 
    .C0(n596298), .B0(\address[4] ), .A0(n592439), .F0(n593166), .F1(n613178));
  SLICE_1856 SLICE_1856( .C1(n592475), .B1(n592478), .A1(\address[6] ), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592475), .F1(n24));
  SLICE_1858 SLICE_1858( .D1(\address[2] ), .C1(\address[3] ), 
    .B1(\address[0] ), .A1(\address[1] ), .D0(\address[1] ), .C0(\address[2] ), 
    .B0(\address[3] ), .A0(\address[0] ), .F0(n592474), .F1(n592461));
  SLICE_1861 SLICE_1861( .D1(\address[4] ), .C1(n592433), .B1(n592445), 
    .D0(n596064), .C0(\address[4] ), .B0(n592433), .F0(n593165), .F1(n614034));
  SLICE_1863 SLICE_1863( .C1(n610263), .B1(\address[5] ), .A1(n612660), 
    .D0(n603838), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n610263), .F1(n610264));
  SLICE_1864 SLICE_1864( .D1(\address[6] ), .C1(n597839), .B1(n591451), 
    .A1(n617906), .D0(n15_adj_317), .B0(n592589), .A0(\address[4] ), 
    .F0(n597839), .F1(n617909));
  SLICE_1866 SLICE_1866( .D1(n592589), .C1(n30_adj_320), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[1] ), .A0(\address[3] ), .F0(n30_adj_320), 
    .F1(n591765));
  sine_gen_SLICE_1869 \sine_gen.SLICE_1869 ( .D1(\address[7] ), 
    .C1(n126_adj_249), .A1(\address[6] ), .D0(\address[4] ), .B0(\address[5] ), 
    .A0(\address[3] ), .F0(n126_adj_249), .F1(n607784));
  SLICE_1870 SLICE_1870( .C1(n30_adj_276), .B1(n592433), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n30_adj_276), .F1(n592463));
  SLICE_1874 SLICE_1874( .D1(\address[4] ), .C1(n591390), .B1(n592583), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n591390), .F1(n591719));
  SLICE_1876 SLICE_1876( .D1(n590962), .C1(n591821), .B1(\address[5] ), 
    .D0(n592590), .C0(n592589), .B0(\address[4] ), .F0(n591821), .F1(n613862));
  SLICE_1878 SLICE_1878( .D1(\address[5] ), .C1(n593341), .B1(n597904), 
    .D0(\address[4] ), .C0(n592784), .A0(n592797), .F0(n593341), .F1(n613431));
  SLICE_1880 SLICE_1880( .D1(\address[4] ), .C1(n597825), .A1(n592786), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n597825), .F1(n597904));
  SLICE_1883 SLICE_1883( .D1(\address[4] ), .C1(n592849), .B1(n592838), 
    .A1(\address[5] ), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n592849), .F1(n593633));
  SLICE_1886 SLICE_1886( .D1(\address[3] ), .C1(n592723), .B1(n605001), 
    .C0(\address[0] ), .B0(\address[2] ), .A0(\address[1] ), .F0(n592723), 
    .F1(n604941));
  SLICE_1888 SLICE_1888( .C1(n593340), .B1(\address[5] ), .A1(n592795), 
    .D0(n592797), .B0(n592923), .A0(\address[4] ), .F0(n593340), .F1(n614054));
  SLICE_1890 SLICE_1890( .D1(n31), .C1(n595181), .B1(\address[5] ), 
    .D0(n595170), .C0(n30_adj_291), .B0(\address[4] ), .F0(n595181), 
    .F1(n613940));
  SLICE_1892 SLICE_1892( .D1(\address[5] ), .C1(n591809), .B1(n597708), 
    .D0(\address[4] ), .B0(n592583), .A0(n591652), .F0(n591809), .F1(n613763));
  SLICE_1894 SLICE_1894( .C1(n31), .B1(\address[6] ), .A1(n597853), 
    .D0(\address[4] ), .B0(n15_adj_308), .A0(n30_adj_291), .F0(n31), 
    .F1(n604924));
  SLICE_1895 SLICE_1895( .D1(n61_adj_311), .C1(n15_adj_308), .B1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n15_adj_308), .F1(n62_adj_310));
  SLICE_1896 SLICE_1896( .D1(n591583), .C1(n591705), .B1(\address[5] ), 
    .D0(\address[4] ), .B0(n30_adj_292), .A0(n591592), .F0(n591705), 
    .F1(n613941));
  SLICE_1899 SLICE_1899( .D1(n613945), .C1(n604925), .A1(\address[7] ), 
    .C0(n604924), .B0(\address[5] ), .A0(n595181), .F0(n604925), .F1(n613322));
  SLICE_1901 SLICE_1901( .C1(n613944), .B1(n617573), .A1(\address[6] ), 
    .D0(\address[5] ), .C0(n591858), .A0(n591705), .F0(n613944), .F1(n613945));
  SLICE_1904 SLICE_1904( .C1(n591748), .B1(n590937), .A1(\address[5] ), 
    .D0(\address[4] ), .C0(n596205), .B0(n595059), .F0(n591748), .F1(n591939));
  SLICE_1908 SLICE_1908( .D1(\address[6] ), .C1(n597638), .B1(n590998), 
    .D0(\address[3] ), .C0(n590962), .B0(\address[4] ), .A0(\address[5] ), 
    .F0(n597638), .F1(n597666));
  SLICE_1910 SLICE_1910( .C1(\address[6] ), .B1(n591094), .A1(n590997), 
    .D0(\address[5] ), .C0(n607918), .A0(n594465), .F0(n591094), .F1(n591223));
  SLICE_1913 SLICE_1913( .D1(\address[5] ), .C1(n607920), .B1(n607611), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n22), .B0(\address[6] ), 
    .A0(\address[3] ), .F0(n612668), .F1(n607744));
  SLICE_1914 SLICE_1914( .C1(n592583), .B1(n591642), .A1(\address[4] ), 
    .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), .F0(n591642), 
    .F1(n591829));
  SLICE_1916 SLICE_1916( .D1(n592074), .C1(n597760), .A1(\address[6] ), 
    .D0(n591645), .C0(n591646), .B0(\address[5] ), .F0(n597760), .F1(n592240));
  SLICE_1917 SLICE_1917( .D1(n592583), .C1(n15_adj_295), .B1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n15_adj_295), .F1(n591646));
  SLICE_1918 SLICE_1918( .D1(n607565), .C1(n66), .B1(n590838), 
    .A1(\address[5] ), .D0(n591645), .C0(n591829), .B0(\address[5] ), 
    .F0(n592074), .F1(n591054));
  SLICE_1920 SLICE_1920( .D1(\address[5] ), .C1(n591752), .A1(n597691), 
    .C0(\address[4] ), .B0(n595059), .A0(n592583), .F0(n591752), .F1(n591948));
  SLICE_1924 SLICE_1924( .D1(\address[4] ), .C1(n30_adj_292), .A1(n596155), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n30_adj_292), .F1(n593265));
  SLICE_1926 SLICE_1926( .C1(n608076), .B1(\address[5] ), .A1(n607587), 
    .D0(n15_adj_317), .C0(\address[4] ), .A0(n61_adj_323), .F0(n608076), 
    .F1(n608123));
  SLICE_1929 SLICE_1929( .D1(\address[10] ), .C1(n590808), .A1(n590809), 
    .D0(\address[9] ), .C0(n590787), .B0(n590788), .F0(n590808), .F1(n590819));
  SLICE_1930 SLICE_1930( .D1(n594572), .C1(n591750), .B1(\address[5] ), 
    .D0(\address[4] ), .C0(\address[3] ), .A0(n596205), .F0(n591750), 
    .F1(n613610));
  SLICE_1932 SLICE_1932( .C1(n31_adj_316), .B1(\address[5] ), .A1(n591410), 
    .C0(\address[2] ), .B0(\address[4] ), .A0(\address[3] ), .F0(n31_adj_316), 
    .F1(n591551));
  SLICE_1934 SLICE_1934( .D1(n14_adj_305), .C1(n614094), .B1(\address[3] ), 
    .A1(\address[2] ), .D0(\address[1] ), .C0(\address[0] ), .A0(\address[4] ), 
    .F0(n614094), .F1(n604909));
  SLICE_1937 SLICE_1937( .D1(n592578), .B1(n604935), .A1(\address[5] ), 
    .D0(\address[3] ), .C0(n66), .B0(\address[2] ), .A0(n614282), .F0(n604935), 
    .F1(n593475));
  SLICE_1938 SLICE_1938( .D1(\address[8] ), .C1(n607792), .B1(\address[4] ), 
    .A1(n604512), .D0(\address[5] ), .C0(\address[6] ), .B0(\address[7] ), 
    .F0(n607792), .F1(n590781));
  sine_gen_SLICE_1939 \sine_gen.SLICE_1939 ( .D1(\address[10] ), 
    .C1(\sine_gen.n594380 ), .B1(\address[9] ), .A1(n590805), 
    .D0(\address[4] ), .C0(n607792), .B0(\address[8] ), 
    .A0(\sine_gen.n602890 ), .F0(\sine_gen.n594380 ), .F1(\sine_gen.n594416 ));
  SLICE_1940 SLICE_1940( .D1(\address[6] ), .C1(\address[5] ), 
    .B1(\address[7] ), .A1(n607587), .D0(\address[7] ), .C0(\address[5] ), 
    .A0(\address[6] ), .F0(n604512), .F1(n590741));
  SLICE_1942 SLICE_1942( .C1(n591465), .B1(\address[5] ), .A1(n591456), 
    .C0(\address[4] ), .B0(n592589), .A0(n592583), .F0(n591465), .F1(n591953));
  SLICE_1944 SLICE_1944( .C1(n608090), .B1(\address[8] ), .A1(n255), 
    .D0(n590873), .C0(n126), .B0(\address[7] ), .A0(\address[6] ), 
    .F0(n608090), .F1(n608118));
  SLICE_1949 SLICE_1949( .D1(\address[7] ), .C1(n591198), .A1(n607744), 
    .D0(\address[5] ), .C0(n590852), .B0(\address[6] ), .A0(n595078), 
    .F0(n591198), .F1(n613127));
  SLICE_1950 SLICE_1950( .D1(\address[5] ), .C1(n607728), .A1(n607587), 
    .D0(\address[4] ), .C0(n596205), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n607728), .F1(n607821));
  SLICE_1953 SLICE_1953( .D1(\address[5] ), .C1(n591440), .A1(n591439), 
    .D0(\address[0] ), .B0(n591420), .A0(\address[4] ), .F0(n591440), 
    .F1(n613620));
  SLICE_1954 SLICE_1954( .D0(n590807), .C0(n6_adj_327), .A0(\address[10] ), 
    .F0(n590818));
  sine_gen_SLICE_1955 \sine_gen.SLICE_1955 ( .D1(\sine_gen.n608150 ), 
    .C1(\sine_gen.n14_adj_223 ), .B1(\address[8] ), .A1(\address[7] ), 
    .D0(n601408), .C0(n604412), .B0(\address[0] ), .A0(\address[9] ), 
    .F0(\sine_gen.n14_adj_223 ), .F1(n6_adj_327));
  SLICE_1956 SLICE_1956( .D1(\address[1] ), .C1(\address[2] ), 
    .B1(\address[0] ), .A1(\address[3] ), .D0(\address[2] ), .C0(\address[0] ), 
    .B0(\address[3] ), .A0(\address[1] ), .F0(n591626), .F1(n61_adj_307));
  SLICE_1958 SLICE_1958( .C1(n597860), .B1(\address[5] ), .A1(n593138), 
    .D0(n592533), .B0(n592514), .A0(\address[4] ), .F0(n597860), .F1(n613139));
  SLICE_1967 SLICE_1967( .D1(\address[5] ), .C1(n592553), .B1(n592554), 
    .C0(\address[4] ), .B0(n596155), .A0(n592541), .F0(n592553), .F1(n613977));
  SLICE_1970 SLICE_1970( .D1(\address[3] ), .C1(n612711), .B1(n38), 
    .A1(\address[4] ), .D0(\address[0] ), .C0(\address[5] ), .F0(n612711), 
    .F1(n597743));
  SLICE_1972 SLICE_1972( .D1(\address[3] ), .C1(n605027), .B1(\address[5] ), 
    .A1(n592574), .D0(\address[0] ), .C0(\address[2] ), .B0(\address[4] ), 
    .A0(\address[1] ), .F0(n605027), .F1(n614024));
  SLICE_1976 SLICE_1976( .D1(n591542), .C1(n591544), .A1(\address[5] ), 
    .D0(n22), .C0(n61_adj_323), .B0(\address[3] ), .A0(\address[4] ), 
    .F0(n591544), .F1(n613715));
  SLICE_1983 SLICE_1983( .D1(\address[8] ), .C1(n590840), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n14_adj_305), .B0(\address[3] ), 
    .A0(\address[4] ), .F0(n590840), .F1(n590457));
  SLICE_1984 SLICE_1984( .C1(n591542), .B1(\address[5] ), .A1(n591418), 
    .D0(\address[3] ), .C0(\address[4] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n591542), .F1(n613695));
  SLICE_1988 SLICE_1988( .D1(\address[5] ), .C1(n593107), .A1(n600976), 
    .C0(n592590), .B0(n592596), .A0(\address[4] ), .F0(n593107), .F1(n614015));
  SLICE_1992 SLICE_1992( .D1(\address[5] ), .C1(n591550), .A1(n591396), 
    .D0(n592590), .C0(\address[4] ), .A0(n607682), .F0(n591550), .F1(n591975));
  SLICE_1996 SLICE_1996( .D1(n22), .C1(n614088), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[2] ), .C0(\address[1] ), .B0(\address[5] ), 
    .A0(\address[0] ), .F0(n614088), .F1(n604915));
  SLICE_2000 SLICE_2000( .D1(n591403), .C1(n608000), .B1(\address[5] ), 
    .D0(\address[4] ), .C0(n596205), .B0(n595059), .F0(n608000), .F1(n613901));
  SLICE_2003 SLICE_2003( .D1(\address[3] ), .C1(\address[1] ), 
    .B1(\address[2] ), .A1(\address[4] ), .D0(\address[1] ), .C0(\address[2] ), 
    .B0(\address[4] ), .A0(\address[3] ), .F0(n593286), .F1(n591736));
  SLICE_2005 SLICE_2005( .D1(\address[2] ), .C1(\address[3] ), 
    .B1(\address[1] ), .A1(\address[0] ), .D0(\address[3] ), .C0(\address[0] ), 
    .B0(\address[1] ), .A0(\address[2] ), .F0(n592805), .F1(n593015));
  SLICE_2008 SLICE_2008( .D1(n610524), .C1(n591617), .A1(\address[4] ), 
    .D0(n591627), .B0(\address[4] ), .A0(n592583), .F0(n591633), .F1(n614066));
  SLICE_2010 SLICE_2010( .D1(\address[6] ), .C1(n597625), .A1(n591067), 
    .D0(n595078), .C0(n607587), .A0(\address[5] ), .F0(n597625), .F1(n591205));
  SLICE_2012 SLICE_2012( .D1(\address[5] ), .C1(n591845), .A1(n597723), 
    .D0(n595170), .C0(\address[4] ), .B0(n614506), .F0(n591845), .F1(n613922));
  SLICE_2016 SLICE_2016( .D1(\address[6] ), .C1(n590868), .B1(n607457), 
    .A1(\address[7] ), .D0(\address[4] ), .C0(\address[3] ), .B0(\address[5] ), 
    .A0(n29), .F0(n590868), .F1(n613634));
  SLICE_2018 SLICE_2018( .D1(\address[6] ), .C1(n597623), .B1(n63), 
    .D0(n594572), .C0(n607922), .B0(\address[5] ), .F0(n597623), .F1(n597660));
  SLICE_2020 SLICE_2020( .C1(n591069), .B1(\address[6] ), .A1(n607611), 
    .D0(n607565), .C0(\address[5] ), .B0(n66), .A0(n603838), .F0(n591069), 
    .F1(n591207));
  SLICE_2022 SLICE_2022( .D0(\address[7] ), .C0(n597662), .B0(n591207), 
    .F0(n613130));
  SLICE_2024 SLICE_2024( .D1(\address[5] ), .C1(n593274), .A1(n608062), 
    .D0(\address[4] ), .C0(n592591), .A0(n592590), .F0(n593274), .F1(n613395));
  SLICE_2027 SLICE_2027( .D1(\address[5] ), .C1(n7_adj_322), .B1(n607864), 
    .A1(n603838), .D0(n591598), .C0(n591603), .A0(\address[5] ), .F0(n613932), 
    .F1(n614125));
  SLICE_2028 SLICE_2028( .D1(n592579), .C1(n593272), .A1(\address[5] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[4] ), .A0(\address[2] ), 
    .F0(n593272), .F1(n614075));
  SLICE_2032 SLICE_2032( .D1(n22), .C1(n612699), .B1(\address[3] ), 
    .A1(\address[5] ), .D0(\address[2] ), .C0(\address[0] ), .B0(\address[4] ), 
    .A0(\address[1] ), .F0(n612699), .F1(n614399));
  SLICE_2034 SLICE_2034( .D1(n591697), .C1(n591597), .A1(\address[5] ), 
    .D0(n592570), .C0(\address[4] ), .B0(n591596), .F0(n591597), .F1(n613928));
  SLICE_2036 SLICE_2036( .D1(n591396), .C1(n607838), .A1(\address[5] ), 
    .D0(\address[4] ), .C0(n591420), .B0(n607684), .F0(n607838), .F1(n613995));
  comp2_SLICE_2038 \comp2.SLICE_2038 ( .D1(\tri_wave[4] ), .C1(\comp2.n8 ), 
    .A1(\sine_wave2[4] ), .C0(n6), .B0(\tri_wave[3] ), .A0(\sine_wave2[3] ), 
    .F0(\comp2.n8 ), .F1(\comp2.n10 ));
  sine_gen_SLICE_2039 \sine_gen.SLICE_2039 ( .D1(\sine_wave2[2] ), 
    .C1(\sine_gen.n66_adj_206 ), .A1(\tri_wave[2] ), .D0(\sine_wave2[0] ), 
    .B0(\tri_wave[1] ), .A0(\sine_wave2[1] ), .F0(\sine_gen.n66_adj_206 ), 
    .F1(n6));
  comp2_SLICE_2041 \comp2.SLICE_2041 ( .D1(\tri_wave[6] ), .C1(\comp2.n12 ), 
    .A1(\sine_wave2[6] ), .D0(\sine_wave2[5] ), .C0(\comp2.n10 ), 
    .A0(\tri_wave[5] ), .F0(\comp2.n12 ), .F1(\comp2.n14 ));
  comp2_SLICE_2043 \comp2.SLICE_2043 ( .C1(\comp2.n16 ), .B1(\sine_wave2[8] ), 
    .A1(\tri_wave[8] ), .D0(\tri_wave[7] ), .C0(\comp2.n14 ), 
    .A0(\sine_wave2[7] ), .F0(\comp2.n16 ), .F1(\comp2.n18 ));
  comp2_SLICE_2045 \comp2.SLICE_2045 ( .C1(\comp2.n20 ), .B1(\tri_wave[10] ), 
    .A1(\sine_wave2[10] ), .C0(\comp2.n18 ), .B0(\sine_wave2[9] ), 
    .A0(\tri_wave[9] ), .F0(\comp2.n20 ), .F1(\comp2.Vb_c_N_157 ));
  comp2_SLICE_2047 \comp2.SLICE_2047 ( .D1(\comp2.Vb_c_N_157 ), 
    .C1(\sine_wave2[11] ), .B1(\tri_wave[11] ), .D0(\sine_wave2[11] ), 
    .C0(\comp2.Vb_c_N_157 ), .A0(\tri_wave[11] ), .F0(Vb_c_N_162), .F1(Vb_c));
  comp1_SLICE_2048 \comp1.SLICE_2048 ( .C1(\comp1.n8 ), .B1(\tri_wave[4] ), 
    .A1(\sine_wave1[4] ), .D0(\tri_wave[3] ), .C0(n6_adj_326), 
    .A0(\sine_wave1[3] ), .F0(\comp1.n8 ), .F1(\comp1.n10 ));
  sine_gen_SLICE_2049 \sine_gen.SLICE_2049 ( .C1(\sine_gen.n69_adj_205 ), 
    .B1(\tri_wave[2] ), .A1(\sine_wave1[2] ), .D0(\sine_wave1[0] ), 
    .C0(\sine_wave1[1] ), .A0(\tri_wave[1] ), .F0(\sine_gen.n69_adj_205 ), 
    .F1(n6_adj_326));
  comp1_SLICE_2051 \comp1.SLICE_2051 ( .D1(\tri_wave[6] ), .C1(\comp1.n12 ), 
    .B1(\sine_wave1[6] ), .C0(\comp1.n10 ), .B0(\tri_wave[5] ), 
    .A0(\sine_wave1[5] ), .F0(\comp1.n12 ), .F1(\comp1.n14 ));
  comp1_SLICE_2053 \comp1.SLICE_2053 ( .D1(\sine_wave1[8] ), .C1(\comp1.n16 ), 
    .A1(\tri_wave[8] ), .C0(\comp1.n14 ), .B0(\tri_wave[7] ), 
    .A0(\sine_wave1[7] ), .F0(\comp1.n16 ), .F1(\comp1.n18 ));
  comp1_SLICE_2055 \comp1.SLICE_2055 ( .C1(\sine_wave1[10] ), .B1(\comp1.n20 ), 
    .A1(\tri_wave[10] ), .C0(\comp1.n18 ), .B0(\tri_wave[9] ), 
    .A0(\sine_wave1[9] ), .F0(\comp1.n20 ), .F1(\comp1.Va_c_N_155 ));
  comp1_SLICE_2057 \comp1.SLICE_2057 ( .D1(\comp1.Va_c_N_155 ), 
    .C1(\tri_wave[11] ), .B1(\sine_wave1[11] ), .D0(\tri_wave[11] ), 
    .C0(\comp1.Va_c_N_155 ), .A0(\sine_wave1[11] ), .F0(Va_c_N_161), .F1(Va_c));
  SLICE_2058 SLICE_2058( .C1(n593080), .B1(n607718), .A1(\address[5] ), 
    .C0(\address[4] ), .B0(n595059), .A0(n592583), .F0(n593080), .F1(n613991));
  SLICE_2061 SLICE_2061( .C1(n593352), .B1(n592773), .A1(\address[5] ), 
    .D0(n593015), .B0(n592771), .A0(\address[4] ), .F0(n593352), .F1(n614058));
  SLICE_2062 SLICE_2062( .D1(n15), .C1(n592650), .A1(\address[4] ), 
    .D0(n592650), .B0(\address[4] ), .A0(n595170), .F0(n592877), .F1(n593123));
  SLICE_2063 SLICE_2063( .C1(n593268), .B1(\address[5] ), .A1(n592877), 
    .D0(n591608), .C0(n607900), .B0(\address[4] ), .F0(n593268), .F1(n613401));
  SLICE_2064 SLICE_2064( .D1(\address[5] ), .C1(n597729), .B1(n591699), 
    .D0(n592650), .C0(\address[4] ), .B0(n591592), .F0(n597729), .F1(n613937));
  SLICE_2070 SLICE_2070( .D1(n607918), .C1(n614497), .B1(\address[5] ), 
    .A1(\address[6] ), .D0(\address[3] ), .C0(n22), .B0(\address[4] ), 
    .A0(\address[7] ), .F0(n614497), .F1(n614315));
  SLICE_2072 SLICE_2072( .D1(\address[5] ), .C1(n597881), .B1(n593266), 
    .D0(n61_adj_313), .B0(n596155), .A0(\address[4] ), .F0(n597881), 
    .F1(n614072));
  SLICE_2074 SLICE_2074( .D1(\address[9] ), .C1(\sine_gen.n594185 ), 
    .A1(n608138), .D0(\address[7] ), .C0(\address[6] ), .B0(n126_adj_248), 
    .F0(n608138), .F1(\sine_gen.n608150 ));
  SLICE_2078 SLICE_2078( .D1(n595165), .C1(n591862), .A1(\address[5] ), 
    .D0(n591594), .C0(n595170), .B0(\address[4] ), .F0(n591862), .F1(n592107));
  SLICE_2080 SLICE_2080( .C1(n613143), .B1(\address[6] ), .A1(n616721), 
    .D0(\address[5] ), .C0(n593141), .A0(n592677), .F0(n613143), .F1(n613144));
  SLICE_2082 SLICE_2082( .D1(n617993), .C1(n601289), .B1(\address[7] ), 
    .D0(\address[5] ), .C0(n592525), .A0(n617225), .F0(n601289), .F1(n613298));
  SLICE_2084 SLICE_2084( .C1(n608072), .B1(\address[5] ), .A1(n591406), 
    .D0(n61_adj_323), .C0(n607684), .B0(\address[4] ), .F0(n608072), 
    .F1(n613737));
  SLICE_2086 SLICE_2086( .C1(n607724), .B1(\address[5] ), .A1(n608074), 
    .D0(n61_adj_323), .B0(n592583), .A0(\address[4] ), .F0(n607724), 
    .F1(n607823));
  sine_gen_SLICE_2088 \sine_gen.SLICE_2088 ( .C1(\sine_gen.n594407 ), 
    .B1(n590809), .A1(\address[10] ), .D0(\address[9] ), 
    .C0(\sine_gen.n594386 ), .A0(n590788), .F0(\sine_gen.n594407 ), 
    .F1(\sine_gen.n594418 ));
  SLICE_2091 SLICE_2091( .D0(n601330), .C0(n596020), .B0(\address[13] ), 
    .A0(n617501), .F0(n408));
  sine_gen_SLICE_2092 \sine_gen.SLICE_2092 ( .D1(n617417), .C1(n596018), 
    .B1(\address[13] ), .A1(n601330), .D0(\address[12] ), 
    .C0(\sine_gen.n596012 ), .B0(n592414), .F0(n596018), .F1(n407));
  sine_gen_SLICE_2094 \sine_gen.SLICE_2094 ( .D1(\address[8] ), 
    .C1(\sine_gen.n594280 ), .B1(n607962), .A1(\address[7] ), 
    .D0(\address[5] ), .B0(\address[6] ), .A0(n594441), 
    .F0(\sine_gen.n594280 ), .F1(\sine_gen.n614130 ));
  sine_gen_SLICE_2098 \sine_gen.SLICE_2098 ( .C1(\sine_gen.n594287 ), 
    .B1(n608030), .A1(\address[7] ), .D0(\address[6] ), .C0(n62), 
    .B0(\address[5] ), .A0(n594441), .F0(\sine_gen.n594287 ), 
    .F1(\sine_gen.n594330 ));
  sine_gen_SLICE_2100 \sine_gen.SLICE_2100 ( .D1(\address[9] ), 
    .B1(\sine_gen.n594373 ), .A1(n590773), .D0(n590732), 
    .C0(\sine_gen.n594330 ), .A0(\address[8] ), .F0(\sine_gen.n594373 ), 
    .F1(\sine_gen.n594399 ));
  sine_gen_SLICE_2102 \sine_gen.SLICE_2102 ( .D1(n601330), .C1(\address[13] ), 
    .B1(\sine_gen.n594414 ), .A1(\sine_gen.n618395 ), .C0(\sine_gen.n594399 ), 
    .B0(\address[10] ), .A0(n590801), .F0(\sine_gen.n594414 ), 
    .F1(\sine_gen.n398[6] ));
  sine_gen_SLICE_2104 \sine_gen.SLICE_2104 ( .D1(n601330), .C1(\address[13] ), 
    .B1(n590557), .A1(\sine_gen.n594143 ), .D0(\address[10] ), 
    .C0(\sine_gen.n594132 ), .A0(n607782), .F0(\sine_gen.n594143 ), 
    .F1(\sine_gen.n398[8] ));
  sine_gen_SLICE_2106 \sine_gen.SLICE_2106 ( .D1(n601362), 
    .C1(\sine_gen.n594358 ), .B1(n608022), .A1(\address[9] ), 
    .D0(\sine_gen.n594280 ), .C0(n608096), .B0(\address[8] ), 
    .A0(\address[7] ), .F0(\sine_gen.n594358 ), .F1(\sine_gen.n594390 ));
  sine_gen_SLICE_2108 \sine_gen.SLICE_2108 ( .D1(n601330), 
    .C1(\sine_gen.n594409 ), .B1(\sine_gen.n594426 ), .A1(\address[13] ), 
    .D0(n590792), .C0(\sine_gen.n594390 ), .B0(\address[10] ), 
    .F0(\sine_gen.n594409 ), .F1(\sine_gen.n398[7] ));
  sine_gen_SLICE_2112 \sine_gen.SLICE_2112 ( .C1(n126), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(\address[5] ), .B0(\address[1] ), 
    .A0(n596199), .F0(n126), .F1(n594178));
  sine_gen_SLICE_2115 \sine_gen.SLICE_2115 ( .D1(\address[8] ), 
    .C1(\address[7] ), .D0(\address[6] ), .B0(\address[7] ), .F0(n601354), 
    .F1(n601362));
  sine_gen_SLICE_2116 \sine_gen.SLICE_2116 ( .D1(n601400), 
    .C1(\sine_gen.n607557 ), .B1(\address[7] ), .A1(n607864), 
    .C0(\address[5] ), .B0(\address[6] ), .A0(n604410), 
    .F0(\sine_gen.n607557 ), .F1(n590717));
  sine_gen_SLICE_2118 \sine_gen.SLICE_2118 ( .D1(\address[7] ), .C1(n594115), 
    .B1(\address[8] ), .A1(n590591), .D0(\address[4] ), .C0(n592583), 
    .B0(\address[5] ), .A0(n601354), .F0(n594115), .F1(n613013));
  sine_gen_SLICE_2120 \sine_gen.SLICE_2120 ( .C1(\sine_gen.n10 ), 
    .B1(\sine_gen.address3[5] ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[7] ), .C0(\sine_gen.address3[11] ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.address3[12] ), 
    .F0(\sine_gen.n10 ), .F1(\sine_gen.n604682 ));
  sine_gen_SLICE_2122 \sine_gen.SLICE_2122 ( .C0(\sine_gen.address3[9] ), 
    .B0(\sine_gen.address3[2] ), .F0(\sine_gen.n11 ));
  sine_gen_SLICE_2123 \sine_gen.SLICE_2123 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.n13 ), .B1(\sine_gen.n11 ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[8] ), .C0(\sine_gen.address3[10] ), 
    .B0(\sine_gen.address3[13] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n13 ), .F1(\sine_gen.n610542 ));
  sine_gen_SLICE_2124 \sine_gen.SLICE_2124 ( .D1(\sine_gen.address3[9] ), 
    .C1(\sine_gen.n612702 ), .B1(\sine_gen.address3[10] ), 
    .A1(\sine_gen.address3[13] ), .D0(\sine_gen.address3[8] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n612702 ), 
    .F1(\sine_gen.n612704 ));
  sine_gen_SLICE_2126 \sine_gen.SLICE_2126 ( .C1(\sine_gen.n10_adj_212 ), 
    .B1(\sine_gen.address2[6] ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.address2[4] ), .C0(\sine_gen.address2[11] ), 
    .B0(\sine_gen.address2[12] ), .A0(\sine_gen.address2[7] ), 
    .F0(\sine_gen.n10_adj_212 ), .F1(\sine_gen.n604679 ));
  sine_gen_SLICE_2127 \sine_gen.SLICE_2127 ( .D1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[9] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.address2[6] ), .B0(\sine_gen.n10_adj_212 ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n4_adj_217 ), 
    .F1(\sine_gen.n11_adj_213 ));
  sine_gen_SLICE_2129 \sine_gen.SLICE_2129 ( .C1(\sine_gen.direction1 ), 
    .A1(n79), .D0(\sine_gen.direction2 ), .C0(\sine_gen.n604679 ), .B0(n79), 
    .A0(\sine_gen.n610540 ), .F0(\sine_gen.n4_adj_216 ), 
    .F1(\sine_gen.n4_adj_222 ));
  sine_gen_SLICE_2130 \sine_gen.SLICE_2130 ( .D1(\sine_gen.address2[9] ), 
    .C1(\sine_gen.n612688 ), .B1(\sine_gen.address2[13] ), 
    .A1(\sine_gen.address2[10] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[8] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n612688 ), 
    .F1(\sine_gen.n612690 ));
  sine_gen_SLICE_2133 \sine_gen.SLICE_2133 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.n13_adj_214 ), .B1(\sine_gen.n11_adj_213 ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[10] ), 
    .C0(\sine_gen.address2[13] ), .B0(\sine_gen.address2[8] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n13_adj_214 ), 
    .F1(\sine_gen.n610540 ));
  sine_gen_SLICE_2134 \sine_gen.SLICE_2134 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n10_adj_218 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[7] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[12] ), .A0(\sine_gen.address1[11] ), 
    .F0(\sine_gen.n10_adj_218 ), .F1(\sine_gen.n604674 ));
  sine_gen_SLICE_2136 \sine_gen.SLICE_2136 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[9] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[13] ), .A0(\sine_gen.address1[9] ), 
    .F0(\sine_gen.n14_c ), .F1(\sine_gen.n14_adj_220 ));
  sine_gen_SLICE_2137 \sine_gen.SLICE_2137 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.n15_adj_219 ), .B1(\sine_gen.n14_c ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.n604674 ), .B0(\sine_gen.address1[10] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n15_adj_219 ), 
    .F1(\sine_gen.n612411 ));
  sine_gen_SLICE_2139 \sine_gen.SLICE_2139 ( .C1(\sine_gen.n13_adj_221 ), 
    .B1(\sine_gen.n604674 ), .A1(\sine_gen.n14_adj_220 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[13] ), 
    .B0(\sine_gen.address1[8] ), .A0(\sine_gen.address1[10] ), 
    .F0(\sine_gen.n13_adj_221 ), .F1(\sine_gen.n3 ));
  sine_gen_SLICE_2140 \sine_gen.SLICE_2140 ( .C1(n612682), .A1(en_tri), 
    .D0(\rst_cnt[3] ), .C0(\rst_cnt[0] ), .B0(\rst_cnt[1] ), .A0(\rst_cnt[2] ), 
    .F0(n612682), .F1(n606762));
  SLICE_2143 SLICE_2143( .D0(\address[7] ), .C0(n593740), .A0(n611334), 
    .F0(n612935));
  SLICE_2146 SLICE_2146( .D1(\address[5] ), .C1(n607732), .A1(n607587), 
    .D0(n592583), .B0(n61), .A0(\address[4] ), .F0(n607732), .F1(n591907));
  comp3_SLICE_2148 \comp3.SLICE_2148 ( .D1(\sine_wave3[2] ), .C1(\comp3.n4 ), 
    .A1(\tri_wave[2] ), .C0(\sine_wave3[0] ), .B0(\tri_wave[1] ), 
    .A0(\sine_wave3[1] ), .F0(\comp3.n4 ), .F1(\comp3.n6 ));
  comp3_SLICE_2150 \comp3.SLICE_2150 ( .C1(\comp3.n8 ), .B1(\tri_wave[4] ), 
    .A1(\sine_wave3[4] ), .D0(\sine_wave3[3] ), .C0(\comp3.n6 ), 
    .A0(\tri_wave[3] ), .F0(\comp3.n8 ), .F1(\comp3.n10 ));
  comp3_SLICE_2152 \comp3.SLICE_2152 ( .D1(\tri_wave[6] ), .C1(\comp3.n12 ), 
    .B1(\sine_wave3[6] ), .C0(\comp3.n10 ), .B0(\tri_wave[5] ), 
    .A0(\sine_wave3[5] ), .F0(\comp3.n12 ), .F1(\comp3.n14 ));
  comp3_SLICE_2154 \comp3.SLICE_2154 ( .D1(\sine_wave3[8] ), .C1(\comp3.n16 ), 
    .B1(\tri_wave[8] ), .D0(\sine_wave3[7] ), .C0(\comp3.n14 ), 
    .A0(\tri_wave[7] ), .F0(\comp3.n16 ), .F1(\comp3.n18 ));
  comp3_SLICE_2156 \comp3.SLICE_2156 ( .C1(\tri_wave[10] ), .B1(\comp3.n20 ), 
    .A1(\sine_wave3[10] ), .C0(\comp3.n18 ), .B0(\sine_wave3[9] ), 
    .A0(\tri_wave[9] ), .F0(\comp3.n20 ), .F1(\comp3.Vc_c_N_159 ));
  SLICE_2158 SLICE_2158( .D1(\address[1] ), .C1(\address[0] ), 
    .B1(\address[3] ), .A1(\address[2] ), .D0(\address[0] ), .C0(\address[1] ), 
    .B0(\address[2] ), .A0(\address[3] ), .F0(n592769), .F1(n592975));
  SLICE_2161 SLICE_2161( .D1(\address[2] ), .C1(\address[0] ), 
    .B1(\address[3] ), .A1(\address[1] ), .D0(\address[0] ), .C0(\address[2] ), 
    .B0(\address[1] ), .A0(\address[3] ), .F0(n591613), .F1(n592974));
  SLICE_2166 SLICE_2166( .D1(\address[3] ), .C1(\address[1] ), 
    .B1(\address[0] ), .A1(\address[2] ), .D0(\address[2] ), .C0(\address[3] ), 
    .B0(\address[1] ), .A0(\address[0] ), .F0(n592968), .F1(n592980));
  SLICE_2183 SLICE_2183( .D1(\address[4] ), .C1(\address[3] ), 
    .B1(\address[1] ), .A1(\address[2] ), .D0(\address[2] ), .C0(\address[4] ), 
    .B0(\address[3] ), .A0(\address[1] ), .F0(n593088), .F1(n593297));
  SLICE_2186 SLICE_2186( .D1(\address[1] ), .C1(\address[3] ), 
    .B1(\address[0] ), .A1(\address[2] ), .D0(\address[2] ), .C0(\address[1] ), 
    .B0(\address[3] ), .A0(\address[0] ), .F0(n30_adj_254), .F1(n613056));
  SLICE_2189 SLICE_2189( .D1(\address[2] ), .C1(\address[0] ), 
    .B1(\address[3] ), .A1(\address[1] ), .D0(\address[1] ), .C0(\address[2] ), 
    .B0(\address[0] ), .A0(\address[3] ), .F0(n592982), .F1(n613059));
  SLICE_2192 SLICE_2192( .D1(\address[3] ), .C1(\address[0] ), 
    .B1(\address[2] ), .A1(\address[1] ), .D0(\address[0] ), .C0(\address[3] ), 
    .B0(\address[1] ), .A0(\address[2] ), .F0(n30_adj_255), .F1(n592986));
  SLICE_2196 SLICE_2196( .D1(\address[1] ), .C1(\address[2] ), 
    .B1(\address[3] ), .A1(\address[0] ), .D0(\address[1] ), .C0(\address[3] ), 
    .B0(\address[2] ), .A0(\address[0] ), .F0(n613062), .F1(n592830));
  SLICE_2202 SLICE_2202( .D1(\address[1] ), .C1(\address[0] ), 
    .B1(\address[2] ), .A1(\address[3] ), .D0(\address[0] ), .C0(\address[1] ), 
    .B0(\address[3] ), .A0(\address[2] ), .F0(n592658), .F1(n614181));
  SLICE_2207 SLICE_2207( .D1(\address[0] ), .C1(\address[3] ), 
    .B1(\address[2] ), .A1(\address[1] ), .D0(\address[3] ), .C0(\address[0] ), 
    .B0(\address[1] ), .A0(\address[2] ), .F0(n592994), .F1(n592996));
  SLICE_2210 SLICE_2210( .D1(\address[1] ), .C1(\address[0] ), 
    .B1(\address[3] ), .A1(\address[2] ), .D0(\address[0] ), .C0(\address[3] ), 
    .B0(\address[2] ), .A0(\address[1] ), .F0(n592546), .F1(n15_adj_272));
  SLICE_2218 SLICE_2218( .D1(\address[0] ), .C1(\address[3] ), 
    .B1(\address[2] ), .A1(\address[1] ), .D0(\address[3] ), .C0(\address[2] ), 
    .B0(\address[1] ), .A0(\address[0] ), .F0(n30_adj_274), .F1(n597823));
  SLICE_2228 SLICE_2228( .D1(\address[3] ), .C1(\address[2] ), 
    .B1(\address[0] ), .A1(\address[1] ), .D0(\address[1] ), .C0(\address[3] ), 
    .B0(\address[2] ), .A0(\address[0] ), .F0(n61_adj_284), .F1(n593010));
  SLICE_2230 SLICE_2230( .D1(\address[3] ), .C1(n601276), .B1(n7_adj_322), 
    .A1(\address[0] ), .D0(\address[0] ), .C0(n7_adj_322), .B0(\address[3] ), 
    .A0(n601396), .F0(n614197), .F1(n614199));
  SLICE_2236 SLICE_2236( .D1(\address[0] ), .C1(\address[2] ), 
    .B1(\address[1] ), .A1(\address[3] ), .D0(\address[2] ), .C0(\address[1] ), 
    .B0(\address[3] ), .A0(\address[0] ), .F0(n591652), .F1(n593012));
  SLICE_2241 SLICE_2241( .D1(\address[2] ), .C1(\address[0] ), 
    .B1(\address[1] ), .A1(\address[4] ), .D0(\address[4] ), .C0(\address[0] ), 
    .B0(\address[2] ), .A0(\address[1] ), .F0(n612697), .F1(n605001));
  SLICE_2243 SLICE_2243( .D1(\address[1] ), .C1(\address[0] ), 
    .B1(\address[3] ), .A1(\address[2] ), .D0(\address[2] ), .C0(\address[1] ), 
    .B0(\address[0] ), .A0(\address[3] ), .F0(n593014), .F1(n27));
  SLICE_2248 SLICE_2248( .D1(\address[4] ), .C1(\address[1] ), 
    .B1(\address[3] ), .A1(\address[2] ), .D0(\address[2] ), .C0(\address[4] ), 
    .B0(\address[1] ), .A0(\address[3] ), .F0(n591539), .F1(n613494));
  SLICE_2252 SLICE_2252( .D1(\address[2] ), .C1(\address[1] ), 
    .B1(\address[4] ), .A1(\address[3] ), .D0(\address[1] ), .C0(\address[4] ), 
    .B0(\address[3] ), .A0(\address[2] ), .F0(n613997), .F1(n613491));
  SLICE_2262 SLICE_2262( .D1(n61_adj_323), .C1(\address[4] ), .B1(n591420), 
    .A1(\address[0] ), .D0(n591420), .C0(n61), .B0(\address[4] ), 
    .A0(\address[0] ), .F0(n607712), .F1(n597691));
  sine_gen_SLICE_2265 \sine_gen.SLICE_2265 ( .D1(\address[2] ), 
    .C1(\address[4] ), .B1(\address[3] ), .A1(\address[5] ), .D0(\address[5] ), 
    .C0(\address[2] ), .B0(\address[4] ), .A0(\address[3] ), .F0(n607980), 
    .F1(n590885));
  SLICE_2266 SLICE_2266( .D1(n22), .B1(\address[3] ), .A1(\address[4] ), 
    .D0(\address[4] ), .C0(n22), .B0(\address[5] ), .A0(\address[3] ), 
    .F0(n591055), .F1(n613407));
  sine_gen_SLICE_2269 \sine_gen.SLICE_2269 ( 
    .DI1(\sine_gen.state_1__N_114[1] ), .D1(\sine_gen.state[0] ), 
    .B1(\sine_gen.state[1] ), .D0(\sine_gen.state[1] ), 
    .C0(\sine_gen.state[0] ), .B0(en_sin), .A0(n79), .CE(\sine_gen.n612381 ), 
    .CLK(clk_c), .Q1(\sine_gen.state[1] ), .F0(\sine_gen.n605073 ), 
    .F1(\sine_gen.state_1__N_114[1] ));
  SLICE_2280 SLICE_2280( .D1(\address[4] ), .C1(\address[0] ), 
    .B1(\address[1] ), .A1(\address[5] ), .D0(\address[5] ), .C0(\address[1] ), 
    .B0(\address[0] ), .F0(n614495), .F1(n612718));
  SLICE_2286 SLICE_2286( .D1(\address[3] ), .C1(\address[2] ), 
    .B1(\address[4] ), .D0(\address[0] ), .C0(\address[3] ), .B0(\address[2] ), 
    .A0(\address[4] ), .F0(n607663), .F1(n600976));
  SLICE_2288 SLICE_2288( .C1(\address[1] ), .B1(\address[0] ), 
    .A1(\address[3] ), .D0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n607912), .F1(n30));
  SLICE_2290 SLICE_2290( .D1(\address[5] ), .C1(n607587), .B1(\address[4] ), 
    .A1(n61), .D0(\address[5] ), .C0(\address[4] ), .B0(n61), .A0(n592590), 
    .F0(n591100), .F1(n607759));
  sine_gen_SLICE_2293 \sine_gen.SLICE_2293 ( .D1(\address[5] ), 
    .C1(\address[6] ), .A1(\address[7] ), .D0(\address[7] ), .C0(\address[5] ), 
    .B0(\address[6] ), .A0(\address[8] ), .F0(\sine_gen.n604710 ), 
    .F1(\sine_gen.n602890 ));
  SLICE_2296 SLICE_2296( .D1(\address[5] ), .C1(n607922), .B1(\address[6] ), 
    .A1(n62), .D0(\address[5] ), .C0(\address[6] ), .B0(n607922), .F0(n590594), 
    .F1(n591154));
  SLICE_2302 SLICE_2302( .D1(\address[4] ), .C1(n595059), .B1(\address[5] ), 
    .D0(n595059), .C0(\address[5] ), .B0(n15_adj_317), .A0(\address[4] ), 
    .F0(n613593), .F1(n591012));
  SLICE_2305 SLICE_2305( .D1(n596205), .B1(\address[4] ), .A1(\address[5] ), 
    .D0(\address[5] ), .C0(\address[6] ), .B0(\address[4] ), .A0(n596205), 
    .F0(n592224), .F1(n614009));
  SLICE_2332 SLICE_2332( .D1(\address[3] ), .C1(\address[5] ), 
    .B1(\address[4] ), .C0(\address[4] ), .B0(\address[5] ), .A0(\address[3] ), 
    .F0(n591057), .F1(n614204));
  SLICE_2336 SLICE_2336( .D1(n61), .C1(\address[5] ), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[5] ), .C0(\address[3] ), .B0(\address[4] ), 
    .A0(n596205), .F0(n607763), .F1(n597612));
  SLICE_2340 SLICE_2340( .D1(\address[4] ), .C1(n596205), .B1(\address[5] ), 
    .A1(n590941), .D0(n596205), .C0(\address[4] ), .B0(n591420), 
    .A0(\address[5] ), .F0(n593602), .F1(n591027));
  SLICE_2342 SLICE_2342( .C1(\address[2] ), .B1(\address[0] ), 
    .A1(\address[1] ), .D0(\address[2] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n7), .F1(n14));
  SLICE_2351 SLICE_2351( .D1(n7_adj_322), .C1(n14_adj_305), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[4] ), .C0(n14_adj_305), .B0(n38), 
    .A0(\address[3] ), .F0(n597843), .F1(n593086));
  sine_gen_SLICE_2352 \sine_gen.SLICE_2352 ( .D1(n592557), .C1(\address[4] ), 
    .A1(n591559), .D0(\address[4] ), .B0(n591559), .A0(n592557), 
    .F0(n7_adj_329), .F1(n614131));
  sine_gen_SLICE_2354 \sine_gen.SLICE_2354 ( .D1(n79), 
    .C1(\sine_gen.state[1] ), .B1(\sine_gen.state[0] ), .A1(en_sin), 
    .C0(\sine_gen.state[1] ), .B0(en_sin), .A0(\sine_gen.state[0] ), 
    .F0(\sine_gen.n612381 ), .F1(\sine_gen.n604901 ));
  comp3_SLICE_2364 \comp3.SLICE_2364 ( .D1(\comp3.Vc_c_N_159 ), 
    .B1(\tri_wave[11] ), .A1(\sine_wave3[11] ), .C0(\comp3.Vc_c_N_159 ), 
    .B0(\sine_wave3[11] ), .A0(\tri_wave[11] ), .F0(Vc_c), .F1(Vc_c_N_163));
  triangular_gen_SLICE_2368 \triangular_gen.SLICE_2368 ( 
    .DI1(\triangular_gen.n590124[10] ), .D1(\triangular_gen.n62[10] ), 
    .C1(\triangular_gen.direction ), .B1(\triangular_gen.n62_adj_247[10] ), 
    .D0(en_tri), .C0(\tri_wave[1] ), .B0(\tri_wave[3] ), .A0(\tri_wave[11] ), 
    .CE(n606762), .LSR(n590264), .CLK(clk_c), .Q1(\tri_wave[11] ), 
    .F0(\triangular_gen.n20 ), .F1(\triangular_gen.n590124[10] ));
  triangular_gen_SLICE_2369 \triangular_gen.SLICE_2369 ( .D0(\tri_wave[1] ), 
    .C0(\triangular_gen.n610544 ), .B0(en_tri), 
    .A0(\triangular_gen.direction ), .F0(\triangular_gen.n605130 ));
  SLICE_2370 SLICE_2370( .D1(n591471), .C1(\address[5] ), .B1(n594572), 
    .D0(\address[5] ), .C0(n593048), .A0(n592519), .F0(n613965), .F1(n613599));
  SLICE_2377 SLICE_2377( .D1(n592558), .C1(\address[4] ), .B1(n30_adj_291), 
    .D0(n592557), .B0(\address[4] ), .A0(n592558), .F0(n591773), .F1(n597850));
  SLICE_2378 SLICE_2378( .D1(n15_adj_308), .C1(n591594), .B1(\address[4] ), 
    .D0(n591688), .C0(n591594), .A0(\address[4] ), .F0(n591852), .F1(n591583));
  SLICE_2387 SLICE_2387( .D1(n607587), .C1(n607864), .B1(\address[5] ), 
    .C0(\address[5] ), .B0(n607864), .A0(n594465), .F0(n591077), .F1(n613503));
  SLICE_2396 SLICE_2396( .D1(n593023), .C1(\address[5] ), .B1(n592459), 
    .D0(\address[5] ), .B0(n595078), .F0(n614541), .F1(n593397));
  SLICE_2405 SLICE_2405( .D1(n593210), .B1(n592773), .A1(\address[5] ), 
    .D0(\address[5] ), .C0(n591657), .A0(n591419), .F0(n613898), .F1(n613677));
  SLICE_2411 SLICE_2411( .D1(\address[5] ), .C1(n592726), .B1(n593185), 
    .D0(n590937), .C0(n590939), .A0(\address[5] ), .F0(n591097), .F1(n613784));
  SLICE_2432 SLICE_2432( .D1(n592466), .B1(n593026), .A1(\address[5] ), 
    .C0(n62), .B0(\address[5] ), .A0(n62_adj_325), .F0(n592056), .F1(n613418));
  SLICE_2434 SLICE_2434( .D0(\address[2] ), .B0(\address[1] ), 
    .F0(n14_adj_271));
  SLICE_2453 SLICE_2453( .D1(n592515), .C1(\address[5] ), .A1(n592516), 
    .D0(n592578), .B0(n591678), .A0(\address[5] ), .F0(n613917), .F1(n613961));
  SLICE_2454 SLICE_2454( .D0(n601330), .C0(n617351), .B0(n617549), 
    .A0(\address[13] ), .F0(n393325));
  sine_gen_SLICE_2480 \sine_gen.SLICE_2480 ( .D1(\sine_gen.address3[8] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.state[1] ), .D0(\sine_gen.state[0] ), 
    .C0(\sine_gen.state[1] ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n618464 ), 
    .F1(\sine_gen.n616508 ));
  sine_gen_SLICE_2482 \sine_gen.SLICE_2482 ( .D1(\sine_gen.state[1] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.state[0] ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.state[1] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n618458 ), 
    .F1(\sine_gen.n618500 ));
  sine_gen_SLICE_2484 \sine_gen.SLICE_2484 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.address3[9] ), 
    .A1(\sine_gen.state[1] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.state[1] ), .B0(\sine_gen.state[0] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n618452 ), 
    .F1(\sine_gen.n616514 ));
  sine_gen_SLICE_2486 \sine_gen.SLICE_2486 ( .D1(\sine_gen.state[1] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.address3[10] ), 
    .A1(\sine_gen.address1[10] ), .D0(\sine_gen.state[0] ), 
    .C0(\sine_gen.state[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n618446 ), 
    .F1(\sine_gen.n616520 ));
  sine_gen_SLICE_2488 \sine_gen.SLICE_2488 ( .D1(\sine_gen.address3[11] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.state[1] ), 
    .A1(\sine_gen.address1[11] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.state[0] ), 
    .A0(\sine_gen.state[1] ), .F0(\sine_gen.n618434 ), .F1(\sine_gen.n616532 ));
  sine_gen_SLICE_2490 \sine_gen.SLICE_2490 ( .D1(\sine_gen.address3[12] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.state[1] ), 
    .A1(\sine_gen.address1[12] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.state[1] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.state[0] ), .F0(\sine_gen.n618422 ), .F1(\sine_gen.n616556 ));
  sine_gen_SLICE_2492 \sine_gen.SLICE_2492 ( .D1(\sine_gen.address1[13] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.address3[13] ), 
    .A1(\sine_gen.state[1] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.state[0] ), 
    .A0(\sine_gen.state[1] ), .F0(\sine_gen.n618404 ), .F1(\sine_gen.n616562 ));
  sine_gen_SLICE_2494 \sine_gen.SLICE_2494 ( .DI1(\sine_gen.n605126 ), 
    .D1(\sine_gen.state[1] ), .C1(\sine_gen.n605124 ), 
    .B1(\sine_gen.direction2 ), .A1(\sine_gen.state[0] ), 
    .D0(\sine_wave2[11] ), .C0(\sine_gen.n424[11] ), .B0(\sine_gen.state[0] ), 
    .A0(\sine_gen.state[1] ), .CLK(clk_c), .Q1(\sine_wave2[11] ), 
    .F0(\sine_gen.n605124 ), .F1(\sine_gen.n605126 ));
  sine_gen_SLICE_2495 \sine_gen.SLICE_2495 ( .D1(\sine_gen.state[1] ), 
    .C1(\sine_gen.state[0] ), .B0(\sine_gen.state[0] ), 
    .A0(\sine_gen.state[1] ), .F0(\sine_gen.n602859 ), .F1(\sine_gen.n604795 ));
  sine_gen_SLICE_2496 \sine_gen.SLICE_2496 ( .DI1(\sine_gen.n610596 ), 
    .D1(\sine_wave1[11] ), .C1(\sine_gen.n603900 ), .B1(\sine_gen.n424[11] ), 
    .A1(\sine_gen.direction1 ), .D0(\sine_gen.state[0] ), 
    .A0(\sine_gen.state[1] ), .CLK(clk_c), .Q1(\sine_wave1[11] ), 
    .F0(\sine_gen.n603900 ), .F1(\sine_gen.n610596 ));
  sine_gen_SLICE_2497 \sine_gen.SLICE_2497 ( .DI1(\sine_gen.n604794 ), 
    .C1(\sine_gen.state[1] ), .B1(\sine_gen.state[0] ), .A1(en_sin), 
    .D0(\sine_gen.state[1] ), .B0(en_sin), .A0(\sine_gen.state[0] ), 
    .CLK(clk_c), .Q1(\sine_gen.state[0] ), .F0(\sine_gen.n604424 ), 
    .F1(\sine_gen.n604794 ));
  SLICE_2498 SLICE_2498( .D1(n15_adj_297), .C1(\address[4] ), .B1(n592573), 
    .D0(n592541), .B0(\address[4] ), .A0(n596150), .F0(n593133), .F1(n597719));
  SLICE_2517 SLICE_2517( .C0(n617885), .B0(\address[7] ), .A0(n617873), 
    .F0(n613275));
  SLICE_2524 SLICE_2524( .D0(\address[7] ), .C0(n616601), .A0(n616571), 
    .F0(n613713));
  SLICE_2533 SLICE_2533( .D0(n617945), .C0(n617951), .B0(\address[7] ), 
    .F0(n613287));
  SLICE_2536 SLICE_2536( .C0(\sine_wave1[11] ), .F0(sine_wave1_11__N_169));
  SLICE_2539 SLICE_2539( .C0(n593718), .B0(n617909), .A0(\address[7] ), 
    .F0(n613281));
  SLICE_2540 SLICE_2540( .D0(\address[7] ), .C0(n607748), .A0(n591190), 
    .F0(n591277));
  SLICE_2542 SLICE_2542( .D0(n617231), .C0(n618377), .B0(\address[9] ), 
    .F0(n613473));
  SLICE_2544 SLICE_2544( .D0(\sine_wave2[11] ), .F0(sine_wave2_11__N_170));
  SLICE_2556 SLICE_2556( .D0(n617243), .C0(n617267), .A0(\address[8] ), 
    .F0(n613883));
  SLICE_2557 SLICE_2557( .C0(n616985), .B0(\address[8] ), .A0(n617807), 
    .F0(n613877));
  SLICE_2558 SLICE_2558( .D0(\address[8] ), .C0(n617759), .A0(n593909), 
    .F0(n613857));
  SLICE_2566 SLICE_2566( .D0(n591223), .C0(n597666), .B0(\address[7] ), 
    .F0(n613136));
  SLICE_2567 SLICE_2567( .D0(n593694), .C0(n593693), .B0(\address[7] ), 
    .F0(n613301));
  SLICE_2569 SLICE_2569( .D0(\address[7] ), .C0(n618287), .A0(n617663), 
    .F0(n613689));
  SLICE_2573 SLICE_2573( .C0(n613144), .B0(\address[7] ), .A0(n618335), 
    .F0(n613149));
  SLICE_2576 SLICE_2576( .D0(\address[7] ), .C0(n617711), .A0(n617705), 
    .F0(n613134));
  SLICE_2577 SLICE_2577( .C0(n618179), .B0(n617063), .A0(\address[7] ), 
    .F0(n607807));
  sine_gen_SLICE_2578 \sine_gen.SLICE_2578 ( .D1(\sine_gen.address1[13] ), 
    .A1(en_sin), .D0(\sine_gen.address1[0] ), .B0(en_sin), 
    .F0(\sine_gen.n614152 ), .F1(\sine_gen.n614139 ));
  SLICE_2581 SLICE_2581( .D0(\address[13] ), .C0(n592419), .B0(n617417), 
    .A0(n601330), .F0(n393322));
  sine_gen_SLICE_2582 \sine_gen.SLICE_2582 ( .C1(en_sin), 
    .A1(\sine_gen.address1[2] ), .D0(en_sin), .B0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n614151 ), .F1(\sine_gen.n614150 ));
  sine_gen_SLICE_2586 \sine_gen.SLICE_2586 ( .B1(en_sin), 
    .A1(\sine_gen.address1[12] ), .C0(\sine_gen.address1[3] ), .A0(en_sin), 
    .F0(\sine_gen.n614149 ), .F1(\sine_gen.n614140 ));
  sine_gen_SLICE_2588 \sine_gen.SLICE_2588 ( .C1(\sine_gen.address1[11] ), 
    .A1(en_sin), .D0(en_sin), .B0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n614148 ), .F1(\sine_gen.n614141 ));
  sine_gen_SLICE_2590 \sine_gen.SLICE_2590 ( .D1(\sine_gen.address1[6] ), 
    .B1(en_sin), .C0(en_sin), .B0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n614147 ), .F1(\sine_gen.n614146 ));
  sine_gen_SLICE_2594 \sine_gen.SLICE_2594 ( .B1(en_sin), 
    .A1(\sine_gen.address1[10] ), .D0(\sine_gen.address1[8] ), .A0(en_sin), 
    .F0(\sine_gen.n614144 ), .F1(\sine_gen.n614142 ));
  sine_gen_SLICE_2596 \sine_gen.SLICE_2596 ( .D1(en_sin), 
    .B1(\sine_gen.address1[9] ), .C0(\sine_gen.address1[7] ), .A0(en_sin), 
    .F0(\sine_gen.n614145 ), .F1(\sine_gen.n614143 ));
  rst_gen_inst_SLICE_2599 \rst_gen_inst.SLICE_2599 ( 
    .DI1(\en_gen_tri.cnt[0].sig_000.FeedThruLUT ), .D1(\en_gen_tri.cnt[0] ), 
    .D0(n79), .A0(en_tri), .CLK(clk_c), .Q1(en_tri), .F0(n590264), 
    .F1(\en_gen_tri.cnt[0].sig_000.FeedThruLUT ));
  SLICE_2600 SLICE_2600( .C0(n616529), .B0(n618281), .A0(\address[10] ), 
    .F0(n590816));
  SLICE_2648 SLICE_2648( .F0(VCC_net));
  triangular_gen_SLICE_2649 \triangular_gen.SLICE_2649 ( 
    .DI1(\triangular_gen.n605132 ), .D1(\triangular_gen.n20 ), 
    .C1(\triangular_gen.n19 ), .B1(\triangular_gen.n21 ), 
    .A1(\triangular_gen.n605130 ), .D0(\tri_wave[8] ), .C0(\tri_wave[6] ), 
    .B0(\tri_wave[10] ), .A0(\tri_wave[5] ), .CLK(clk_c), 
    .Q1(\triangular_gen.direction ), .F0(\triangular_gen.n19 ), 
    .F1(\triangular_gen.n605132 ));
  SLICE_2650 SLICE_2650( .B0(\sine_wave3[11] ), .F0(sine_wave3_11__N_171));
  SLICE_2655 SLICE_2655( .F0(GND_net));
  Vb_p_i1 Vb_p_i1( .DO0(y), .CE(en_sin), .OUTCLK(clk_c), .PADDO(Vb_p_c));
  Va_p_i0 Va_p_i0( .DO0(w), .CE(en_sin), .OUTCLK(clk_c), .PADDO(Va_p_c));
  Vc_p_i2 Vc_p_i2( .DO0(z), .CE(en_sin), .OUTCLK(clk_c), .PADDO(Vc_p_c));
  gpio_20 gpio_20_I( .PADDI(clk_c), .gpio_20(gpio_20));
  Vcn Vcn_I( .PADDO(Vc_c_N_163), .Vcn(Vcn));
  Vbn Vbn_I( .PADDO(Vb_c_N_162), .Vbn(Vbn));
  Van Van_I( .PADDO(Va_c_N_161), .Van(Van));
  Vc Vc_I( .PADDO(Vc_c), .Vc(Vc));
  Vb Vb_I( .PADDO(Vb_c), .Vb(Vb));
  Va Va_I( .PADDO(Va_c), .Va(Va));
  Vc_gnd Vc_gnd_I( .PADDO(GND_net), .Vc_gnd(Vc_gnd));
  Vc_p Vc_p_I( .PADDO(Vc_p_c), .Vc_p(Vc_p));
  Vb_gnd Vb_gnd_I( .PADDO(GND_net), .Vb_gnd(Vb_gnd));
  Vb_p Vb_p_I( .PADDO(Vb_p_c), .Vb_p(Vb_p));
  Va_gnd Va_gnd_I( .PADDO(GND_net), .Va_gnd(Va_gnd));
  Va_p Va_p_I( .PADDO(Va_p_c), .Va_p(Va_p));
  gpio_36 gpio_36_I( .PADDO(GND_net), .gpio_36(gpio_36));
  gpio_28 gpio_28_I( .PADDO(GND_net), .gpio_28(gpio_28));
endmodule

module triangular_gen_SLICE_0 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_128_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module triangular_gen_SLICE_1 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_129_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_2 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \triangular_gen/add_128_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module triangular_gen_SLICE_3 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_129_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_4 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \triangular_gen/add_129_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_5 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_129_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_6 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_129_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_7 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_129_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_8 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_128_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_9 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_128_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_10 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_128_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_11 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_128_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pwm_inst2_SLICE_12 ( input DI1, DI0, D1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst2/add_126_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst2/pwm_acc_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst2/pwm_acc_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module pwm_inst2_SLICE_13 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst2/add_126_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst2/pwm_acc_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst2/pwm_acc_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst2_SLICE_14 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst2/add_126_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst2/pwm_acc_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst2/pwm_acc_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst2_SLICE_15 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst2/add_126_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst2/pwm_acc_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst2/pwm_acc_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst2_SLICE_16 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst2/add_126_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst2/pwm_acc_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst2/pwm_acc_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst2_SLICE_17 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst2/add_126_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst2/pwm_acc_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst2/pwm_acc_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst2_SLICE_18 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \pwm_inst2/add_126_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst2/pwm_acc_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module pwm_inst1_SLICE_19 ( input DI1, DI0, D1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst1/add_127_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst1/pwm_acc_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst1/pwm_acc_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst1_SLICE_20 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst1/add_127_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst1/pwm_acc_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst1/pwm_acc_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst1_SLICE_21 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst1/add_127_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst1/pwm_acc_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst1/pwm_acc_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst1_SLICE_22 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst1/add_127_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst1/pwm_acc_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst1/pwm_acc_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst1_SLICE_23 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst1/add_127_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst1/pwm_acc_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst1/pwm_acc_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst1_SLICE_24 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst1/add_127_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst1/pwm_acc_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst1/pwm_acc_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst1_SLICE_25 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \pwm_inst1/add_127_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst1/pwm_acc_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module pwm_inst3_SLICE_26 ( input DI1, DI0, D1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst3/add_125_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst3/pwm_acc_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst3/pwm_acc_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst3_SLICE_27 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst3/add_125_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst3/pwm_acc_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst3/pwm_acc_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst3_SLICE_28 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst3/add_125_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst3/pwm_acc_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst3/pwm_acc_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst3_SLICE_29 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst3/add_125_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst3/pwm_acc_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst3/pwm_acc_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst3_SLICE_30 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst3/add_125_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst3/pwm_acc_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst3/pwm_acc_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst3_SLICE_31 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst3/add_125_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst3/pwm_acc_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst3/pwm_acc_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst3_SLICE_32 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \pwm_inst3/add_125_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst3/pwm_acc_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module sine_gen_SLICE_33 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_34 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_35 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_36 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \sine_gen/unary_minus_47_add_3_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_37 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \sine_gen/unary_minus_47_add_3_add_5_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_38 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \sine_gen/unary_minus_47_add_3_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_39 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \sine_gen/unary_minus_47_add_3_add_5_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_40 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_41 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_42 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \sine_gen/unary_minus_47_add_3_add_5_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_43 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \sine_gen/unary_minus_47_add_3_add_5_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_44 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \sine_gen/unary_minus_47_add_3_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_45 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_46 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \sine_gen/address3_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \sine_gen/address3_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module sine_gen_SLICE_47 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \sine_gen/address3_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address3_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_48 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_49 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \sine_gen/address2_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \sine_gen/address2_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_50 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \sine_gen/address2_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address2_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_51 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address3_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_52 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_53 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address2_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_54 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address3_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_55 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address2_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_56 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \sine_gen/address2_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address2_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_57 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \sine_gen/address2_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address2_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_58 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_59 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \sine_gen/address3_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address3_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_60 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_61 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \sine_gen/address3_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address3_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_62 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_63 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module triangular_gen_SLICE_65 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \triangular_gen/mux_101_i9_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \triangular_gen/mux_101_i10_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \triangular_gen/count__i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \triangular_gen/count__i10 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_67 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \triangular_gen/mux_101_i7_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \triangular_gen/mux_101_i8_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \triangular_gen/count__i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \triangular_gen/count__i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_69 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \triangular_gen/mux_101_i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \triangular_gen/mux_101_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \triangular_gen/count__i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \triangular_gen/count__i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_71 ( input DI1, DI0, C1, B1, A1, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40007 \triangular_gen/mux_101_i3_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \triangular_gen/mux_101_i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \triangular_gen/count__i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \triangular_gen/count__i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_73 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \triangular_gen/mux_101_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \triangular_gen/mux_101_i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \triangular_gen/count__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \triangular_gen/count__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module en_gen_tri_SLICE_76 ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40011 \en_gen_tri/i160_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \en_gen_tri/cnt[0] ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module en_gen_sin_SLICE_78 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40012 \en_gen_sin/i19065_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \en_gen_sin/i19072_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \en_gen_sin/cnt_131__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \en_gen_sin/cnt_131__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x7788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module en_gen_sin_SLICE_80 ( input DI1, DI0, B1, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40014 \en_gen_sin/i19056_1_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \en_gen_sin/i19058_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \en_gen_sin/cnt_131__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \en_gen_sin/cnt_131__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module en_gen_sin_SLICE_81 ( input DI0, D0, C0, B0, A0, CLK, output Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40016 \en_gen_sin.SLICE_81_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \en_gen_sin/en ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_83 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \sine_gen/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \sine_gen/i1_4_lut_adj_19 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/direction2_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/direction1_c ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xF020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_85 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40019 \sine_gen/i12_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \sine_gen/i16265_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out3_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/direction3_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_87 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40021 \sine_gen/mux_53_i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \sine_gen/mux_53_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x8D8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_88 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40023 \sine_gen/mux_48_i2_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \sine_gen/mux_48_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_89 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40025 \sine_gen/n618422_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \sine_gen/n618404_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xADA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_90 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40027 \sine_gen/n616556_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \sine_gen/n616562_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_92 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40029 \sine_gen/n616520_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \sine_gen/n616532_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_94 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40030 \sine_gen/n616508_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40031 \sine_gen/n616514_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_96 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 \sine_gen/n618464_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40033 \sine_gen/n618500_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_98 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40034 \sine_gen/n618452_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40035 \sine_gen/n618458_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_100 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40036 \sine_gen/n618434_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40037 \sine_gen/n618446_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_103 ( input DI0, D0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40038 \sine_gen/mux_48_i11_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/Out1_i10 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xAA33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_104 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40039 \sine_gen/mux_48_i9_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \sine_gen/mux_48_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_106 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40007 \sine_gen/mux_48_i7_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \sine_gen/mux_48_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_108 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40042 \sine_gen/mux_48_i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \sine_gen/mux_48_i6_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xF303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_110 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40043 \sine_gen/mux_48_i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \sine_gen/mux_48_i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_113 ( input DI0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40045 \sine_gen/mux_53_i11_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/Out2_i10 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x8D8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_114 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 \sine_gen/mux_53_i9_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \sine_gen/mux_53_i10_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_116 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40048 \sine_gen/mux_53_i7_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \sine_gen/mux_53_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_118 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40050 \sine_gen/mux_53_i5_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \sine_gen/mux_53_i6_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x88DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xCC55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_120 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40052 \sine_gen/mux_53_i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \sine_gen/mux_53_i4_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_124 ( input DI0, D0, C0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40054 \sine_gen/mux_58_i11_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/Out3_i10 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xA0AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_125 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40055 \sine_gen/mux_58_i9_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \sine_gen/mux_58_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_127 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40057 \sine_gen/mux_58_i7_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \sine_gen/mux_58_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_129 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40058 \sine_gen/mux_58_i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \sine_gen/mux_58_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_131 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40039 \sine_gen/mux_58_i3_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \sine_gen/mux_58_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_133 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40061 \sine_gen/mux_58_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \sine_gen/mux_58_i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rst_gen_inst_SLICE_138 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40063 \rst_gen_inst.i19093_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40064 \rst_gen_inst.i19100_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \rst_gen_inst/rst_cnt_130__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt_130__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xBCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rst_gen_inst_SLICE_140 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40065 \rst_gen_inst.i1_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \rst_gen_inst.i19086_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \rst_gen_inst/rst_cnt_130__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt_130__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x80FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xD5AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_142 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40067 i1538_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 i2787_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x74FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xA001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_144 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 n617090_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \address[4]_bdd_4_lut_18_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x8BCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_146 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40071 n618296_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \address[5]_bdd_4_lut_55 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xF03A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_148 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40073 n617048_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \address[4]_bdd_4_lut_15 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_150 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 Mux_2308_i31_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 Mux_2296_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xD872") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x878F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 Mux_1208_i31_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 i16744_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFA33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40079 i22374_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 Mux_1344_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xED21") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xC055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_154 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i1652_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 i23246_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x1E3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_155 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 i22677_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 i1657_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40083 i1548_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 i1582_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x7774") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40085 i1542_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \sine_gen/i16867_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x3F2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_158 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 i17206_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 i23100_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x0303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_159 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40089 i22390_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 i526_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_160 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 i16720_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 i16719_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40093 i16723_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 i7494_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xF5C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40095 n618230_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \address[4]_bdd_4_lut_63_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xA4F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x3AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_164 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40097 Mux_1244_i31_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 i16708_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xCF8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_165 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 i1789_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 i2896_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x55C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40101 n616994_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \address[4]_bdd_4_lut_12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xD3D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x5CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40103 Mux_1471_i31_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 Mux_1202_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x8003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40105 i3104_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 Mux_1439_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x7C78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40107 i836_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \sine_gen/i16891_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_174 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i22278_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 Mux_1207_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_175 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 Mux_1367_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \sine_gen/i16881_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40112 Mux_1221_i31_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 Mux_1212_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xCD01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x77FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_178 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 i16709_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \address[5]_bdd_4_lut_32_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xBB0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40116 i21882_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 \sine_gen/n617720_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xD872") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFC11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[4]_bdd_4_lut_47 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 Mux_2756_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x6AB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 n617672_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 Mux_2582_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x0E78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_182 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \address[4]_bdd_4_lut_49_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 Mux_2594_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x2CEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x95D6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_183 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 i22120_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 n617690_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 Mux_1368_i31_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 Mux_1368_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x3F7E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_185 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40127 i22774_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 i2919_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40129 i903_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 i820_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xCD01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x0FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40131 i7434_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 \sine_gen/i16866_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x5476") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 n617624_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 \address[4]_bdd_4_lut_43_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x4EAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[4]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 Mux_1206_i46_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x7FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_191 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 Mux_1228_i63_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 Mux_1228_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_192 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40138 i3153_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 i14475_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xE2D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xF80F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_194 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 i22279_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 i1535_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_195 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 i3090_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 i2812_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x8007") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_196 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 i22576_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 i1537_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_197 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i3092_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 i2813_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_198 ( input D0, C0, B0, A0, output F0 );

  lut40146 n616718_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40147 \address[4]_bdd_4_lut_8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40148 Mux_2331_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x8BCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xE6AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40149 i14533_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 i14532_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_202 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \address[6]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 i3314_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_203 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 n616724_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 i3315_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40149 i972_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 i835_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x4EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_206 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[4]_bdd_4_lut_51 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 Mux_2611_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x64CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40156 i10848_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 i3040_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x3CAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_208 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 i3158_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 Mux_2599_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x606F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0x01FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_210 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40160 n618380_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40161 \address[4]_bdd_4_lut_66_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x7C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_212 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40162 i1727_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 i1560_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x888D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_214 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 i22371_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 i1570_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x3704") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40166 i1_2_lut_3_lut_4_lut_adj_31( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 \sine_gen.i16876_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_216 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40168 n618494_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 i825_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x55FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40170 i1734_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40171 \sine_gen.i16830_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x7F70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 n618488_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 i2805_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x9EC6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 \address[4]_bdd_4_lut_71_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40174 i2804_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x6E2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x6B4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_220 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40175 i1956_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 i1732_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x66F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x3F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 \address[11]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 i632_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xE2EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_223 ( input D0, C0, B0, A0, output F0 );

  lut40179 n618482_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40180 i1058_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 i17305_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x880F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40182 \address[4]_bdd_4_lut_70 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40183 i12427_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xCC9C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_227 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40184 n618476_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40185 i2802_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x43C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_228 ( input D0, C0, B0, A0, output F0 );

  lut40072 \address[10]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_229 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 n617144_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 n617114_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_230 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \address[6]_bdd_4_lut_115 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 i23084_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x880F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_231 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 n616634_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 n618470_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xF03A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_232 ( input D0, C0, B0, A0, output F0 );

  lut40190 \address[8]_bdd_4_lut_16 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_233 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40191 n617138_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 i22843_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xA033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_234 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40193 i2038_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 \sine_gen/i1862_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_236 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40195 i1957_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 i1733_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xA1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_238 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40197 \address[4]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 i1_2_lut_3_lut_adj_33( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x333C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_239 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40199 i2125_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 n617132_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xE22E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_240 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 Mux_2329_i31_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 i16785_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xBE14") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x88CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_241 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 Mux_2491_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40202 Mux_2329_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xA6AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_242 ( input D0, C0, B0, A0, output F0 );

  lut40203 \address[5]_bdd_4_lut_61 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_243 ( input D0, C0, B0, A0, output F0 );

  lut40204 n618440_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_244 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \address[8]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40205 i21871_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_245 ( input D0, C0, B0, A0, output F0 );

  lut40206 n617126_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_246 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[4]_bdd_4_lut_69 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40207 i2796_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x4662") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_247 ( input D0, C0, B0, A0, output F0 );

  lut40208 n618428_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40209 i14398_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 i23067_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x40EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_249 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 Mux_1251_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 i16756_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_250 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40212 i1709_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40213 i1547_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x1BB1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xAA11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_252 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i22740_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40214 i2883_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xDC10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_253 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 Mux_1511_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 Mux_1411_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x878F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40216 \address[5]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 i22803_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xFE54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_255 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40218 n617120_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40219 i22228_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xDF13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_256 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40220 n617966_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40221 \address[4]_bdd_4_lut_58_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x2ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_258 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40032 n618416_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 \address[4]_bdd_4_lut_68 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_260 ( input D0, C0, B0, A0, output F0 );

  lut40223 \address[8]_bdd_4_lut_14 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_262 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40220 n618410_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \address[4]_bdd_4_lut_67 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_264 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40199 i2020_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 i21451_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_265 ( input D0, C0, B0, A0, output F0 );

  lut40225 i22458_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xC3AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_266 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \address[7]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 n616574_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 n618398_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 n616790_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_268 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40216 \address[5]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 i22806_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_269 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 n617342_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 n617108_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_270 ( input D0, C0, B0, A0, output F0 );

  lut40226 n618386_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40227 \sine_gen/address[6]_bdd_4_lut_114_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40228 i1_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x77C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_272 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 n617420_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 \address[4]_bdd_4_lut_34_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xCF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_274 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40041 i21926_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_275 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \sine_gen/i5823_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40230 \sine_gen/i5811_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_276 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40231 \address[4]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40232 Mux_2639_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xB3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_277 ( input D0, C0, B0, A0, output F0 );

  lut40208 n617102_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_278 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40227 \address[9]_bdd_4_lut_3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40233 i23058_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_279 ( input D0, C0, B0, A0, output F0 );

  lut40234 n616652_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xC7C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_280 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40235 \address[7]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40236 i960_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x3AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_281 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 n618374_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 i963_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xEE0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_282 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 i21721_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40239 Mux_2252_i14_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xAA3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x3344") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_283 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i3069_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 Mux_2667_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x9A26") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_284 ( input D0, C0, B0, A0, output F0 );

  lut40190 \address[6]_bdd_4_lut_113 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_285 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40241 n618368_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40242 i22778_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_286 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i18094420_i1_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40204 n617258_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_287 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40243 i21700_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 i18034390_i1_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x7340") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_288 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40073 n617084_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 \address[4]_bdd_4_lut_17 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_289 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40246 i2929_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40247 Mux_1446_i61_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xCC89") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_290 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40248 \address[8]_bdd_4_lut_39 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 i22459_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_291 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i22463_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40204 n618362_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40250 \address[6]_bdd_4_lut_112 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40251 i17472_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x5CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_293 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \address[8]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 n618356_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_294 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40253 i1649_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40254 Mux_1447_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x373C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_296 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \address[6]_bdd_4_lut_36 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 i22177_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_297 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 n617078_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40256 n617024_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_298 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40257 i21691_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40258 n618260_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xF1C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_299 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40259 n617246_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 i22224_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xE0EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_300 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40261 n617072_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40262 Mux_2454_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x98BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xC813") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_301 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40216 \address[4]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40263 Mux_2449_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x337E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_302 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \address[6]_bdd_4_lut_111 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40264 i22354_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x4DF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_303 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40255 \address[8]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 n618350_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_304 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40266 i349_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 i23051_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xA8B9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_305 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 i372_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40269 i360_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x7F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_306 ( input D0, C0, B0, A0, output F0 );

  lut40270 i352_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x3F2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40271 i21736_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 i16504_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xFBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_308 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40060 i21737_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_310 ( input D0, C0, B0, A0, output F0 );

  lut40203 \address[6]_bdd_4_lut_110 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_311 ( input D0, C0, B0, A0, output F0 );

  lut40272 n618344_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_312 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[8]_bdd_4_lut_38 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_313 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40259 n618338_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 n617390_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_314 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40274 i1097_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40275 i1011_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x80D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xCD01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_316 ( input D0, C0, B0, A0, output F0 );

  lut40276 \address[5]_bdd_4_lut_60 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_317 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 n618332_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40277 i7585_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xF02D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_318 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 n617066_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40221 \address[5]_bdd_4_lut_24_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 n618326_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40279 \address[5]_bdd_4_lut_59 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xF05C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_322 ( input D0, C0, B0, A0, output F0 );

  lut40280 i358_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x74CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_323 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40281 i365_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 i23049_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_324 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40283 i22828_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 n618110_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xF707") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_326 ( input D0, C0, B0, A0, output F0 );

  lut40284 \address[5]_bdd_4_lut_58 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xEC2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_327 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40218 n618320_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40285 i21472_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x2727") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_328 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 n617060_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40286 \sine_gen/address[5]_bdd_4_lut_23_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x77A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_330 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40255 \address[7]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40287 i23202_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_331 ( input D0, C0, B0, A0, output F0 );

  lut40206 n618314_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_332 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40034 n618308_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 \address[5]_bdd_4_lut_57 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_334 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40288 i17238_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40289 \sine_gen/i17351_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x74FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_336 ( input D0, C0, B0, A0, output F0 );

  lut40072 \address[6]_bdd_4_lut_35 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_337 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 n617054_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40290 i22179_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_338 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40216 \address[5]_bdd_4_lut_56 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40291 Mux_1415_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_339 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40292 n618302_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40293 i21459_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x909F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_340 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40294 i954_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40295 i16729_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x880F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xEE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_342 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40095 n617036_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 \address[4]_bdd_4_lut_14 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_344 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40177 \address[5]_bdd_4_lut_54 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 Mux_1361_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_345 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 n618284_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40297 i1627_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_346 ( input D0, C0, B0, A0, output F0 );

  lut40190 \address[6]_bdd_4_lut_34 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_347 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 n617042_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40298 i22170_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_348 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \address[8]_bdd_4_lut_37 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40300 i555_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0x5C50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_349 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 n618278_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40301 \sine_gen/i17368_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_350 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40216 \address[4]_bdd_4_lut_65 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40302 Mux_2568_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x49B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_351 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i22532_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 n618272_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_352 ( input D0, C0, B0, A0, output F0 );

  lut40190 \address[8]_bdd_4_lut_36 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_353 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40241 n618266_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40304 i17480_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x1333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_354 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 n618254_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 \sine_gen/i879_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_355 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40235 \address[6]_bdd_4_lut_52 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40307 \address[6]_bdd_4_lut_108_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xF252") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_356 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40308 i17263_2_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 i1531_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xAA01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_357 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i22522_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40310 i1622_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x3074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_358 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 n617030_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40311 i848_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0x74FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_359 ( input D0, C0, B0, A0, output F0 );

  lut40312 \address[6]_bdd_4_lut_33_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0x62EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_360 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40313 i574_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40314 i17481_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0x8B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_362 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40315 \address[4]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40316 Mux_2515_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xE387") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_364 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40317 \address[4]_bdd_4_lut_64 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 Mux_2533_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xE378") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_365 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40255 \address[6]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 n618248_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_366 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \address[6]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40319 i22822_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_367 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40186 n617018_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 i22167_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_368 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40320 \address[6]_bdd_4_lut_107 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 i1794_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_369 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 n618242_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 i22494_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_370 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \address[6]_bdd_4_lut_106 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40322 i7433_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0xA033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_371 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 n618236_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40323 i902_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0x5CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_372 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40085 i348_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40324 i335_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_374 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \address[5]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40325 i23153_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0x666A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_375 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40186 n617012_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40326 i23077_3_lut_4_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_376 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40315 \address[5]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40327 i22251_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x7C37") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_377 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i22450_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 n617006_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_378 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_105 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_379 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 n618224_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40328 i17471_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0x7222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_380 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i2991_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40329 Mux_2265_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0x6C4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_381 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \address[6]_bdd_4_lut_91 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40330 i21958_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_382 ( input D0, C0, B0, A0, output F0 );

  lut40331 n617918_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0xF05C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_383 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40332 \address[4]_bdd_4_lut_57 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40333 Mux_2662_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0x9A64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_384 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \address[6]_bdd_4_lut_31 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40334 i22831_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_385 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40191 n617000_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40258 n616988_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_386 ( input D0, C0, B0, A0, output F0 );

  lut40033 n618218_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_387 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40335 \address[5]_bdd_4_lut_53_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40336 i3006_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0x74CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_388 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 n618212_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40337 \sine_gen/i3098_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0x33FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40338 \sine_gen/address[5]_bdd_4_lut_52_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40339 \sine_gen/i3097_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0x72AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0x8091") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_390 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40151 \address[5]_bdd_4_lut_51 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 Mux_1398_i62_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_391 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 n618206_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40340 i1589_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0x0AFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_392 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40341 i17246_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40342 i941_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0x0F11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xA003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_394 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40332 \address[4]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 i15_2_lut_adj_32( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0x5A78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_396 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40344 i14454_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40345 Mux_2315_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0x2EE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_398 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40216 \address[4]_bdd_4_lut_62 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40346 Mux_2302_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xD999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_399 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i18046396_i1_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 n618200_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_400 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40034 n618188_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40347 \address[5]_bdd_4_lut_49_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0x77C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_402 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40255 \address[6]_bdd_4_lut_104 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40348 i891_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0x3074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_403 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 n618182_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40349 i894_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x3FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_404 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_30 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_405 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 n616982_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40350 i22152_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_406 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40231 \address[8]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 i21889_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x33AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_407 ( input D0, C0, B0, A0, output F0 );

  lut40204 n616976_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_408 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 i22203_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40353 i816_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x999D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0x8081") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 n618176_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40354 i819_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xCC05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_411 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40355 \sine_gen/i17345_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40356 \sine_gen/address[5]_bdd_4_lut_48_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0xAE26") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_412 ( input D0, C0, B0, A0, output F0 );

  lut40190 \address[6]_bdd_4_lut_29 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_413 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 n616970_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40357 i22431_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0x66F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_414 ( input D0, C0, B0, A0, output F0 );

  lut40358 \address[6]_bdd_4_lut_103 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_415 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \address[8]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40359 n618170_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_416 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40317 \address[6]_bdd_4_lut_102 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40360 i22452_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_417 ( input D0, C0, B0, A0, output F0 );

  lut40206 n618164_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_418 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 n617510_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40361 i21978_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0xC0D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_419 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40362 \sine_gen/i938_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40363 \sine_gen.i16898_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_421 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 n616964_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 i22536_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_422 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40317 \address[6]_bdd_4_lut_101 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40364 i1775_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0xEB41") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_423 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40365 \address[8]_bdd_4_lut_35 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 n618158_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_424 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_100 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_425 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40191 n618152_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40366 i22375_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0x03AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_426 ( input D0, C0, B0, A0, output F0 );

  lut40223 \address[10]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_427 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 n616958_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 n616946_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_428 ( input D0, C0, B0, A0, output F0 );

  lut40072 \address[6]_bdd_4_lut_99 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_429 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40250 \address[8]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40367 n618146_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_430 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40368 i552_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 i17104_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0xCC05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_431 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40370 i17289_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40371 \sine_gen/i16887_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_432 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \address[8]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 i22108_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_433 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40152 n616952_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40372 i23076_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0x0F33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_434 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40255 \address[6]_bdd_4_lut_98 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40373 i22366_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0x7772") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_435 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40188 n618140_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40374 i911_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_436 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40177 \address[6]_bdd_4_lut_97 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \sine_gen/i1745_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0x2E2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_437 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40250 \address[8]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40256 n618134_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_438 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40376 \address[8]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 n617816_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_441 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 n618128_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 n617444_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_442 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40377 i14426_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40378 i16663_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0x55F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_443 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40379 i14434_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40380 i1_2_lut_3_lut_adj_35( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_444 ( input D0, C0, B0, A0, output F0 );

  lut40381 \address[5]_bdd_4_lut_20 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_445 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40034 n616940_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40382 i21738_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0x88BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_446 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40383 n618122_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40384 i2430_1_lut_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0x5F5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_447 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40248 \address[5]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40385 \address[5]_bdd_4_lut_47_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0x7A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_448 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \address[7]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 i22099_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_449 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 n618116_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 n617282_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_450 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i3039_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40386 Mux_2598_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xFC13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_452 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_96 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_453 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 n618104_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40298 i1684_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_454 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40387 i3036_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40388 i14461_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xD8FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0xC387") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_456 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40138 i1984_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40389 i1772_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xD199") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_458 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40197 \address[6]_bdd_4_lut_95 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40390 i1689_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_459 ( input D0, C0, B0, A0, output F0 );

  lut40035 n618098_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_460 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \address[5]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40391 i7613_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0x4747") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_461 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40241 n616934_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40392 i3165_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_462 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \address[9]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 i22630_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_463 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 n618092_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 i22626_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_464 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40191 n618086_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40393 i1691_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_465 ( input D0, C0, B0, A0, output F0 );

  lut40312 \address[6]_bdd_4_lut_94_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_466 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[9]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_467 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 n618080_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 n617522_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_468 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40216 \address[6]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40394 i15_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0x5A6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_469 ( input D0, C0, B0, A0, output F0 );

  lut40206 n616928_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_470 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40197 \address[9]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 i2165_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_471 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40383 n618074_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40395 i23061_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_472 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40396 i23110_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40397 i23230_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xA8FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_473 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40398 \sine_gen/i16859_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40399 i16668_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_474 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_93 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_475 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40259 n618068_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40390 i1702_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_476 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40400 i22192_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40401 i3108_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0x74B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0x330A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_478 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40402 i2061_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40403 i10780_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0xDE12") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0x9CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_480 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40404 i2892_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40405 Mux_2405_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0x5F5E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_482 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i3028_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40406 Mux_2593_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0x5F81") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_483 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \address[6]_bdd_4_lut_50 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40407 i22423_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_484 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40408 i1967_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40409 i16613_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0x0FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_486 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40410 i1968_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40411 \sine_gen/i16718_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0x0F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_489 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 n618056_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 i3340_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_490 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40299 \address[6]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40412 i7504_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0x0F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_491 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 n617714_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 n616922_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_492 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_90 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_493 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 n618050_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40290 i3334_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_494 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \address[6]_bdd_4_lut_89 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 i21934_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_495 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 n618044_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 n616688_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_496 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40255 \address[6]_bdd_4_lut_88 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40413 i1853_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0xAA4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_497 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40414 i21766_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40359 n618038_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_498 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40216 \address[6]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40415 i21669_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0xF303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_499 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40218 n616916_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40334 i1894_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_500 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40416 i1600_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40417 Mux_1422_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0xB874") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0x5546") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_502 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40418 i1545_3_lut_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40419 Mux_1423_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xBB55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0xCC5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_503 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40420 i1673_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40421 Mux_1419_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0x46AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_504 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40184 n618026_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40422 i23091_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_505 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40335 \address[6]_bdd_4_lut_87_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40423 i23087_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_506 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 i868_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40424 i16726_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_507 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40425 i1021_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40426 i883_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0xEEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0x7F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_508 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40427 i21772_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40428 i16918_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0xFC77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_509 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40414 i601_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40429 i563_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0x808F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_510 ( input D0, C0, B0, A0, output F0 );

  lut40203 \address[5]_bdd_4_lut_18 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_511 ( input D0, C0, B0, A0, output F0 );

  lut40367 n616910_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_512 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 i3424_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40430 i1626_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0x03FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_513 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40431 i16754_2_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40432 \sine_gen/i16572_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_514 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40255 \address[6]_bdd_4_lut_86 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 n617972_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_515 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 n618014_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40412 i7621_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_516 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40433 i3629_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40434 i3460_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0xD1E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0x2E3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_517 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40435 i14509_3_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40409 i16721_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0x6363") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_518 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40436 i17333_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40437 i17086_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_519 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 i2044_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40438 i1869_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0x7222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_520 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \address[5]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 i7606_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0x5353") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_521 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40259 n617516_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 n616904_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_522 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40440 i3630_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40441 i3461_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0x66F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_524 ( input D0, C0, B0, A0, output F0 );

  lut40031 n618008_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_525 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40338 \sine_gen/address[6]_bdd_4_lut_85_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40442 i16584_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_526 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40332 \address[5]_bdd_4_lut_45 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 i2837_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_527 ( input D0, C0, B0, A0, output F0 );

  lut40146 n618002_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_528 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40443 n617996_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \address[6]_bdd_4_lut_84 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0xB5B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_530 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[5]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40444 i21518_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_531 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40186 n616898_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40445 i3120_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0x22EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_532 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 n617990_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40358 \address[5]_bdd_4_lut_44 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_534 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[4]_bdd_4_lut_61 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40446 Mux_2361_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0xF07E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_535 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \address[6]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40208 n617984_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_536 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_24 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_537 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 n616892_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40447 i17505_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0x05AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_538 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40448 Mux_2330_i31_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40449 i23107_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0xB8BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_539 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40450 \sine_gen/i17439_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40451 \sine_gen/i13774_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0x23DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_540 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 n617978_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40452 \address[4]_bdd_4_lut_60 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_542 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40453 i40_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 i39_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0xB874") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_544 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 Mux_763_i63_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40298 Mux_753_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_546 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[4]_bdd_4_lut_59 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40455 i23255_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0x718E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_549 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40396 \sine_gen/i5737_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40456 \sine_gen/i5640_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0x32FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_550 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40457 Mux_1475_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40458 i7422_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0xC5C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0x1F10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_551 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40459 i17177_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40460 i17076_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0x5503") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0xEE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_552 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \address[6]_bdd_4_lut_83 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40461 i22744_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_553 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40462 n617960_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 i22746_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0xADA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_554 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \address[6]_bdd_4_lut_82 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 i22738_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_555 ( input D0, C0, B0, A0, output F0 );

  lut40204 n617954_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_556 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \address[5]_bdd_4_lut_43 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40463 i19427_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0xA9A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_557 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40191 n617948_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40128 \sine_gen/i2902_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_558 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40464 i21948_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40465 i2989_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0x1D2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_560 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40216 \address[6]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40412 i7506_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_561 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 n616886_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40290 i1925_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_562 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40466 i16598_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40467 i16755_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_564 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40365 \address[5]_bdd_4_lut_42 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40468 \sine_gen/i17168_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0x05FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_565 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40241 n617942_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40469 i2905_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0xCD01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_566 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \address[6]_bdd_4_lut_81 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40470 i22729_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_567 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 n617936_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40047 i19246_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_568 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \address[10]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40208 n617894_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_569 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 n616880_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 n616856_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_570 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40231 \address[5]_bdd_4_lut_41 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40471 i23118_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_571 ( input D0, C0, B0, A0, output F0 );

  lut40367 n617930_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_572 ( input D0, C0, B0, A0, output F0 );

  lut40203 \address[6]_bdd_4_lut_80 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_573 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40259 n617924_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40472 n617576_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0xEE05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_574 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40473 \address[7]_bdd_4_lut_13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40474 i16524_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0x77A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_575 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40475 n618290_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40476 i16525_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0xCC74") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_576 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40255 \address[6]_bdd_4_lut_79 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 i22714_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_577 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 n617912_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40477 i23093_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40477 ( input A, B, C, D, output Z );

  LUT4 #("0x550F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_578 ( input D0, C0, B0, A0, output F0 );

  lut40190 \address[8]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_579 ( input D0, C0, B0, A0, output F0 );

  lut40204 n616874_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_580 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[5]_bdd_4_lut_40 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40478 i2912_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40478 ( input A, B, C, D, output Z );

  LUT4 #("0x6AEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_582 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \address[8]_bdd_4_lut_34 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 i21694_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_583 ( input D0, C0, B0, A0, output F0 );

  lut40035 n617900_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_584 ( input D0, C0, B0, A0, output F0 );

  lut40190 \address[8]_bdd_4_lut_33 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_586 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40071 \sine_gen/n617888_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40296 \address[4]_bdd_4_lut_56 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_588 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40338 \address[6]_bdd_4_lut_8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40378 i16727_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_589 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 n617684_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 n616610_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_590 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \address[5]_bdd_4_lut_39 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40465 i2934_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_591 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40241 n617882_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 i2935_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_592 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[8]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_593 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 n616868_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 n616814_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_594 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40473 \address[6]_bdd_4_lut_109_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40479 i17485_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40479 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_596 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[8]_bdd_4_lut_32 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_597 ( input D0, C0, B0, A0, output F0 );

  lut40206 n617876_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_598 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40480 n617870_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40461 i2940_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40480 ( input A, B, C, D, output Z );

  LUT4 #("0x98DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_599 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40299 \address[5]_bdd_4_lut_38 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 i2937_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_600 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40481 i17491_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40233 i16757_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40481 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_602 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40317 \address[5]_bdd_4_lut_37 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40482 i23259_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40482 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_603 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i22030_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 n617864_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_604 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40483 \sine_gen/n617846_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40484 \address[4]_bdd_4_lut_55_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40483 ( input A, B, C, D, output Z );

  LUT4 #("0xF50C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40484 ( input A, B, C, D, output Z );

  LUT4 #("0x7C70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_606 ( input D0, C0, B0, A0, output F0 );

  lut40222 \address[8]_bdd_4_lut_31 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_607 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40255 \address[10]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 n617858_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_608 ( input D0, C0, B0, A0, output F0 );

  lut40276 \address[8]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_609 ( input D0, C0, B0, A0, output F0 );

  lut40204 n616862_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_611 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i22076_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 n617852_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_612 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \sine_gen/i5694_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40485 i5557_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  LUT4 #("0xB1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_613 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40486 \sine_gen/i5333_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40487 i17230_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40486 ( input A, B, C, D, output Z );

  LUT4 #("0x5CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40487 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_614 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40252 \address[6]_bdd_4_lut_78 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40488 i17506_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40488 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_615 ( input D0, C0, B0, A0, output F0 );

  lut40031 n617840_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_616 ( input D0, C0, B0, A0, output F0 );

  lut40190 \address[8]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_618 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40489 i22248_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40490 Mux_1450_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40489 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40490 ( input A, B, C, D, output Z );

  LUT4 #("0x766E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_620 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40491 n617834_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40284 \address[4]_bdd_4_lut_54 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40491 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_622 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40101 n617426_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 \address[4]_bdd_4_lut_35 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_624 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40315 \address[4]_bdd_4_lut_53 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40492 Mux_2285_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40492 ( input A, B, C, D, output Z );

  LUT4 #("0x342C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_625 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i22838_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 n617828_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_627 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40259 n616850_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 n617582_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_628 ( input D0, C0, B0, A0, output F0 );

  lut40493 \address[8]_bdd_4_lut_30 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40493 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_629 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 n617822_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 n616616_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_630 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40494 i21981_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40495 i17134_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40494 ( input A, B, C, D, output Z );

  LUT4 #("0xAF8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40495 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_632 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40365 \address[6]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 i3254_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_633 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 n616844_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40291 i3257_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_634 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_77 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_636 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40496 i17100_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40423 \sine_gen/i16954_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40496 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_638 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_20 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_639 ( input D0, C0, B0, A0, output F0 );

  lut40497 n616838_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40497 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_640 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40498 i22270_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40499 \sine_gen/i16691_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40498 ( input A, B, C, D, output Z );

  LUT4 #("0xCF8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40499 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_642 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40197 \address[6]_bdd_4_lut_76 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 i22687_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_643 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40186 n617810_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 i22689_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_644 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \address[6]_bdd_4_lut_75 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40500 i3416_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40500 ( input A, B, C, D, output Z );

  LUT4 #("0x4E1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_645 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 n617804_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40501 i23285_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40501 ( input A, B, C, D, output Z );

  LUT4 #("0xE10F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_646 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \address[6]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40502 i914_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40502 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_647 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i1724_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40503 \sine_gen/i1559_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40503 ( input A, B, C, D, output Z );

  LUT4 #("0x32FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_648 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40250 \address[7]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 n617798_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_649 ( input D0, C0, B0, A0, output F0 );

  lut40504 \address[5]_bdd_4_lut_36_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  LUT4 #("0xB1AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_650 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \address[6]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40505 i22768_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  LUT4 #("0x202C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_651 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40383 n616832_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40506 i17443_1_lut_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40506 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_652 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40507 i822_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40508 i882_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  LUT4 #("0x54FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40508 ( input A, B, C, D, output Z );

  LUT4 #("0x222E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_653 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40509 \sine_gen/i16908_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40442 \sine_gen/i13405_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40509 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_655 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40510 i22117_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 n617786_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40510 ( input A, B, C, D, output Z );

  LUT4 #("0x2E2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_656 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40250 \address[6]_bdd_4_lut_74 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40511 i22678_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40511 ( input A, B, C, D, output Z );

  LUT4 #("0x66F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_657 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \address[8]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 n617780_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_658 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40512 i1012_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 i16583_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40512 ( input A, B, C, D, output Z );

  LUT4 #("0xF077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_660 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40332 \address[5]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40319 Mux_1253_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_661 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i22477_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 n616826_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_662 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_73 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_663 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 n617774_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40350 i22674_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_664 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40513 i2782_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40514 Mux_1492_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40513 ( input A, B, C, D, output Z );

  LUT4 #("0xF403") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40514 ( input A, B, C, D, output Z );

  LUT4 #("0x8333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_665 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 i22672_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40515 Mux_1492_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40515 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_666 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \address[6]_bdd_4_lut_72 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40516 i22657_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40516 ( input A, B, C, D, output Z );

  LUT4 #("0x2E2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_667 ( input D0, C0, B0, A0, output F0 );

  lut40204 n617768_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_668 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i22227_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40517 Mux_1489_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40517 ( input A, B, C, D, output Z );

  LUT4 #("0xA889") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_670 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40518 i520_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40519 i17126_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40518 ( input A, B, C, D, output Z );

  LUT4 #("0xC0D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40519 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_671 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i602_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40520 i566_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40520 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_672 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \address[6]_bdd_4_lut_71 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40521 i22621_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_673 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40365 \address[8]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 n617762_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_674 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i22650_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40469 Mux_1474_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_676 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i1621_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40522 Mux_1462_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  LUT4 #("0x5F7A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_678 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 n617792_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40523 \address[4]_bdd_4_lut_52_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40523 ( input A, B, C, D, output Z );

  LUT4 #("0x3FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_680 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40255 \address[6]_bdd_4_lut_70 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40331 n617216_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_681 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 n617756_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 n616670_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_682 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40524 Mux_1459_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40525 Mux_1459_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40524 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40525 ( input A, B, C, D, output Z );

  LUT4 #("0x8815") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_684 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 n616820_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40412 i17441_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_685 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40526 \address[6]_bdd_4_lut_18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40051 i3275_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40526 ( input A, B, C, D, output Z );

  LUT4 #("0x62EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_686 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40527 i7503_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 Mux_1343_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40527 ( input A, B, C, D, output Z );

  LUT4 #("0x0A5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_689 ( input D0, C0, B0, A0, output F0 );

  lut40204 n617750_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_690 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40528 i22681_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40529 i1659_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40528 ( input A, B, C, D, output Z );

  LUT4 #("0xE2D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40529 ( input A, B, C, D, output Z );

  LUT4 #("0xDC10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_692 ( input D0, C0, B0, A0, output F0 );

  lut40284 \address[6]_bdd_4_lut_17 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_694 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40530 i2888_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40531 Mux_1446_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40531 ( input A, B, C, D, output Z );

  LUT4 #("0x7AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_695 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 n618506_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40532 \address[4]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_696 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40533 Mux_2622_i15_3_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40534 i17158_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40533 ( input A, B, C, D, output Z );

  LUT4 #("0xC3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40534 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_697 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i22783_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40535 i14424_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40535 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_698 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40536 Mux_1453_i31_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40537 Mux_1446_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40537 ( input A, B, C, D, output Z );

  LUT4 #("0x5A7A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_700 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40538 i22381_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40539 Mux_1252_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40539 ( input A, B, C, D, output Z );

  LUT4 #("0xB1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_702 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 Mux_2393_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40540 Mux_1442_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  LUT4 #("0x333E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_703 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40491 \sine_gen/n617408_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40284 \address[4]_bdd_4_lut_33 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_704 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40250 \address[5]_bdd_4_lut_34 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40541 i818_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_705 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 i21879_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40542 n617738_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40542 ( input A, B, C, D, output Z );

  LUT4 #("0xCC2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_706 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40543 i565_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40544 i564_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40543 ( input A, B, C, D, output Z );

  LUT4 #("0xA303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40544 ( input A, B, C, D, output Z );

  LUT4 #("0x5FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_707 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40545 i17478_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40546 \sine_gen/i16551_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40545 ( input A, B, C, D, output Z );

  LUT4 #("0x0505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40546 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_708 ( input D0, C0, B0, A0, output F0 );

  lut40222 \address[6]_bdd_4_lut_16 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_709 ( input D0, C0, B0, A0, output F0 );

  lut40367 n616808_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_710 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i21880_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 n617744_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_711 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40335 \address[5]_bdd_4_lut_35_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40547 i817_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  LUT4 #("0x80B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_714 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i1656_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40548 Mux_1410_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40548 ( input A, B, C, D, output Z );

  LUT4 #("0x5646") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_718 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40549 \address[4]_bdd_4_lut_50_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40550 Mux_2606_i15_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  LUT4 #("0x5F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40550 ( input A, B, C, D, output Z );

  LUT4 #("0xFA05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_719 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40551 n617732_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40552 Mux_2591_i15_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40551 ( input A, B, C, D, output Z );

  LUT4 #("0xBB50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40552 ( input A, B, C, D, output Z );

  LUT4 #("0x6C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_720 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_15 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_721 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40462 n616802_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 n617594_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_723 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40553 \sine_gen/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40554 \sine_gen/i1_2_lut_3_lut_adj_20 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40553 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40554 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_724 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 n617708_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40161 \sine_gen/address[5]_bdd_4_lut_31_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_726 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40252 \address[5]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40555 i1343_1_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40555 ( input A, B, C, D, output Z );

  LUT4 #("0x0033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_727 ( input D0, C0, B0, A0, output F0 );

  lut40556 n617702_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40556 ( input A, B, C, D, output Z );

  LUT4 #("0xA4F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_728 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40557 i916_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40558 i1746_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40558 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_729 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40559 i1006_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40560 \sine_gen/i16873_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40559 ( input A, B, C, D, output Z );

  LUT4 #("0x85D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40560 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_731 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40561 i844_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 Mux_759_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  LUT4 #("0x74FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_733 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40186 n617696_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40562 i2850_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40562 ( input A, B, C, D, output Z );

  LUT4 #("0xA0AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_734 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_14 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_735 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 n616796_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40563 i23271_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40563 ( input A, B, C, D, output Z );

  LUT4 #("0xA5C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_736 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 n617726_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40564 \sine_gen/address[5]_bdd_4_lut_33_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40564 ( input A, B, C, D, output Z );

  LUT4 #("0x8DAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_738 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40565 i1664_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40566 Mux_1394_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  LUT4 #("0x66F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40566 ( input A, B, C, D, output Z );

  LUT4 #("0x334C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_740 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \address[8]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40567 i21886_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  LUT4 #("0x3074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_742 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \address[5]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40010 i3018_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_744 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40568 i22101_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40569 n618032_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40568 ( input A, B, C, D, output Z );

  LUT4 #("0xF099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40569 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_746 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40216 \address[5]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40010 i2839_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_747 ( input D0, C0, B0, A0, output F0 );

  lut40206 n616784_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_748 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \address[6]_bdd_4_lut_51 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 n617666_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_749 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40570 \address[4]_bdd_4_lut_46_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40571 Mux_2572_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40570 ( input A, B, C, D, output Z );

  LUT4 #("0x6E4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40571 ( input A, B, C, D, output Z );

  LUT4 #("0x526B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_750 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40572 \address[4]_bdd_4_lut_48_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40573 Mux_2769_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40572 ( input A, B, C, D, output Z );

  LUT4 #("0xA3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40573 ( input A, B, C, D, output Z );

  LUT4 #("0x799C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_751 ( input D0, C0, B0, A0, output F0 );

  lut40146 n617678_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_752 ( input D0, C0, B0, A0, output F0 );

  lut40574 \address[5]_bdd_4_lut_12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  LUT4 #("0xD1CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_753 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 n616778_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40047 i22791_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_754 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40315 \address[5]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40575 Mux_1232_i31_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40575 ( input A, B, C, D, output Z );

  LUT4 #("0x1A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_755 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 n617660_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40576 i17187_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40576 ( input A, B, C, D, output Z );

  LUT4 #("0x5053") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_757 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40577 i1759_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 Mux_1337_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_758 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40578 n617648_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40579 \address[6]_bdd_4_lut_69_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40578 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40579 ( input A, B, C, D, output Z );

  LUT4 #("0xCE46") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_760 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40315 \address[4]_bdd_4_lut_45 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40580 i2826_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40580 ( input A, B, C, D, output Z );

  LUT4 #("0x4DB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_761 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40255 \address[6]_bdd_4_lut_46 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40581 n617654_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40581 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_762 ( input D0, C0, B0, A0, output F0 );

  lut40582 \address[8]_bdd_4_lut_26_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40582 ( input A, B, C, D, output Z );

  LUT4 #("0xF522") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_763 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40292 n617636_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40583 i16690_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_764 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \address[4]_bdd_4_lut_44 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40584 i2800_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40584 ( input A, B, C, D, output Z );

  LUT4 #("0xA5A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_766 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 \address[4]_bdd_4_lut_42_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40585 Mux_2590_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40585 ( input A, B, C, D, output Z );

  LUT4 #("0xADD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_767 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 n617612_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40586 Mux_2584_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40586 ( input A, B, C, D, output Z );

  LUT4 #("0x69A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_768 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40151 \address[5]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 Mux_1231_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_769 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 n616772_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40587 i1536_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40587 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_770 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40510 i22633_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 i3707_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_771 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40588 i3608_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40589 i16678_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40588 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40589 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_772 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40590 i10826_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40591 i14416_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40590 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40591 ( input A, B, C, D, output Z );

  LUT4 #("0xDA5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_774 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40253 i22464_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40569 n618512_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_775 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40118 \address[5]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40592 i17416_1_lut_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40592 ( input A, B, C, D, output Z );

  LUT4 #("0x333F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_777 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 n617156_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 n617630_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_778 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40593 i21891_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40594 i21532_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40593 ( input A, B, C, D, output Z );

  LUT4 #("0x5ACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40594 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_779 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40595 \sine_gen/i22363_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40596 \sine_gen/i14394_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40595 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40596 ( input A, B, C, D, output Z );

  LUT4 #("0x7772") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_780 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40101 n618062_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40597 \address[6]_bdd_4_lut_92_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40597 ( input A, B, C, D, output Z );

  LUT4 #("0x5A70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_782 ( input D0, C0, B0, A0, output F0 );

  lut40223 \address[8]_bdd_4_lut_24 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_783 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 n617618_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40598 i21867_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40598 ( input A, B, C, D, output Z );

  LUT4 #("0xA0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_784 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \address[6]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40599 i849_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40599 ( input A, B, C, D, output Z );

  LUT4 #("0xF3A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_785 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40600 i16712_2_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40601 i14458_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40600 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40601 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_786 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40034 n616766_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40493 \address[6]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_788 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40602 i22393_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40603 \sine_gen/i524_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40602 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40603 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_790 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40147 \address[6]_bdd_4_lut_67_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40604 Mux_661_i63_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40604 ( input A, B, C, D, output Z );

  LUT4 #("0xA001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_791 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40383 n617600_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40605 i17095_1_lut_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40605 ( input A, B, C, D, output Z );

  LUT4 #("0x0133") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_792 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40606 \address[4]_bdd_4_lut_41_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40607 Mux_1381_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40606 ( input A, B, C, D, output Z );

  LUT4 #("0x2ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40607 ( input A, B, C, D, output Z );

  LUT4 #("0xADB5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_794 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 n617588_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40582 \address[4]_bdd_4_lut_40_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_796 ( input D0, C0, B0, A0, output F0 );

  lut40331 n617210_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_798 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i2095_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40539 i1958_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_800 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \address[6]_bdd_4_lut_68 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40334 i22813_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_801 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 n617606_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 i22188_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_802 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40608 i22216_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40609 i823_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40608 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40609 ( input A, B, C, D, output Z );

  LUT4 #("0x7F4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_804 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[7]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40610 i22269_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40610 ( input A, B, C, D, output Z );

  LUT4 #("0xA303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_806 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40376 \address[5]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40322 i933_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_810 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40491 n616622_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 \address[5]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_812 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40332 \address[3]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40611 i14507_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40611 ( input A, B, C, D, output Z );

  LUT4 #("0x340C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_813 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 n616760_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40612 i14505_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40612 ( input A, B, C, D, output Z );

  LUT4 #("0xC332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_814 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40177 \address[4]_bdd_4_lut_39 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40613 Mux_1375_i15_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40613 ( input A, B, C, D, output Z );

  LUT4 #("0x3C30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_816 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[4]_bdd_4_lut_38 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40614 i16793_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40614 ( input A, B, C, D, output Z );

  LUT4 #("0x0B0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_818 ( input D0, C0, B0, A0, output F0 );

  lut40031 n616754_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_819 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40615 \address[4]_bdd_4_lut_10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40616 i1_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40615 ( input A, B, C, D, output Z );

  LUT4 #("0xCE46") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40616 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_820 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 n617564_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40617 \address[4]_bdd_4_lut_36_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40617 ( input A, B, C, D, output Z );

  LUT4 #("0xBA1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_822 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \address[6]_bdd_4_lut_66 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 i21937_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_823 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 n617558_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40461 i21939_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_824 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40578 \sine_gen/n618194_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40618 \address[5]_bdd_4_lut_50_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40618 ( input A, B, C, D, output Z );

  LUT4 #("0x9ADA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_826 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40073 n616748_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40619 \address[4]_bdd_4_lut_9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40619 ( input A, B, C, D, output Z );

  LUT4 #("0x8ADA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_828 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40578 n617570_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40523 \address[4]_bdd_4_lut_37_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_830 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40299 \address[6]_bdd_4_lut_65 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 Mux_2521_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_831 ( input D0, C0, B0, A0, output F0 );

  lut40033 n617552_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_832 ( input D0, C0, B0, A0, output F0 );

  lut40072 \address[7]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_833 ( input D0, C0, B0, A0, output F0 );

  lut40179 n616742_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_834 ( input D0, C0, B0, A0, output F0 );

  lut40072 \address[11]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_835 ( input D0, C0, B0, A0, output F0 );

  lut40033 n617546_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_836 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40620 Mux_2311_i31_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40621 i19437_1_lut_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40620 ( input A, B, C, D, output Z );

  LUT4 #("0xDDF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40621 ( input A, B, C, D, output Z );

  LUT4 #("0xAA99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_838 ( input D0, C0, B0, A0, output F0 );

  lut40072 \address[6]_bdd_4_lut_64 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_839 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40259 n617540_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 i21960_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_840 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40622 i1054_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40623 i940_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40622 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40623 ( input A, B, C, D, output Z );

  LUT4 #("0xAB01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_842 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40216 \address[6]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40624 \sine_gen/i17450_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40624 ( input A, B, C, D, output Z );

  LUT4 #("0xF707") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_843 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 n616736_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40625 i17178_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40625 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_845 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[4]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40626 Mux_2292_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40626 ( input A, B, C, D, output Z );

  LUT4 #("0x42AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_846 ( input D0, C0, B0, A0, output F0 );

  lut40072 \address[9]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_847 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 n617534_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 i22632_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_848 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \address[9]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 i22624_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_849 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 n617528_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 i22614_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_850 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40627 i22609_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40628 Mux_1270_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40627 ( input A, B, C, D, output Z );

  LUT4 #("0x990F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40628 ( input A, B, C, D, output Z );

  LUT4 #("0x03AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_852 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40629 n616604_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40319 i874_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40629 ( input A, B, C, D, output Z );

  LUT4 #("0xDD30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_853 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 \address[6]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40630 i7424_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40630 ( input A, B, C, D, output Z );

  LUT4 #("0x7F4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_854 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40578 n616598_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40284 \address[5]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_856 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40071 n616592_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 \address[6]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_858 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 n616730_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40631 \address[5]_bdd_4_lut_10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40631 ( input A, B, C, D, output Z );

  LUT4 #("0x64EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_861 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40443 n616694_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40632 \address[5]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40632 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_862 ( input D0, C0, B0, A0, output F0 );

  lut40190 \address[7]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_866 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 n617324_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 n617288_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_867 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40255 \address[4]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40633 Mux_2596_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40633 ( input A, B, C, D, output Z );

  LUT4 #("0xCB33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_868 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40335 \address[5]_bdd_4_lut_4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40634 i1549_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40634 ( input A, B, C, D, output Z );

  LUT4 #("0xDD11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_869 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 n616568_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40635 i7467_1_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40635 ( input A, B, C, D, output Z );

  LUT4 #("0x9991") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_870 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \address[6]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40636 i845_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40636 ( input A, B, C, D, output Z );

  LUT4 #("0x88DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_871 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40069 n616496_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40637 Mux_764_i63_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40637 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_872 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 n617264_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40638 n617252_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40638 ( input A, B, C, D, output Z );

  LUT4 #("0xB5B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_873 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[4]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40639 i2803_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40639 ( input A, B, C, D, output Z );

  LUT4 #("0x36B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_876 ( input D0, C0, B0, A0, output F0 );

  lut40574 \address[5]_bdd_4_lut_3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_877 ( input D0, C0, B0, A0, output F0 );

  lut40206 n616550_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_878 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40640 \address[4]_bdd_4_lut_25_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40641 Mux_2560_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40640 ( input A, B, C, D, output Z );

  LUT4 #("0xD1CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40641 ( input A, B, C, D, output Z );

  LUT4 #("0xA956") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_880 ( input D0, C0, B0, A0, output F0 );

  lut40072 \address[8]_bdd_4_lut_23 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_882 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40317 \address[8]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 i553_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_884 ( input D0, C0, B0, A0, output F0 );

  lut40072 \address[10]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_885 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 i22247_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 n617504_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_886 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[4]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40642 Mux_2255_i46_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40642 ( input A, B, C, D, output Z );

  LUT4 #("0x71E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_887 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 i22012_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 n616712_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_888 ( input D0, C0, B0, A0, output F0 );

  lut40203 \address[9]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_889 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 n617498_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 i22611_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_890 ( input D0, C0, B0, A0, output F0 );

  lut40223 \address[10]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_891 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40292 n617492_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 n617486_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_892 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40643 i3188_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 n616706_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40643 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_893 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40644 \address[4]_bdd_4_lut_6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40645 Mux_2570_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40644 ( input A, B, C, D, output Z );

  LUT4 #("0xDD0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40645 ( input A, B, C, D, output Z );

  LUT4 #("0x5E95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_896 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40255 \address[6]_bdd_4_lut_63 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40646 \sine_gen/i1748_3_lut_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40646 ( input A, B, C, D, output Z );

  LUT4 #("0xC303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_897 ( input D0, C0, B0, A0, output F0 );

  lut40204 n617480_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_898 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40647 i17453_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40648 Mux_811_i63_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40647 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40648 ( input A, B, C, D, output Z );

  LUT4 #("0xC505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_899 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40649 \sine_gen/i16903_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40650 \sine_gen/i1_2_lut_3_lut_adj_22 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40649 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40650 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_900 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40069 n617174_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 \address[4]_bdd_4_lut_23_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_902 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40526 \address[6]_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40651 \sine_gen/i16904_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40651 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_904 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40652 n617150_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40493 \address[8]_bdd_4_lut_17 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40652 ( input A, B, C, D, output Z );

  LUT4 #("0xAF44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_906 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40365 \address[4]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40653 Mux_2264_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40653 ( input A, B, C, D, output Z );

  LUT4 #("0xB9D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_907 ( input D0, C0, B0, A0, output F0 );

  lut40303 n616700_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_908 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40654 i21870_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40655 i955_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40654 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40655 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_912 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40332 \address[6]_bdd_4_lut_62 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40656 i17181_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40656 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_913 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 n618518_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 n617474_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_914 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40657 i910_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40290 Mux_748_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40657 ( input A, B, C, D, output Z );

  LUT4 #("0x74FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_916 ( input D0, C0, B0, A0, output F0 );

  lut40190 \address[6]_bdd_4_lut_61 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_917 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40188 n617468_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40390 i1767_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_918 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40658 i21868_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40659 i17499_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40658 ( input A, B, C, D, output Z );

  LUT4 #("0xF077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40659 ( input A, B, C, D, output Z );

  LUT4 #("0xECEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_921 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40660 \sine_gen/i17052_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40661 \sine_gen/i17048_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40660 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40661 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_923 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40649 \sine_gen/i16626_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40662 \sine_gen/i17054_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40662 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_924 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_60 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_925 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40218 n617462_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 i21931_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_926 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40255 \address[8]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i21883_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_927 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \address[10]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 n617456_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_928 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40317 \address[8]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40663 i549_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40663 ( input A, B, C, D, output Z );

  LUT4 #("0x0858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_929 ( input D0, C0, B0, A0, output F0 );

  lut40179 n616682_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_931 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 i22259_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 n617450_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_932 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40315 \address[6]_bdd_4_lut_59 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40636 i22488_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_934 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40218 n617438_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 i22492_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_935 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40664 \address[6]_bdd_4_lut_58_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40636 i1791_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40664 ( input A, B, C, D, output Z );

  LUT4 #("0x64EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_936 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[4]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40665 i2792_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40665 ( input A, B, C, D, output Z );

  LUT4 #("0x2AAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_937 ( input D0, C0, B0, A0, output F0 );

  lut40124 n616664_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_938 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \address[6]_bdd_4_lut_57 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40666 i1798_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40666 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_939 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40462 n617432_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 i22497_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_940 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40667 i23071_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40668 i22225_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40667 ( input A, B, C, D, output Z );

  LUT4 #("0x3F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40668 ( input A, B, C, D, output Z );

  LUT4 #("0x4EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_942 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \address[5]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40669 i17465_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40669 ( input A, B, C, D, output Z );

  LUT4 #("0x3355") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_943 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 n616658_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40670 i1591_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40670 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_944 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 i1854_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40671 i1631_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40671 ( input A, B, C, D, output Z );

  LUT4 #("0x7F70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_945 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40457 i815_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40672 i16731_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40672 ( input A, B, C, D, output Z );

  LUT4 #("0xEAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_946 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40255 \address[9]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40441 i22486_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_947 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 n617414_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40244 i22482_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_948 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40673 i851_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40334 Mux_775_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40673 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_950 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[8]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_951 ( input D0, C0, B0, A0, output F0 );

  lut40204 n616646_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_952 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 n617402_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40532 \address[4]_bdd_4_lut_32 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_955 ( input D0, C0, B0, A0, output F0 );

  lut40265 n617396_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_956 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40674 i2451_3_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40675 Mux_1448_i15_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40674 ( input A, B, C, D, output Z );

  LUT4 #("0xCC03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40675 ( input A, B, C, D, output Z );

  LUT4 #("0x8585") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_957 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i22513_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40567 Mux_1448_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_958 ( input D0, C0, B0, A0, output F0 );

  lut40223 \address[9]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_959 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 n616640_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40676 i21795_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40676 ( input A, B, C, D, output Z );

  LUT4 #("0x5C50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_960 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \address[6]_bdd_4_lut_56 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40470 i22348_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_962 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \address[6]_bdd_4_lut_55 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40677 Mux_1286_i63_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40677 ( input A, B, C, D, output Z );

  LUT4 #("0xBFB5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_963 ( input D0, C0, B0, A0, output F0 );

  lut40359 n617384_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_964 ( input D0, C0, B0, A0, output F0 );

  lut40072 \address[8]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_965 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40259 n617378_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 n617354_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_966 ( input D0, C0, B0, A0, output F0 );

  lut40190 \address[8]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_968 ( input D0, C0, B0, A0, output F0 );

  lut40072 \address[6]_bdd_4_lut_54 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_969 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 n617372_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40678 i22515_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40678 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_971 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 n616628_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40679 \sine_gen/i7436_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40679 ( input A, B, C, D, output Z );

  LUT4 #("0x3A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_972 ( input D0, C0, B0, A0, output F0 );

  lut40223 \address[6]_bdd_4_lut_53 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_973 ( input D0, C0, B0, A0, output F0 );

  lut40265 n617366_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_974 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 n616676_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40680 \address[7]_bdd_4_lut_3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40680 ( input A, B, C, D, output Z );

  LUT4 #("0x74CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_976 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \address[6]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40681 i17301_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40681 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_977 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 n616490_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40682 \sine_gen/i871_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40682 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_978 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40683 \sine_gen/i10925_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40358 \sine_gen/address[11]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40683 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_979 ( input D0, C0, B0, A0, output F0 );

  lut40028 \sine_gen/n618392_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_980 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40684 \sine_gen/i3947_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40685 \sine_gen/i3934_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40684 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40685 ( input A, B, C, D, output Z );

  LUT4 #("0x7F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_982 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40299 \sine_gen/address[9]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40008 \sine_gen/i5764_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_983 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \sine_gen/i5827_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40272 \sine_gen/n618020_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_984 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40686 \sine_gen/i4119_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40687 \sine_gen/i17397_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40686 ( input A, B, C, D, output Z );

  LUT4 #("0x8D05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40687 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_986 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40688 i609_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40689 \sine_gen/i17383_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40688 ( input A, B, C, D, output Z );

  LUT4 #("0x5CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40689 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_988 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40690 \sine_gen/i23171_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40691 \sine_gen/i100_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40690 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40691 ( input A, B, C, D, output Z );

  LUT4 #("0xFC54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_992 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40578 i1725_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40289 \sine_gen/i16863_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_996 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \address[9]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40692 i21928_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40692 ( input A, B, C, D, output Z );

  LUT4 #("0x44F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_997 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40693 i3807_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 n617360_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40693 ( input A, B, C, D, output Z );

  LUT4 #("0xDD1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_998 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40570 \address[4]_bdd_4_lut_3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40694 \sine_gen/Mux_6134_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40694 ( input A, B, C, D, output Z );

  LUT4 #("0x9E61") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1002 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40332 \address[6]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40695 Mux_780_i63_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40695 ( input A, B, C, D, output Z );

  LUT4 #("0xB9FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1004 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \address[9]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40696 i22441_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40696 ( input A, B, C, D, output Z );

  LUT4 #("0x22F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1005 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 n617348_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 i22437_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1006 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[7]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1008 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[7]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1009 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 n617336_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40697 i10846_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40697 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1010 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40698 i3279_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40699 i2911_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40698 ( input A, B, C, D, output Z );

  LUT4 #("0xEEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40699 ( input A, B, C, D, output Z );

  LUT4 #("0x0C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1013 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40184 n617330_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 n617318_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1016 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40317 \address[4]_bdd_4_lut_31 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40700 Mux_2585_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40700 ( input A, B, C, D, output Z );

  LUT4 #("0x366C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1018 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_49 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1019 ( input D0, C0, B0, A0, output F0 );

  lut40033 n617312_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1020 ( input D0, C0, B0, A0, output F0 );

  lut40245 \address[6]_bdd_4_lut_48 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1021 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 n617306_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40516 i22425_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1022 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40701 i21796_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40702 i541_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40701 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40702 ( input A, B, C, D, output Z );

  LUT4 #("0xC055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1025 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40036 n616586_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 i22590_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1026 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 n617300_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40452 \address[4]_bdd_4_lut_30 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1029 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 n616580_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40298 i852_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1030 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \address[6]_bdd_4_lut_47 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40470 i22198_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1031 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i22642_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40204 n617294_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1032 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40177 \address[5]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 i3010_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1037 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40036 n617276_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 i22401_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1038 ( input D0, C0, B0, A0, output F0 );

  lut40190 \address[8]_bdd_4_lut_18 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1039 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 n617270_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40205 i22389_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1040 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \address[6]_bdd_4_lut_45 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 n617642_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1042 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \address[6]_bdd_4_lut_44 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40382 i841_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1044 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40536 i22777_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40703 i1_2_lut_3_lut_adj_34( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40703 ( input A, B, C, D, output Z );

  LUT4 #("0x5AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1046 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40453 i56_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40390 i57_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1048 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40320 \address[6]_bdd_4_lut_43 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40704 i22222_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40704 ( input A, B, C, D, output Z );

  LUT4 #("0x9A95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1049 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 n617240_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 n617234_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1050 ( input D0, C0, B0, A0, output F0 );

  lut40493 \address[7]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1051 ( input D0, C0, B0, A0, output F0 );

  lut40033 n616544_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1052 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[4]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40705 Mux_2646_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40705 ( input A, B, C, D, output Z );

  LUT4 #("0xDB45") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1054 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40706 i7625_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40707 Mux_812_i63_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40706 ( input A, B, C, D, output Z );

  LUT4 #("0x5D19") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40707 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1055 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40708 \sine_gen/i846_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40469 Mux_812_i62_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40708 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1057 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 n617228_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 i22344_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1058 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40315 \address[5]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40465 i3058_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1059 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 i17926336_i1_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 n616538_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40709 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1060 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40034 n617222_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40710 \address[4]_bdd_4_lut_26 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40710 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1065 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 n616526_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40711 i554_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40711 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1066 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \address[6]_bdd_4_lut_42 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40670 i22573_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1067 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i22485_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 n617204_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1068 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40712 i17502_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40713 i1558_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40712 ( input A, B, C, D, output Z );

  LUT4 #("0x0C1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40713 ( input A, B, C, D, output Z );

  LUT4 #("0xDD11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1070 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_41 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1071 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 n617198_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40290 i22272_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1072 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40570 \address[4]_bdd_4_lut_19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40714 Mux_2633_i15_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40714 ( input A, B, C, D, output Z );

  LUT4 #("0x0FC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1073 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40715 n617096_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40716 Mux_2616_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40715 ( input A, B, C, D, output Z );

  LUT4 #("0xEE05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40716 ( input A, B, C, D, output Z );

  LUT4 #("0x6675") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1074 ( input D0, C0, B0, A0, output F0 );

  lut40072 \address[6]_bdd_4_lut_40 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1075 ( input D0, C0, B0, A0, output F0 );

  lut40179 n617192_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1076 ( input D0, C0, B0, A0, output F0 );

  lut40273 \address[6]_bdd_4_lut_39 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1077 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 n617186_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40291 i22263_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1078 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40255 \address[6]_bdd_4_lut_38 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40717 i22585_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40717 ( input A, B, C, D, output Z );

  LUT4 #("0xF5C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1079 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 n617180_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40718 i22260_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40718 ( input A, B, C, D, output Z );

  LUT4 #("0x3F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1080 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \address[4]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40719 Mux_2368_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40719 ( input A, B, C, D, output Z );

  LUT4 #("0x3871") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1081 ( input D0, C0, B0, A0, output F0 );

  lut40035 n617168_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1082 ( input D0, C0, B0, A0, output F0 );

  lut40223 \address[6]_bdd_4_lut_37 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1083 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 n617162_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40720 i22200_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40720 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1084 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \address[6]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40721 i23048_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40721 ( input A, B, C, D, output Z );

  LUT4 #("0xFC55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1085 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 n616502_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40722 i7423_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40722 ( input A, B, C, D, output Z );

  LUT4 #("0x08F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1086 ( input D0, C0, B0, A0, output F0 );

  lut40223 \address[10]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_1088 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40723 \triangular_gen/i9_4_lut_adj_29 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40724 \triangular_gen/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40723 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40724 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_1089 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40725 \triangular_gen/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40726 \triangular_gen/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40725 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40726 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1090 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40457 i22194_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40521 i22717_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1091 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40727 i14457_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40728 i16725_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40727 ( input A, B, C, D, output Z );

  LUT4 #("0xA587") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40728 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1092 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 Mux_2309_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40729 Mux_2309_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40729 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1093 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i13732_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40730 \sine_gen/i13783_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40730 ( input A, B, C, D, output Z );

  LUT4 #("0x1E5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1095 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i3172_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40731 i2831_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40731 ( input A, B, C, D, output Z );

  LUT4 #("0x17E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1096 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i1726_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40732 i17308_1_lut_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40732 ( input A, B, C, D, output Z );

  LUT4 #("0x5757") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1098 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 i2857_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40733 Mux_2304_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40733 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1100 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40734 i21507_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40378 i14493_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40734 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1102 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i22713_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 i2858_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1103 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40735 \sine_gen/i13784_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40736 \sine_gen/i13763_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40735 ( input A, B, C, D, output Z );

  LUT4 #("0x871E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40736 ( input A, B, C, D, output Z );

  LUT4 #("0x1FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1104 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 i22465_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40666 i1953_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1107 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40737 i3025_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40738 Mux_2580_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40737 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40738 ( input A, B, C, D, output Z );

  LUT4 #("0x1879") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1108 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 Mux_2333_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40739 Mux_2333_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40739 ( input A, B, C, D, output Z );

  LUT4 #("0xBCF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1109 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i2961_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40740 i16791_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40740 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1110 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40741 i2863_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40742 Mux_2332_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40741 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40742 ( input A, B, C, D, output Z );

  LUT4 #("0xC2C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1112 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i1954_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40743 i901_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40743 ( input A, B, C, D, output Z );

  LUT4 #("0x1A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1114 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 Mux_2577_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40744 Mux_2581_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40744 ( input A, B, C, D, output Z );

  LUT4 #("0x4AAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1115 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i3173_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40745 Mux_2573_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40745 ( input A, B, C, D, output Z );

  LUT4 #("0xB26C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1116 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i22720_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40746 i2862_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40746 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1119 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40747 i21461_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40748 Mux_2325_i31_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40747 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40748 ( input A, B, C, D, output Z );

  LUT4 #("0x9399") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1123 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 i21705_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40749 Mux_2567_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40749 ( input A, B, C, D, output Z );

  LUT4 #("0x8578") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1125 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 i2869_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40750 Mux_2346_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40750 ( input A, B, C, D, output Z );

  LUT4 #("0x71AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1126 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 Mux_2356_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40751 Mux_2356_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40751 ( input A, B, C, D, output Z );

  LUT4 #("0xC1EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1128 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40752 Mux_2548_i31_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 i2959_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40752 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1130 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 i2871_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40753 i2784_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40753 ( input A, B, C, D, output Z );

  LUT4 #("0xF4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1131 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40754 i7580_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40755 Mux_2355_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40754 ( input A, B, C, D, output Z );

  LUT4 #("0x550F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40755 ( input A, B, C, D, output Z );

  LUT4 #("0x88EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1132 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 Mux_2550_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40756 Mux_2550_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40756 ( input A, B, C, D, output Z );

  LUT4 #("0x4BD6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1133 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40757 i22171_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40758 i3194_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40757 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40758 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1134 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i987_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40760 \sine_gen/i855_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40759 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40760 ( input A, B, C, D, output Z );

  LUT4 #("0xAA33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1136 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i19247_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40761 i2870_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40761 ( input A, B, C, D, output Z );

  LUT4 #("0x33AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1138 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40762 Mux_2350_i30_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40465 Mux_2352_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40762 ( input A, B, C, D, output Z );

  LUT4 #("0xBF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1139 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 Mux_2349_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40763 Mux_2349_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40763 ( input A, B, C, D, output Z );

  LUT4 #("0x242D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1140 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40757 i22821_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 Mux_2549_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1142 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 Mux_2544_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40764 Mux_2544_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40764 ( input A, B, C, D, output Z );

  LUT4 #("0x6B94") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1145 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40765 i23267_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40766 Mux_2342_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40765 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40766 ( input A, B, C, D, output Z );

  LUT4 #("0x8A9A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1147 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40164 i22818_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 i3193_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1149 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40737 i22728_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40767 Mux_2350_i31_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40767 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1150 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40414 i21706_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40768 Mux_2578_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40768 ( input A, B, C, D, output Z );

  LUT4 #("0xD392") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1152 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40127 i1679_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40769 Mux_1382_i15_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40769 ( input A, B, C, D, output Z );

  LUT4 #("0xCC3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1153 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i1670_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40770 Mux_1379_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40770 ( input A, B, C, D, output Z );

  LUT4 #("0x80FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1154 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 Mux_2383_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 i1680_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1155 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i3081_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40771 Mux_1389_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40771 ( input A, B, C, D, output Z );

  LUT4 #("0xD3B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1156 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 i1665_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40772 i2785_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40772 ( input A, B, C, D, output Z );

  LUT4 #("0xB332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1158 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40773 i7507_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40774 \sine_gen/i1_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40773 ( input A, B, C, D, output Z );

  LUT4 #("0x0C3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40774 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1160 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40396 i3403_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 Mux_2492_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1161 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 Mux_2339_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40775 Mux_2339_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40775 ( input A, B, C, D, output Z );

  LUT4 #("0x3363") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1162 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40052 i1692_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 Mux_1230_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1164 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i22001_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40291 i22000_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1165 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 Mux_1229_i63_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40351 Mux_1213_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1167 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40044 i22483_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1168 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40776 Mux_1381_i30_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40777 Mux_2577_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40776 ( input A, B, C, D, output Z );

  LUT4 #("0x3F81") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40777 ( input A, B, C, D, output Z );

  LUT4 #("0x29B5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1170 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 i1678_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40778 Mux_1375_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40778 ( input A, B, C, D, output Z );

  LUT4 #("0xB326") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1173 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40779 Mux_1405_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 i2939_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40779 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1174 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 i1705_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40780 i1543_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40780 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1176 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40757 i1706_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40781 i1544_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40781 ( input A, B, C, D, output Z );

  LUT4 #("0x550A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1178 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40298 i1942_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1180 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 i22476_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40782 i14494_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40782 ( input A, B, C, D, output Z );

  LUT4 #("0x27F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1182 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40044 i1944_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1185 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 Mux_1425_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40783 Mux_1396_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40783 ( input A, B, C, D, output Z );

  LUT4 #("0xCC37") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1187 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40784 \sine_gen/i1_2_lut_3_lut_4_lut_adj_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40724 \sine_gen/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40784 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1188 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40420 i21739_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40785 Mux_2576_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40785 ( input A, B, C, D, output Z );

  LUT4 #("0xC39E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1190 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40414 i22741_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 i2881_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1192 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 i22219_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40521 i2882_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1193 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 Mux_1418_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40786 Mux_1418_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40786 ( input A, B, C, D, output Z );

  LUT4 #("0xD393") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1194 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40253 i22696_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 i1671_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1196 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i1804_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 Mux_1379_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1198 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40046 Mux_1381_i63_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 Mux_1381_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1200 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 i2877_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40787 Mux_1374_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40787 ( input A, B, C, D, output Z );

  LUT4 #("0xF554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1202 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 i2879_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40788 Mux_1392_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40788 ( input A, B, C, D, output Z );

  LUT4 #("0xC70E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1204 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i1803_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 Mux_1378_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1205 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40789 i7473_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40790 Mux_1373_i15_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40789 ( input A, B, C, D, output Z );

  LUT4 #("0x2727") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40790 ( input A, B, C, D, output Z );

  LUT4 #("0x303C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1206 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 i22737_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 i2880_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1208 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i1802_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 Mux_1374_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1210 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40791 i7619_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 i2941_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40791 ( input A, B, C, D, output Z );

  LUT4 #("0x330F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1213 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 i22186_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40678 \sine_gen/i5222_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1214 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i2887_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40792 Mux_2396_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40792 ( input A, B, C, D, output Z );

  LUT4 #("0xF805") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1217 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i22432_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40793 Mux_2394_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40793 ( input A, B, C, D, output Z );

  LUT4 #("0xFE54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1218 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i1585_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40794 Mux_1377_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40794 ( input A, B, C, D, output Z );

  LUT4 #("0xE07E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1222 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i22743_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40795 i2889_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40795 ( input A, B, C, D, output Z );

  LUT4 #("0x4F4B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1224 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40253 i22369_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40340 Mux_1285_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1226 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40741 i22356_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40796 i1556_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40796 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1228 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i3442_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40797 Mux_2285_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40797 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1230 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i22174_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 i2842_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1231 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 Mux_2250_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40798 Mux_2267_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40798 ( input A, B, C, D, output Z );

  LUT4 #("0xD546") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1232 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40799 i22353_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40800 i1555_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40799 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40800 ( input A, B, C, D, output Z );

  LUT4 #("0xC8FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1234 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 Mux_2280_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40801 \sine_gen/Mux_5873_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40801 ( input A, B, C, D, output Z );

  LUT4 #("0x9B32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1236 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40802 Mux_2281_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40521 Mux_2281_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40802 ( input A, B, C, D, output Z );

  LUT4 #("0xCBB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1237 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 Mux_2274_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40803 \sine_gen/Mux_5873_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40803 ( input A, B, C, D, output Z );

  LUT4 #("0x5871") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1238 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 i2841_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40804 Mux_2278_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40804 ( input A, B, C, D, output Z );

  LUT4 #("0xCC9B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1240 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40009 Mux_2388_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 Mux_1405_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1245 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40640 \address[5]_bdd_4_lut_46_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40805 i1662_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40805 ( input A, B, C, D, output Z );

  LUT4 #("0x5162") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1246 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i22508_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40806 i22507_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40806 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1250 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 i1830_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40807 i1610_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40807 ( input A, B, C, D, output Z );

  LUT4 #("0xB874") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1252 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40757 i1913_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40808 i1669_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40808 ( input A, B, C, D, output Z );

  LUT4 #("0xBB11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1254 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40809 i22776_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40810 Mux_1443_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40809 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40810 ( input A, B, C, D, output Z );

  LUT4 #("0xA585") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1256 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40811 i22510_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40390 Mux_2392_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40811 ( input A, B, C, D, output Z );

  LUT4 #("0x7D28") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1259 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40812 i14486_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40813 i21463_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40812 ( input A, B, C, D, output Z );

  LUT4 #("0x89EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40813 ( input A, B, C, D, output Z );

  LUT4 #("0xB000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1261 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40814 i2041_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40442 \sine_gen/i10943_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40814 ( input A, B, C, D, output Z );

  LUT4 #("0x54FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1262 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40815 i17243_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40816 i830_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40815 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40816 ( input A, B, C, D, output Z );

  LUT4 #("0x3AFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1264 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i961_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40817 i17089_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40817 ( input A, B, C, D, output Z );

  LUT4 #("0x11FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1266 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i22218_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40818 Mux_2305_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40818 ( input A, B, C, D, output Z );

  LUT4 #("0x55A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1271 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 \sine_gen/i4201_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40819 i4165_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40819 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1273 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i1682_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 Mux_1202_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1274 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 i22807_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40820 i2781_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40820 ( input A, B, C, D, output Z );

  LUT4 #("0x3626") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1277 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i3072_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40821 Mux_2301_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40821 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1278 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 Mux_2576_i63_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40797 Mux_2576_i62_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1282 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40396 i22693_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40465 i1666_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1284 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 Mux_2348_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 Mux_2574_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1286 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40127 i22498_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 Mux_1201_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1288 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40822 i3017_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40823 Mux_2558_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40822 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40823 ( input A, B, C, D, output Z );

  LUT4 #("0x6A95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1290 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40127 i22692_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 i1668_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1292 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i22018_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40291 i3361_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1295 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 Mux_2346_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40824 Mux_2346_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40824 ( input A, B, C, D, output Z );

  LUT4 #("0x08F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1299 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \sine_gen/i5835_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40390 \sine_gen/i5830_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1301 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40044 i21767_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1303 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 i21898_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40746 Mux_2479_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1304 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40799 i2868_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40825 Mux_2347_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40825 ( input A, B, C, D, output Z );

  LUT4 #("0x75A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1306 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40826 \sine_gen/i1868_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40827 i16745_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40826 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40827 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1312 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i3289_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40828 i17268_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40828 ( input A, B, C, D, output Z );

  LUT4 #("0xFF08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1314 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40414 i21925_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40829 i2043_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40829 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1315 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40799 i937_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40830 i16588_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40830 ( input A, B, C, D, output Z );

  LUT4 #("0xECEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1318 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40831 i22780_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40832 i2923_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40831 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40832 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1320 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40833 i14539_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40834 i16591_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40833 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40834 ( input A, B, C, D, output Z );

  LUT4 #("0xECEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1321 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40835 \sine_gen/i16571_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40836 i16730_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40835 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40836 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1323 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i22205_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40306 i22204_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1324 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 Mux_2257_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40837 Mux_2257_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40837 ( input A, B, C, D, output Z );

  LUT4 #("0x816E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1326 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 i22491_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40838 Mux_1211_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40838 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1328 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 i22594_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 Mux_2245_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1329 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i3070_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40839 Mux_2256_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40839 ( input A, B, C, D, output Z );

  LUT4 #("0x9D56") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1331 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i2849_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40840 Mux_2253_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40840 ( input A, B, C, D, output Z );

  LUT4 #("0x9DD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1332 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i21821_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40841 i21819_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40841 ( input A, B, C, D, output Z );

  LUT4 #("0xB4DB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1334 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40842 i2820_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40843 Mux_2569_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40842 ( input A, B, C, D, output Z );

  LUT4 #("0x67C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40843 ( input A, B, C, D, output Z );

  LUT4 #("0x7816") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1338 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 i21720_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40844 i2821_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40844 ( input A, B, C, D, output Z );

  LUT4 #("0x2FB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1340 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40041 i22481_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1343 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40845 i2833_3_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40846 \sine_gen/Mux_5843_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40845 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40846 ( input A, B, C, D, output Z );

  LUT4 #("0x462B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1344 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i21812_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40847 i21810_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40847 ( input A, B, C, D, output Z );

  LUT4 #("0x91E9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1345 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40848 Mux_2647_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40849 i21811_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40848 ( input A, B, C, D, output Z );

  LUT4 #("0xA561") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40849 ( input A, B, C, D, output Z );

  LUT4 #("0x1C73") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1347 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i1690_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40636 Mux_1224_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1348 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40396 i1788_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40850 Mux_1354_i31_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40850 ( input A, B, C, D, output Z );

  LUT4 #("0xBB11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1350 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 i22489_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40851 i1579_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40851 ( input A, B, C, D, output Z );

  LUT4 #("0xC0D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1354 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 i3444_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 Mux_2668_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1355 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i2834_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40852 Mux_2257_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40852 ( input A, B, C, D, output Z );

  LUT4 #("0x2CCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1356 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 Mux_2530_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40853 Mux_2255_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40853 ( input A, B, C, D, output Z );

  LUT4 #("0x8E58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1358 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40693 i1194_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 i21701_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1360 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 Mux_2264_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40854 Mux_2256_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40854 ( input A, B, C, D, output Z );

  LUT4 #("0x3C71") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1363 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40049 i3394_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1364 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i3135_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40855 Mux_2648_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40855 ( input A, B, C, D, output Z );

  LUT4 #("0x2FD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1366 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40791 i7607_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40856 Mux_2651_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40856 ( input A, B, C, D, output Z );

  LUT4 #("0xDB2D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1368 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i3134_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40857 Mux_2650_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40857 ( input A, B, C, D, output Z );

  LUT4 #("0xDC3B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1370 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40538 i21985_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40858 i973_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40858 ( input A, B, C, D, output Z );

  LUT4 #("0x0F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1372 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40859 i21745_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40860 \sine_gen/i968_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40859 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40860 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1374 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40799 i22512_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40758 Mux_1450_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1376 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40861 i970_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40862 i1_2_lut_3_lut_4_lut_adj_30( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40861 ( input A, B, C, D, output Z );

  LUT4 #("0x31FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40862 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1377 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40863 i1004_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40864 \sine_gen/i17050_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40863 ( input A, B, C, D, output Z );

  LUT4 #("0x4E0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40864 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1378 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40741 i21744_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40865 i971_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40865 ( input A, B, C, D, output Z );

  LUT4 #("0x11C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1380 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i1597_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40678 i1663_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1381 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i1661_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40866 Mux_1417_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40866 ( input A, B, C, D, output Z );

  LUT4 #("0x6C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1383 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40822 i22804_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40867 Mux_2402_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40867 ( input A, B, C, D, output Z );

  LUT4 #("0x8155") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1384 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40799 i22516_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 Mux_1452_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1388 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40868 i16539_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40869 \sine_gen/i17431_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40868 ( input A, B, C, D, output Z );

  LUT4 #("0x0074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40869 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1390 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40737 i21670_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40870 Mux_1451_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40870 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1393 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i22651_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40871 i1637_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40871 ( input A, B, C, D, output Z );

  LUT4 #("0xCC13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1394 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40693 i1193_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 i21692_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1396 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i1855_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40275 i1632_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1398 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40872 i21982_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40873 i16687_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40872 ( input A, B, C, D, output Z );

  LUT4 #("0xEE03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40873 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1400 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 i21698_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 i21697_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1401 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40874 \sine_gen/i15438_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40875 \sine_gen/i16920_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40874 ( input A, B, C, D, output Z );

  LUT4 #("0x91D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40875 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1402 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40876 i22350_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40877 i16763_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40876 ( input A, B, C, D, output Z );

  LUT4 #("0xC5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40877 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1405 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40060 \sine_gen/i4241_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1406 ( input D1, C1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i3399_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40878 i17110_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40878 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1408 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 Mux_2290_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40879 Mux_2290_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40879 ( input A, B, C, D, output Z );

  LUT4 #("0x2AA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40880 i10706_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40881 \sine_gen/i13521_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40880 ( input A, B, C, D, output Z );

  LUT4 #("0x77C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40881 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1412 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40882 \sine_gen/i4235_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 i626_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40882 ( input A, B, C, D, output Z );

  LUT4 #("0xD1F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1414 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i21815_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40883 i21813_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40883 ( input A, B, C, D, output Z );

  LUT4 #("0x01EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1416 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40884 i622_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40885 i17232_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40884 ( input A, B, C, D, output Z );

  LUT4 #("0x5C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40885 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1417 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40886 \sine_gen/i17066_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40687 \sine_gen/i1_2_lut_4_lut_adj_23 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40886 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1418 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut4 Mux_2522_i31_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40797 Mux_2268_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1419 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40887 i10834_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40470 Mux_2267_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40887 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1420 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i21818_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40888 i21816_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40888 ( input A, B, C, D, output Z );

  LUT4 #("0x9334") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1423 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 Mux_2269_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40889 Mux_2269_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40889 ( input A, B, C, D, output Z );

  LUT4 #("0x2AB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1424 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i2985_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40890 Mux_2519_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40890 ( input A, B, C, D, output Z );

  LUT4 #("0x8E5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1425 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 Mux_2246_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40891 Mux_2251_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40891 ( input A, B, C, D, output Z );

  LUT4 #("0x61E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1426 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 i1886_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40461 i1641_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1428 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 Mux_2518_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40892 Mux_2518_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40892 ( input A, B, C, D, output Z );

  LUT4 #("0xA99D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1429 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 Mux_2251_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40893 Mux_2251_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40893 ( input A, B, C, D, output Z );

  LUT4 #("0x5642") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1430 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40894 i22827_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40298 i1144_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40894 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1431 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40895 i547_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40896 i16739_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40895 ( input A, B, C, D, output Z );

  LUT4 #("0xDFD3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40896 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1432 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i3176_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40897 Mux_2566_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40897 ( input A, B, C, D, output Z );

  LUT4 #("0x8768") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1437 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40898 i17375_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40424 i23199_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40898 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1438 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40899 i16665_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40900 i16664_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40899 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40900 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1440 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 i21946_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40521 i2983_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1442 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40901 i1095_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40827 i17419_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40901 ( input A, B, C, D, output Z );

  LUT4 #("0x3F2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1443 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40902 i16532_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40903 \sine_gen/i10899_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40902 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40903 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1444 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i21945_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40465 i2984_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1448 ( input D0, C0, B0, A0, output F0 );

  lut40904 i370_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40904 ( input A, B, C, D, output Z );

  LUT4 #("0x2EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1449 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40905 \sine_gen/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40906 \sine_gen.i16686_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40905 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40906 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1450 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 Mux_2555_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40907 Mux_2565_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40907 ( input A, B, C, D, output Z );

  LUT4 #("0x962D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1452 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40908 i342_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40909 i16675_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40908 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40909 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1453 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40910 \sine_gen/i3972_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40911 \sine_gen/i3941_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40910 ( input A, B, C, D, output Z );

  LUT4 #("0x8CBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40911 ( input A, B, C, D, output Z );

  LUT4 #("0x3FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1454 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40912 i551_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40913 i509_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40912 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40913 ( input A, B, C, D, output Z );

  LUT4 #("0x0FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1456 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40914 i2212_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40242 i2138_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40914 ( input A, B, C, D, output Z );

  LUT4 #("0xFDA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1459 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 i2231_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40390 i2224_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1460 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40915 i548_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40916 i506_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40915 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40916 ( input A, B, C, D, output Z );

  LUT4 #("0xAB01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1462 ( input D0, C0, B0, A0, output F0 );

  lut40917 i257_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40917 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1463 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40918 \sine_gen/i23065_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40919 i16491_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40918 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40919 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1465 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40920 i2238_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 i2236_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40920 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1466 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40884 i3009_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40921 Mux_2564_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40921 ( input A, B, C, D, output Z );

  LUT4 #("0x963D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1468 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40922 i2908_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40923 i1616_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40922 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40923 ( input A, B, C, D, output Z );

  LUT4 #("0xCE8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1470 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 i2234_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 i2228_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1474 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 i22410_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40924 Mux_2637_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40924 ( input A, B, C, D, output Z );

  LUT4 #("0x2DB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1476 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40524 i22411_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40925 i2824_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40925 ( input A, B, C, D, output Z );

  LUT4 #("0x4F25") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1478 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 i22414_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40926 Mux_2645_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40926 ( input A, B, C, D, output Z );

  LUT4 #("0xDA0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1480 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i22413_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40927 i2823_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40927 ( input A, B, C, D, output Z );

  LUT4 #("0x4F24") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1482 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 i22474_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40928 i1578_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40928 ( input A, B, C, D, output Z );

  LUT4 #("0x8F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1484 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40929 i990_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40930 \sine_gen/i860_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40929 ( input A, B, C, D, output Z );

  LUT4 #("0xE2F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40930 ( input A, B, C, D, output Z );

  LUT4 #("0x55C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1486 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i3012_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40931 Mux_2561_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40931 ( input A, B, C, D, output Z );

  LUT4 #("0xA5D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1487 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i3007_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40932 Mux_2551_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40932 ( input A, B, C, D, output Z );

  LUT4 #("0xD2B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1489 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40720 i22201_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1490 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40933 i22842_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40934 i23219_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40933 ( input A, B, C, D, output Z );

  LUT4 #("0xF077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40934 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1493 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i21949_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40720 i2988_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1496 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 i21930_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40935 i1577_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40935 ( input A, B, C, D, output Z );

  LUT4 #("0xC505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1498 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40809 i546_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40936 i503_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40936 ( input A, B, C, D, output Z );

  LUT4 #("0x55FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1501 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 i22377_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40256 i2899_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1502 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i615_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 i589_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1505 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i22575_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40937 Mux_1240_i31_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40937 ( input A, B, C, D, output Z );

  LUT4 #("0x3C2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1506 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 i3195_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40938 Mux_2556_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40938 ( input A, B, C, D, output Z );

  LUT4 #("0xDA69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1509 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40939 i646_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i630_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40939 ( input A, B, C, D, output Z );

  LUT4 #("0x50CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1512 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40940 i22380_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40941 i1576_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40940 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40941 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1515 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i22537_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40291 Mux_2541_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1517 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40942 i1572_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40909 i16667_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40942 ( input A, B, C, D, output Z );

  LUT4 #("0x33A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1518 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40943 i636_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40944 \sine_gen/i1_2_lut_3_lut_4_lut_adj_5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40943 ( input A, B, C, D, output Z );

  LUT4 #("0x8DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40944 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1519 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 \sine_gen/i15461_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40945 \sine_gen/i1_2_lut_3_lut_adj_26 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40945 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1520 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i625_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40535 \sine_gen/i606_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1522 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40044 i642_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1523 ( input D0, C0, B0, A0, output F0 );

  lut40946 i645_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40946 ( input A, B, C, D, output Z );

  LUT4 #("0x50CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1524 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40947 i7495_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40948 i1571_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40947 ( input A, B, C, D, output Z );

  LUT4 #("0x1B1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40948 ( input A, B, C, D, output Z );

  LUT4 #("0x5C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1525 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 i22347_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40375 Mux_1280_i31_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1526 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40939 i374_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 i359_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1528 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i22372_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40949 \sine_gen/i1569_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40949 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1531 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40420 i3443_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 i3123_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1532 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40164 i3445_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40950 i3124_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40950 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1533 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40951 Mux_1409_i30_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40952 Mux_2666_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40951 ( input A, B, C, D, output Z );

  LUT4 #("0xE3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40952 ( input A, B, C, D, output Z );

  LUT4 #("0x239D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1534 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40757 i21957_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40953 i2993_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40953 ( input A, B, C, D, output Z );

  LUT4 #("0xC5C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1537 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40127 i3122_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40954 Mux_2247_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40954 ( input A, B, C, D, output Z );

  LUT4 #("0x0E78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1538 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i1756_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40955 i1564_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40955 ( input A, B, C, D, output Z );

  LUT4 #("0x55CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1540 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i22362_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40956 i1562_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40956 ( input A, B, C, D, output Z );

  LUT4 #("0x55FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1543 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40957 \sine_gen/i1_2_lut_4_lut_adj_24 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40601 \sine_gen/i10935_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40957 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1544 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40253 i1005_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 i17138_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1550 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i22593_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 Mux_2249_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1559 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 Mux_1417_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40958 Mux_1417_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40958 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1560 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i22264_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 i1599_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1562 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40831 i22582_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 i1596_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1564 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 i22612_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 i18052399_i1_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1566 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 i22581_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 i1598_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1568 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i22266_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 Mux_1412_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1570 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i3001_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40959 Mux_2543_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40959 ( input A, B, C, D, output Z );

  LUT4 #("0x36DB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1571 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40884 i3199_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40960 Mux_2775_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40960 ( input A, B, C, D, output Z );

  LUT4 #("0xBD6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1572 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 i22267_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 i1595_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1574 ( input D0, C0, B0, A0, output F0 );

  lut40961 i373_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40961 ( input A, B, C, D, output Z );

  LUT4 #("0x44E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1575 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40962 \sine_gen/i2_3_lut_4_lut_adj_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40963 \sine_gen/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40962 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40963 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1576 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40127 i22579_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40291 i1592_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1578 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40964 i21673_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40965 \sine_gen/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40964 ( input A, B, C, D, output Z );

  LUT4 #("0x50CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40965 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1580 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40709 i22578_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40541 i1593_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1584 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i3198_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40966 Mux_2542_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40966 ( input A, B, C, D, output Z );

  LUT4 #("0xA661") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1586 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i904_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40967 i821_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40967 ( input A, B, C, D, output Z );

  LUT4 #("0x7EFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1588 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40968 i23081_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \sine_gen/i17200_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40968 ( input A, B, C, D, output Z );

  LUT4 #("0xEEAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1595 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i1700_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40955 Mux_1229_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1596 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40969 i17253_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 i1541_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40969 ( input A, B, C, D, output Z );

  LUT4 #("0x0F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1598 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40933 i22237_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40970 i1122_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40970 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1599 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40971 i23047_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40972 \sine_gen/i10907_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40971 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40972 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1602 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 i22653_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40973 i1639_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40973 ( input A, B, C, D, output Z );

  LUT4 #("0x3FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1604 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40974 Mux_2523_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40975 Mux_2540_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40974 ( input A, B, C, D, output Z );

  LUT4 #("0xCD9B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40975 ( input A, B, C, D, output Z );

  LUT4 #("0x6BD6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1605 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 Mux_2540_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40976 Mux_2540_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40976 ( input A, B, C, D, output Z );

  LUT4 #("0x1986") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1606 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40396 Mux_1239_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 i22273_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1609 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 i22660_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40977 Mux_1220_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40977 ( input A, B, C, D, output Z );

  LUT4 #("0x1A10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1610 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40978 i23160_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40979 i23234_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40978 ( input A, B, C, D, output Z );

  LUT4 #("0x5A78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40979 ( input A, B, C, D, output Z );

  LUT4 #("0xAA88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1613 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i21979_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40980 \sine_gen/i15446_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40980 ( input A, B, C, D, output Z );

  LUT4 #("0x7A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1614 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i22757_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40981 i22756_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40981 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1617 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i1625_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 Mux_1217_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1618 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i3002_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40982 Mux_2536_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40982 ( input A, B, C, D, output Z );

  LUT4 #("0x1CE7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1619 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i3000_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40983 i2793_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40983 ( input A, B, C, D, output Z );

  LUT4 #("0x5886") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1621 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 i900_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40984 i22584_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40984 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1625 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 Mux_1222_i63_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40465 Mux_1209_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1626 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 i19241_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40291 i22572_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1627 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40799 i1844_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40758 Mux_1212_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1628 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40420 i3060_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40985 i2806_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40985 ( input A, B, C, D, output Z );

  LUT4 #("0x98A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1630 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40021 i3076_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40829 i3059_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1631 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40708 i3063_3_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40986 Mux_2652_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40986 ( input A, B, C, D, output Z );

  LUT4 #("0x6696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1640 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i22345_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40987 i832_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40987 ( input A, B, C, D, output Z );

  LUT4 #("0x8D05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1642 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40253 i21865_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40988 i932_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40988 ( input A, B, C, D, output Z );

  LUT4 #("0x0F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1644 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40989 i23227_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40990 i23240_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40989 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40990 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1648 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40709 i14408_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 i14516_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1650 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i21910_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 Mux_1382_i63_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1652 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i3064_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40991 i2808_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40991 ( input A, B, C, D, output Z );

  LUT4 #("0xA96E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1655 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40992 i2807_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40993 Mux_2635_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40992 ( input A, B, C, D, output Z );

  LUT4 #("0x9EA6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40993 ( input A, B, C, D, output Z );

  LUT4 #("0x43C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1656 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i3061_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40994 Mux_2660_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40994 ( input A, B, C, D, output Z );

  LUT4 #("0xC739") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1658 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40332 \address[7]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40995 i22215_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40995 ( input A, B, C, D, output Z );

  LUT4 #("0x5702") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1661 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40297 i22096_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1663 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40666 i22092_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1664 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i3045_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40996 i14471_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40996 ( input A, B, C, D, output Z );

  LUT4 #("0x2D0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1666 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i22212_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40997 i19239_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40997 ( input A, B, C, D, output Z );

  LUT4 #("0x65A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1670 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i14430_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40998 i14511_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40998 ( input A, B, C, D, output Z );

  LUT4 #("0x8A77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1672 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i2979_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40999 Mux_2510_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40999 ( input A, B, C, D, output Z );

  LUT4 #("0x52AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1675 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41000 i14436_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40903 i16742_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41000 ( input A, B, C, D, output Z );

  LUT4 #("0xD52A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1676 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 i22402_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 i3148_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1677 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40414 i22404_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41001 Mux_2620_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41001 ( input A, B, C, D, output Z );

  LUT4 #("0x33D3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1679 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40414 i22405_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41002 Mux_2728_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41002 ( input A, B, C, D, output Z );

  LUT4 #("0x08E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1682 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40741 i3121_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41003 Mux_2508_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41003 ( input A, B, C, D, output Z );

  LUT4 #("0xD556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1685 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40737 i22407_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41004 Mux_2641_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41004 ( input A, B, C, D, output Z );

  LUT4 #("0x1E87") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1686 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i22408_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41005 Mux_2640_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41005 ( input A, B, C, D, output Z );

  LUT4 #("0xD2D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1688 ( input D0, C0, B0, A0, output F0 );

  lut40072 \address[7]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1690 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 i2166_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41006 i17175_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41006 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1692 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i19240_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41007 i14465_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41007 ( input A, B, C, D, output Z );

  LUT4 #("0x565A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1693 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41008 i23183_2_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41009 Mux_2609_i31_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41008 ( input A, B, C, D, output Z );

  LUT4 #("0xDFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41009 ( input A, B, C, D, output Z );

  LUT4 #("0x8877") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1698 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i2966_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41010 Mux_2500_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41010 ( input A, B, C, D, output Z );

  LUT4 #("0x3C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1701 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 Mux_2602_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41011 i14459_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41011 ( input A, B, C, D, output Z );

  LUT4 #("0x556A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1702 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 i22026_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41012 i14452_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41012 ( input A, B, C, D, output Z );

  LUT4 #("0xC43B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1704 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 Mux_2498_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41013 Mux_2498_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41013 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1706 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41014 i23159_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 i3400_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41014 ( input A, B, C, D, output Z );

  LUT4 #("0x2E1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1708 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41015 Mux_2255_i61_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41016 Mux_2489_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41015 ( input A, B, C, D, output Z );

  LUT4 #("0x9D46") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41016 ( input A, B, C, D, output Z );

  LUT4 #("0xD00B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1711 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41017 i3091_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41018 i14492_4_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41017 ( input A, B, C, D, output Z );

  LUT4 #("0xF5C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41018 ( input A, B, C, D, output Z );

  LUT4 #("0xEC13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1713 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40244 i22639_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1714 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i3117_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41019 Mux_2488_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41019 ( input A, B, C, D, output Z );

  LUT4 #("0x3DBC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1716 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i1586_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41020 Mux_1387_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41020 ( input A, B, C, D, output Z );

  LUT4 #("0xD452") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1720 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 Mux_2273_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41021 Mux_2273_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41021 ( input A, B, C, D, output Z );

  LUT4 #("0x6C49") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1722 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 Mux_2685_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41022 Mux_2470_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41022 ( input A, B, C, D, output Z );

  LUT4 #("0xF50E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1723 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40048 i22798_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 i2943_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1727 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41023 i2951_3_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41024 Mux_2345_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41023 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41024 ( input A, B, C, D, output Z );

  LUT4 #("0xEF08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1728 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40253 i22024_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40290 i3396_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1730 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40759 i3397_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 Mux_2515_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1732 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 i3379_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41025 i14432_4_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41025 ( input A, B, C, D, output Z );

  LUT4 #("0x32DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1733 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41026 i10818_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41027 i14467_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41026 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41027 ( input A, B, C, D, output Z );

  LUT4 #("0x1E0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1734 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40253 i3398_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 i3071_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1735 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i2840_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41028 Mux_2269_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41028 ( input A, B, C, D, output Z );

  LUT4 #("0x8F18") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1737 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40350 i22023_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1740 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40023 i22428_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40390 Mux_2366_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1742 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i3110_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41029 Mux_2370_i15_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41029 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1744 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 i22429_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41030 i3111_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41030 ( input A, B, C, D, output Z );

  LUT4 #("0x9E18") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1746 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40593 i3509_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41031 i16797_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41031 ( input A, B, C, D, output Z );

  LUT4 #("0xABAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1748 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40737 i22191_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41032 i3109_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41032 ( input A, B, C, D, output Z );

  LUT4 #("0x44EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1750 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40008 i3587_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1751 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40049 i3696_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1752 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41033 i3480_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41034 Mux_2764_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41033 ( input A, B, C, D, output Z );

  LUT4 #("0x1172") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41034 ( input A, B, C, D, output Z );

  LUT4 #("0x6A56") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1754 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i14438_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41035 Mux_2542_i7_3_lut_4_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41035 ( input A, B, C, D, output Z );

  LUT4 #("0x4499") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1757 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i21971_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40516 i21970_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1758 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40737 i3106_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41036 Mux_2376_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41036 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1760 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 i3724_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40470 i3641_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1765 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 i3299_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40470 Mux_2368_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1766 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40136 i1676_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41037 Mux_1382_i61_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41037 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1767 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 Mux_1395_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41038 Mux_1395_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41038 ( input A, B, C, D, output Z );

  LUT4 #("0x07E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1768 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40884 i2942_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41039 Mux_2365_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41039 ( input A, B, C, D, output Z );

  LUT4 #("0x7615") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1770 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41040 Mux_2336_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41041 Mux_2364_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41040 ( input A, B, C, D, output Z );

  LUT4 #("0x9399") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41041 ( input A, B, C, D, output Z );

  LUT4 #("0x9A1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1771 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 i22731_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 i2874_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1773 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40041 i22118_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1774 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40049 i22121_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1775 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40041 i22623_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1776 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41042 i23273_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41043 Mux_2592_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41042 ( input A, B, C, D, output Z );

  LUT4 #("0xA5A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41043 ( input A, B, C, D, output Z );

  LUT4 #("0x8876") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1779 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40410 i1872_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41044 i1310_1_lut_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41044 ( input A, B, C, D, output Z );

  LUT4 #("0x3337") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1781 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40809 i3075_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 i2953_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1782 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i1683_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41029 Mux_1205_i31_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1787 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40414 i3610_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41045 i3423_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41045 ( input A, B, C, D, output Z );

  LUT4 #("0xE5EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1788 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40666 i3708_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1790 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 i3003_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41046 i2794_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41046 ( input A, B, C, D, output Z );

  LUT4 #("0xA778") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1793 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 i22162_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41047 i3077_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41047 ( input A, B, C, D, output Z );

  LUT4 #("0x3A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1794 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40060 i3718_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1796 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i22535_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 i22534_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1798 ( input B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41048 i16692_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 i22163_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41048 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1799 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40052 i22636_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 i17920333_i1_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1800 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i3074_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41049 Mux_2340_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41049 ( input A, B, C, D, output Z );

  LUT4 #("0x402F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1802 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41050 \sine_gen/i22042_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41051 i17511_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41050 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41051 ( input A, B, C, D, output Z );

  LUT4 #("0xFF88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1805 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i2956_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41052 i2791_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41052 ( input A, B, C, D, output Z );

  LUT4 #("0x89C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1806 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41053 i23275_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 Mux_2252_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41053 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1810 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i2996_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41054 Mux_2262_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41054 ( input A, B, C, D, output Z );

  LUT4 #("0x1C70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1812 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40420 i21961_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40636 i2995_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1816 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40396 i22608_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41055 Mux_1271_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41055 ( input A, B, C, D, output Z );

  LUT4 #("0x11FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1818 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40253 i3341_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41056 i2994_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41056 ( input A, B, C, D, output Z );

  LUT4 #("0x0CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1820 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 i1849_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41057 i1629_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41057 ( input A, B, C, D, output Z );

  LUT4 #("0x5746") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1822 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41058 i21481_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41059 Mux_2313_i31_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41058 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41059 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1824 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 i3533_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41060 i3278_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41060 ( input A, B, C, D, output Z );

  LUT4 #("0xA3AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module en_gen_sin_SLICE_1826 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40683 \en_gen_sin/i23430_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41061 \en_gen_sin/i23423_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41061 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1827 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41062 \sine_gen.i1_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41063 \sine_gen/i23470_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41062 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41063 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1828 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40110 i14503_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41064 Mux_2254_i7_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41064 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1829 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41065 i23092_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41066 i14535_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41065 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41066 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1830 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i2838_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41067 Mux_2271_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41067 ( input A, B, C, D, output Z );

  LUT4 #("0x6DC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1832 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41068 i22090_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 i3437_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41068 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1834 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 i2964_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41069 Mux_2306_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41069 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1836 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 i22015_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40470 i14444_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1838 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40350 i22091_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1840 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 i22444_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 i22016_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1849 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41070 i19234_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41071 i2920_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41070 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41071 ( input A, B, C, D, output Z );

  LUT4 #("0x6464") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1852 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i21940_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41072 i2982_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41072 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1855 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 i21936_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 i2981_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1856 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40420 i61_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41073 Mux_2289_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41073 ( input A, B, C, D, output Z );

  LUT4 #("0x807E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1858 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41074 Mux_2275_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41075 Mux_2288_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41074 ( input A, B, C, D, output Z );

  LUT4 #("0xA85E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41075 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1861 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 i22792_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41076 i2980_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41076 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1863 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40414 i19236_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41077 i19235_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41077 ( input A, B, C, D, output Z );

  LUT4 #("0x1E0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1864 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40191 n617906_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 i7571_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1866 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 i1580_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41078 Mux_1222_i30_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41078 ( input A, B, C, D, output Z );

  LUT4 #("0xA005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1869 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40647 i17234_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41079 \sine_gen/i16940_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41079 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1870 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 Mux_2277_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41080 Mux_2277_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41080 ( input A, B, C, D, output Z );

  LUT4 #("0xEC37") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1874 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40822 i1534_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41081 Mux_1204_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41081 ( input A, B, C, D, output Z );

  LUT4 #("0xA081") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1876 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40164 i22620_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41082 i1636_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41082 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1878 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40253 i22189_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 i3156_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1880 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i3157_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41059 i10808_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1883 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41083 i10830_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41084 Mux_2663_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41083 ( input A, B, C, D, output Z );

  LUT4 #("0x8D0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41084 ( input A, B, C, D, output Z );

  LUT4 #("0xC738") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1886 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i14428_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41085 Mux_2576_i22_3_lut_4_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41085 ( input A, B, C, D, output Z );

  LUT4 #("0x4A4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1888 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40799 i22812_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40636 i3155_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1890 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40052 i22698_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 Mux_1396_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1892 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40253 i22521_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40746 i1624_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1894 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 i14411_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40746 Mux_1520_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1895 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 Mux_1382_i62_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41086 Mux_1397_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41086 ( input A, B, C, D, output Z );

  LUT4 #("0x3C2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1896 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 i22699_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40521 Mux_1382_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1899 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i22080_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40720 i14412_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1901 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i22703_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40470 i22702_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1904 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40420 i1754_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40829 i1563_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1908 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 i1037_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41087 i908_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41087 ( input A, B, C, D, output Z );

  LUT4 #("0xB1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1910 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 i1038_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41088 \sine_gen/i909_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41088 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1913 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41089 i1014_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41090 i14490_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41089 ( input A, B, C, D, output Z );

  LUT4 #("0x444E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41090 ( input A, B, C, D, output Z );

  LUT4 #("0x5A6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1914 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i1644_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41091 Mux_1456_i15_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41091 ( input A, B, C, D, output Z );

  LUT4 #("0x6E6E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1916 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40940 i2055_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 i1888_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1917 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 Mux_1460_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41092 Mux_1460_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41092 ( input A, B, C, D, output Z );

  LUT4 #("0x7E7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1918 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41093 i869_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40390 i1889_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41093 ( input A, B, C, D, output Z );

  LUT4 #("0x7772") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1920 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40809 i1763_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40953 i1567_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1924 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40524 i3080_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41094 Mux_1519_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41094 ( input A, B, C, D, output Z );

  LUT4 #("0x4DCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1926 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41095 i17503_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 i1566_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41095 ( input A, B, C, D, output Z );

  LUT4 #("0x1D1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1929 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40249 i634_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 i623_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1930 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 i22368_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40290 i1565_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1932 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 Mux_1365_i63_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41096 Mux_1365_i31_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41096 ( input A, B, C, D, output Z );

  LUT4 #("0x9B9B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1934 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41097 i14396_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41098 i23211_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41097 ( input A, B, C, D, output Z );

  LUT4 #("0x20EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41098 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1937 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40643 i3290_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41099 i14422_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41099 ( input A, B, C, D, output Z );

  LUT4 #("0x22FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1938 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40294 i596_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41100 i17239_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41100 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1939 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41101 \sine_gen/i4231_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41102 \sine_gen/i4195_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41101 ( input A, B, C, D, output Z );

  LUT4 #("0xF3AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41102 ( input A, B, C, D, output Z );

  LUT4 #("0x8B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1940 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41103 i17221_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41104 i1_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41103 ( input A, B, C, D, output Z );

  LUT4 #("0x3337") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41104 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1942 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 i1768_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41047 Mux_1279_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1944 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 i600_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41105 i562_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41105 ( input A, B, C, D, output Z );

  LUT4 #("0x8091") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1949 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40809 i21885_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41106 i1013_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41106 ( input A, B, C, D, output Z );

  LUT4 #("0xC0D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1950 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40969 i17256_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41107 i1573_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41107 ( input A, B, C, D, output Z );

  LUT4 #("0xEE0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1953 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i22378_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41108 Mux_1254_i31_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41108 ( input A, B, C, D, output Z );

  LUT4 #("0x4466") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1954 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40666 i633_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1955 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41109 \sine_gen/i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41110 \sine_gen/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41109 ( input A, B, C, D, output Z );

  LUT4 #("0xCD01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41110 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1956 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41111 Mux_1398_i61_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41112 Mux_1440_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41111 ( input A, B, C, D, output Z );

  LUT4 #("0x2AAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41112 ( input A, B, C, D, output Z );

  LUT4 #("0x33EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1958 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40510 i21897_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 i2952_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1967 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 i22735_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40670 Mux_2367_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1970 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41113 i7496_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40437 i21533_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41113 ( input A, B, C, D, output Z );

  LUT4 #("0xA955") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1972 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41114 i22782_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41115 i2933_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41114 ( input A, B, C, D, output Z );

  LUT4 #("0x8BB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41115 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1976 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40940 i22473_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41116 Mux_1358_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41116 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1983 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41117 \sine_gen/i16670_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41118 i16669_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41117 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41118 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1984 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 i22453_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41119 Mux_1356_i31_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41119 ( input A, B, C, D, output Z );

  LUT4 #("0x1AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1988 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40524 i22773_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40321 i2922_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1992 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 i1790_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 Mux_1364_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1996 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41120 i14402_4_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41121 i23210_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41120 ( input A, B, C, D, output Z );

  LUT4 #("0xA8B9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41121 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2000 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40136 i22659_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 Mux_1482_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2003 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41122 i1551_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41123 i3101_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41122 ( input A, B, C, D, output Z );

  LUT4 #("0xAA91") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41123 ( input A, B, C, D, output Z );

  LUT4 #("0x9BB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2005 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41124 i2830_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41125 i14469_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41124 ( input A, B, C, D, output Z );

  LUT4 #("0xB636") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41125 ( input A, B, C, D, output Z );

  LUT4 #("0x9C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2008 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i22824_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40713 Mux_1447_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2010 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40127 i1020_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 i881_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2012 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40809 i22680_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40637 i1660_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2016 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41126 i22392_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40474 i16696_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41126 ( input A, B, C, D, output Z );

  LUT4 #("0xAFDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2018 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40253 i1019_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41082 \sine_gen/i880_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2020 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 i1022_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40306 \sine_gen/i884_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2022 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut41127 i21888_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41127 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2024 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i22153_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40290 i3089_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2027 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41128 i23190_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40291 i22690_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41128 ( input A, B, C, D, output Z );

  LUT4 #("0xFA33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2028 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40759 i22833_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41129 i3087_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41129 ( input A, B, C, D, output Z );

  LUT4 #("0x2D0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2032 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41130 i23152_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41131 i21522_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41130 ( input A, B, C, D, output Z );

  LUT4 #("0x369C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41131 ( input A, B, C, D, output Z );

  LUT4 #("0xBA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2034 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40940 i22686_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 Mux_1411_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2036 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40538 i22753_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 i2897_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp2_SLICE_2038 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41132 \comp2/LessThan_3_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41133 \comp2/LessThan_3_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41132 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41133 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2039 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41134 \sine_gen/i16292_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41135 \sine_gen/i67_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41134 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41135 ( input A, B, C, D, output Z );

  LUT4 #("0xBB22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_2041 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41132 \comp2/LessThan_3_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41136 \comp2/LessThan_3_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41136 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_2043 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41137 \comp2/LessThan_3_i18_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41138 \comp2/LessThan_3_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41137 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41138 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_2045 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41139 \comp2/LessThan_3_i22_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41140 \comp2/LessThan_3_i20_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41139 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41140 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_2047 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41141 \comp2/tri_wave_11__I_0_3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41142 \comp2/Vb_c_I_0_1_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41141 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41142 ( input A, B, C, D, output Z );

  LUT4 #("0x5F05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_2048 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41139 \comp1/LessThan_3_i10_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41138 \comp1/LessThan_3_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2049 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41143 \sine_gen/i16274_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41144 \sine_gen/i70_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41143 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41144 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_2051 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41145 \comp1/LessThan_3_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41133 \comp1/LessThan_3_i12_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41145 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_2053 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41146 \comp1/LessThan_3_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41133 \comp1/LessThan_3_i16_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41146 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_2055 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41147 \comp1/LessThan_3_i22_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41133 \comp1/LessThan_3_i20_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41147 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_2057 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41148 \comp1/tri_wave_11__I_0_2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41149 \comp1/Va_c_I_0_1_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41148 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41149 ( input A, B, C, D, output Z );

  LUT4 #("0x0AAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2058 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 i22749_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41150 \sine_gen/i2895_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41150 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2061 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40420 i22816_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40808 i3167_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2062 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 i2938_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40758 Mux_2691_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2063 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40140 i22159_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 i3083_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2064 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40058 i22695_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 i1672_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2070 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41151 i23073_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41152 i23238_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41151 ( input A, B, C, D, output Z );

  LUT4 #("0x6E2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41152 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2072 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 i22830_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 i3082_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2074 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40249 \sine_gen/i15428_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41153 i16502_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41153 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2078 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 i1922_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 i1677_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2080 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40709 i21902_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 i21901_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2082 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 i22056_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 i10838_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2084 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40737 i22495_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 i1583_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2086 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40510 i17257_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41032 i1581_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2088 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 \sine_gen/i4233_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \sine_gen/i4222_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2091 ( input D0, C0, B0, A0, output F0 );

  lut41154 i5837_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41154 ( input A, B, C, D, output Z );

  LUT4 #("0xCF47") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2092 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41155 i5836_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \sine_gen/i5833_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41155 ( input A, B, C, D, output Z );

  LUT4 #("0x8BCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2094 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41156 \sine_gen/i23078_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41157 \sine_gen/i1_2_lut_3_lut_adj_27 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41156 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41157 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2098 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/i4145_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41158 \sine_gen/i4102_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41158 ( input A, B, C, D, output Z );

  LUT4 #("0x3FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2100 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40752 \sine_gen/i4214_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \sine_gen/i4188_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2102 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41159 \sine_gen/i4245_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \sine_gen/i4229_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41159 ( input A, B, C, D, output Z );

  LUT4 #("0xF535") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2104 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41160 \sine_gen/i3973_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40461 \sine_gen/i3958_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41160 ( input A, B, C, D, output Z );

  LUT4 #("0xF353") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41161 \sine_gen/i4205_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41162 \sine_gen/i4173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41161 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41162 ( input A, B, C, D, output Z );

  LUT4 #("0x8B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2108 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41163 \sine_gen/i4244_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \sine_gen/i4224_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41163 ( input A, B, C, D, output Z );

  LUT4 #("0xBB1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2112 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41164 \sine_gen/i16922_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41165 \sine_gen/i16895_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41164 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41165 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2115 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40899 \sine_gen/i10987_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40601 \sine_gen/i10903_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2116 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41166 \sine_gen/i532_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41167 \sine_gen/i17046_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41166 ( input A, B, C, D, output Z );

  LUT4 #("0x8B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41167 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2118 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40313 i21771_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \sine_gen/i16549_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2120 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40308 \sine_gen/i5_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40687 \sine_gen/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2122 ( input C0, B0, output F0 );
  wire   GNDI;

  lut41168 \sine_gen/i3_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41168 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2123 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41169 \sine_gen/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41170 \sine_gen/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41169 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41170 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2124 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41171 \sine_gen/i21527_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40862 \sine_gen/i21525_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41171 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2126 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41172 \sine_gen/i5_3_lut_adj_7 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41173 \sine_gen/i4_4_lut_adj_6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41172 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41173 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2127 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41174 \sine_gen/i3_2_lut_adj_8 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41175 \sine_gen/i1_2_lut_4_lut_adj_21 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41174 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41175 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2129 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41176 \sine_gen/i1_2_lut_adj_18 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41177 \sine_gen/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41176 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41177 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2130 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41178 \sine_gen/i21515_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40689 \sine_gen/i21513_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41178 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2133 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41169 \sine_gen/i7_4_lut_adj_10 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41175 \sine_gen/i5_4_lut_adj_9 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2134 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41179 \sine_gen/i5_3_lut_adj_12 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41180 \sine_gen/i4_4_lut_adj_11 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41179 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41180 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2136 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41181 \sine_gen/i6_4_lut_adj_16 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41182 \sine_gen/i5_3_lut_adj_15 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41181 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41182 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2137 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41183 \sine_gen/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41184 \sine_gen/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41183 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41184 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2139 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41185 \sine_gen/i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41186 \sine_gen/i5_4_lut_adj_17 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41185 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41186 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2140 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41187 \rst_gen_inst/i1_2_lut_adj_2 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41188 \sine_gen/i21508_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41187 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41188 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2143 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40049 i21693_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2146 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40127 i1722_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 i1557_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp3_SLICE_2148 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41146 \comp3/LessThan_3_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41133 \comp3/LessThan_3_i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp3_SLICE_2150 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41139 \comp3/LessThan_3_i10_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41136 \comp3/LessThan_3_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp3_SLICE_2152 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41145 \comp3/LessThan_3_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41133 \comp3/LessThan_3_i12_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp3_SLICE_2154 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41189 \comp3/LessThan_3_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41136 \comp3/LessThan_3_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41189 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_2156 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41190 \comp3/LessThan_3_i22_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41140 \comp3/LessThan_3_i20_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41190 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2158 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41191 i2790_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41192 Mux_2583_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41191 ( input A, B, C, D, output Z );

  LUT4 #("0x2655") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41192 ( input A, B, C, D, output Z );

  LUT4 #("0xA51E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41193 i2789_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41194 i16772_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41193 ( input A, B, C, D, output Z );

  LUT4 #("0x4CFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41194 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41195 i2795_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41196 i2783_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41195 ( input A, B, C, D, output Z );

  LUT4 #("0xF1C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41196 ( input A, B, C, D, output Z );

  LUT4 #("0x8C71") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41197 i3112_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41198 i2903_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41197 ( input A, B, C, D, output Z );

  LUT4 #("0xE58E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41198 ( input A, B, C, D, output Z );

  LUT4 #("0x3E7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2186 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41199 i21814_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41200 Mux_2549_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41199 ( input A, B, C, D, output Z );

  LUT4 #("0xA955") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41200 ( input A, B, C, D, output Z );

  LUT4 #("0x2963") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41201 i21817_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41202 i2797_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41201 ( input A, B, C, D, output Z );

  LUT4 #("0x6A29") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41202 ( input A, B, C, D, output Z );

  LUT4 #("0x7F81") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2192 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41203 i2801_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41204 Mux_2544_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41203 ( input A, B, C, D, output Z );

  LUT4 #("0x25A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41204 ( input A, B, C, D, output Z );

  LUT4 #("0x2943") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41205 Mux_2644_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41206 i21820_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41205 ( input A, B, C, D, output Z );

  LUT4 #("0x23D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41206 ( input A, B, C, D, output Z );

  LUT4 #("0x4BF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2202 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41207 i23180_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41208 Mux_2472_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41207 ( input A, B, C, D, output Z );

  LUT4 #("0x00EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41208 ( input A, B, C, D, output Z );

  LUT4 #("0xD9DB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2207 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41209 i2811_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41210 i2809_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41209 ( input A, B, C, D, output Z );

  LUT4 #("0xA46D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41210 ( input A, B, C, D, output Z );

  LUT4 #("0xB9C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2210 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41211 Mux_2294_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41212 Mux_2360_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41211 ( input A, B, C, D, output Z );

  LUT4 #("0x552A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41212 ( input A, B, C, D, output Z );

  LUT4 #("0x3971") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41213 i2822_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41214 Mux_2285_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41213 ( input A, B, C, D, output Z );

  LUT4 #("0xB4AD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41214 ( input A, B, C, D, output Z );

  LUT4 #("0xC38F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2228 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41215 i2825_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41216 Mux_2256_i61_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41215 ( input A, B, C, D, output Z );

  LUT4 #("0xAA65") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41216 ( input A, B, C, D, output Z );

  LUT4 #("0x364C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2230 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41217 i23132_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41218 i23133_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41217 ( input A, B, C, D, output Z );

  LUT4 #("0x738C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41218 ( input A, B, C, D, output Z );

  LUT4 #("0x3C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2236 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41219 i2827_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41220 Mux_1466_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41219 ( input A, B, C, D, output Z );

  LUT4 #("0x32B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41220 ( input A, B, C, D, output Z );

  LUT4 #("0x8033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2241 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41221 i14488_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41222 i21521_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41221 ( input A, B, C, D, output Z );

  LUT4 #("0xCBF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41222 ( input A, B, C, D, output Z );

  LUT4 #("0xECEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2243 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41223 i59_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41224 i2829_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41223 ( input A, B, C, D, output Z );

  LUT4 #("0x4AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41224 ( input A, B, C, D, output Z );

  LUT4 #("0x70E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41225 i22252_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41226 Mux_1353_i31_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41225 ( input A, B, C, D, output Z );

  LUT4 #("0x89CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41226 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2252 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41227 i22249_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41228 i22755_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41227 ( input A, B, C, D, output Z );

  LUT4 #("0x2645") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41228 ( input A, B, C, D, output Z );

  LUT4 #("0x1E1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2262 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41229 i1568_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41230 i1640_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41229 ( input A, B, C, D, output Z );

  LUT4 #("0x0EFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41230 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2265 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41231 \sine_gen/i17402_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41232 \sine_gen/i17393_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41231 ( input A, B, C, D, output Z );

  LUT4 #("0x5557") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41232 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2266 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41233 i22165_3_lut_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41234 i870_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41233 ( input A, B, C, D, output Z );

  LUT4 #("0x66CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41234 ( input A, B, C, D, output Z );

  LUT4 #("0xC833") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2269 ( input DI1, D1, B1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41235 \sine_gen/i14528_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41236 \sine_gen.i23420_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/state_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41235 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41236 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2280 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41237 i21540_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41238 i23236_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41237 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41238 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2286 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41239 i2921_3_lut_3_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40726 i17151_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41239 ( input A, B, C, D, output Z );

  LUT4 #("0x330C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2288 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41240 Mux_2602_i30_3_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41241 i17327_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41240 ( input A, B, C, D, output Z );

  LUT4 #("0x8787") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41241 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2290 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41242 i17212_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41243 i915_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41242 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41243 ( input A, B, C, D, output Z );

  LUT4 #("0xFC5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2293 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40466 \sine_gen/i12439_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 \sine_gen.i2_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2296 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41244 i969_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41245 i16697_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41244 ( input A, B, C, D, output Z );

  LUT4 #("0xDDF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41245 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2302 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41246 i16655_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41247 i22351_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41246 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41247 ( input A, B, C, D, output Z );

  LUT4 #("0x5B51") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2305 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41248 i22767_3_lut_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41249 i2039_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41248 ( input A, B, C, D, output Z );

  LUT4 #("0x66EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41249 ( input A, B, C, D, output Z );

  LUT4 #("0x0F7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2332 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41250 i23213_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41251 i17219_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41250 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41251 ( input A, B, C, D, output Z );

  LUT4 #("0x1313") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2336 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41252 i7421_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41253 i17215_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41252 ( input A, B, C, D, output Z );

  LUT4 #("0x1F1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41253 ( input A, B, C, D, output Z );

  LUT4 #("0x883F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2340 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41254 i842_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41255 i3417_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41254 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41255 ( input A, B, C, D, output Z );

  LUT4 #("0xF252") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2342 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41256 Mux_2543_i7_4_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41257 Mux_2540_i29_3_lut_4_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41256 ( input A, B, C, D, output Z );

  LUT4 #("0xBDBD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41257 ( input A, B, C, D, output Z );

  LUT4 #("0x66DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2351 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41258 i2901_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41259 i2924_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41258 ( input A, B, C, D, output Z );

  LUT4 #("0xAB89") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41259 ( input A, B, C, D, output Z );

  LUT4 #("0x88FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2352 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41260 \sine_gen/i23101_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40746 \sine_gen/i15465_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41260 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2354 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41261 \sine_gen.i1_2_lut_adj_14 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41262 \sine_gen/i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41261 ( input A, B, C, D, output Z );

  LUT4 #("0xFF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41262 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_2364 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41263 \comp3/Vc_c_I_0_1_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41133 \comp3/tri_wave_11__I_0_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41263 ( input A, B, C, D, output Z );

  LUT4 #("0x22BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_2368 ( input DI1, D1, C1, B1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \triangular_gen/mux_101_i11_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41264 \triangular_gen/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \triangular_gen/count__i11 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41264 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_2369 ( input D0, C0, B0, A0, output F0 );

  lut41265 \triangular_gen/i17033_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41265 ( input A, B, C, D, output Z );

  LUT4 #("0xAEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2370 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 i22357_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 i22723_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2377 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41266 i7577_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40758 i1588_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41266 ( input A, B, C, D, output Z );

  LUT4 #("0x303F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2378 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 Mux_1397_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40298 i1667_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2387 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40859 i22261_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41047 i892_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2396 ( input D1, C1, B1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 i3212_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41267 i23281_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41267 ( input A, B, C, D, output Z );

  LUT4 #("0xCC33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2405 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40643 i22435_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40461 i22656_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2411 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i22542_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40291 i912_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2432 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 i22176_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40516 i1871_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2434 ( input D0, B0, output F0 );
  wire   GNDI;

  lut41268 i8239_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41268 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2453 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41269 i22719_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 i22675_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41269 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2454 ( input D0, C0, B0, A0, output F0 );

  lut41270 i3808_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41270 ( input A, B, C, D, output Z );

  LUT4 #("0xBB1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2480 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40376 \sine_gen/state[0]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40532 \sine_gen/state[0]_bdd_4_lut_14 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2482 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40235 \sine_gen/state[0]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41271 \sine_gen/state[0]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41271 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2484 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40365 \sine_gen/state[0]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40284 \sine_gen/state[0]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2486 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41272 \sine_gen/state[0]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40532 \sine_gen/state[0]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41272 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2488 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41273 \sine_gen/state[0]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40203 \sine_gen/state[0]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41273 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2490 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41273 \sine_gen/state[0]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40074 \sine_gen/state[0]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2492 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40365 \sine_gen/state[0]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40203 \sine_gen/state[0]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2494 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41274 \sine_gen.i14600_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41275 \sine_gen/i14598_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out2_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41274 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41275 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2495 ( input D1, C1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41276 \sine_gen/i23475_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40873 \sine_gen/i12406_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41276 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2496 ( input DI1, D1, C1, B1, A1, D0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41277 \sine_gen/i12_4_lut_adj_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41278 \sine_gen/i12380_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/Out1_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41277 ( input A, B, C, D, output Z );

  LUT4 #("0x8F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41278 ( input A, B, C, D, output Z );

  LUT4 #("0x5500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2497 ( input DI1, C1, B1, A1, D0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41279 \sine_gen.i14495_2_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41280 \sine_gen/i2_3_lut_adj_13 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/state_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41279 ( input A, B, C, D, output Z );

  LUT4 #("0x3232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41280 ( input A, B, C, D, output Z );

  LUT4 #("0x0044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2498 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41281 i1653_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40758 i2948_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41281 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2517 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40044 i22033_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2524 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40049 i22471_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2533 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40060 i22045_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2536 ( input C0, output F0 );
  wire   GNDI;

  lut41282 sine_wave1_11__I_0_1_lut( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41282 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2539 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40008 i22039_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2540 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40153 i1092_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2542 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40060 i22231_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2544 ( input D0, output F0 );
  wire   GNDI;

  lut40011 sine_wave2_11__I_0_1_lut( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2556 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40244 i22641_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2557 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40044 i22635_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2558 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40049 i22615_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2566 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40242 i21894_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2567 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40060 i22059_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2569 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40153 i22447_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2573 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40044 i21907_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2576 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40049 i21892_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2577 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut41283 i17247_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41283 ( input A, B, C, D, output Z );

  LUT4 #("0x1B1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2578 ( input D1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41284 \sine_gen/i23111_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40601 \sine_gen/i23165_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41284 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2581 ( input D0, C0, B0, A0, output F0 );

  lut41285 i2237_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41285 ( input A, B, C, D, output Z );

  LUT4 #("0x44F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2582 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41286 \sine_gen/i23196_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40378 \sine_gen/i23197_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41286 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2586 ( input B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41287 \sine_gen/i23167_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40479 \sine_gen/i23195_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41287 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2588 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41288 \sine_gen/i23187_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40378 \sine_gen/i23194_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41288 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2590 ( input D1, B1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41289 \sine_gen/i23193_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40836 \sine_gen/i23166_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41289 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2594 ( input B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41287 \sine_gen/i23188_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40878 \sine_gen/i23191_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2596 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41290 \sine_gen/i23189_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40479 \sine_gen/i23192_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41290 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rst_gen_inst_SLICE_2599 ( input DI1, D1, D0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41291 \rst_gen_inst.SLICE_2599_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41278 \rst_gen_inst/i23472_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \en_gen_tri/en ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41291 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2600 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40008 i18168457_i1_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2648 ( output F0 );
  wire   GNDI;

  lut41292 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut41292 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_2649 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41293 \triangular_gen/i14606_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41294 \triangular_gen/i7_4_lut_adj_28 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \triangular_gen/direction_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41293 ( input A, B, C, D, output Z );

  LUT4 #("0x2AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41294 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2650 ( input B0, output F0 );
  wire   GNDI;

  lut41295 sine_wave3_11__I_0_1_lut( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41295 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2655 ( output F0 );
  wire   GNDI;

  lut41296 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut41296 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Vb_p_i1 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B_B Vb_p_i1( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), .CE(CE_dly), 
    .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module Va_p_i0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B_B Va_p_i0( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), .CE(CE_dly), 
    .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module Vc_p_i2 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B_B Vc_p_i2( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), .CE(CE_dly), 
    .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module gpio_20 ( output PADDI, input gpio_20 );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(gpio_20));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (gpio_20 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module Vcn ( input PADDO, output Vcn );
  wire   VCCI;

  BB_B_B \Vcn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vcn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vcn) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vbn ( input PADDO, output Vbn );
  wire   VCCI;

  BB_B_B \Vbn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vbn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vbn) = (0:0:0,0:0:0);
  endspecify

endmodule

module Van ( input PADDO, output Van );
  wire   VCCI;

  BB_B_B \Van_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Van));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Van) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vc ( input PADDO, output Vc );
  wire   VCCI;

  BB_B_B \Vc_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vc));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vc) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vb ( input PADDO, output Vb );
  wire   VCCI;

  BB_B_B \Vb_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vb));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vb) = (0:0:0,0:0:0);
  endspecify

endmodule

module Va ( input PADDO, output Va );
  wire   VCCI;

  BB_B_B \Va_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Va));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Va) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vc_gnd ( input PADDO, output Vc_gnd );
  wire   VCCI;

  BB_B_B \Vc_gnd_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vc_gnd));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vc_gnd) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vc_p ( input PADDO, output Vc_p );
  wire   VCCI;

  BB_B_B \Vc_p_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vc_p));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vc_p) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vb_gnd ( input PADDO, output Vb_gnd );
  wire   VCCI;

  BB_B_B \Vb_gnd_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vb_gnd));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vb_gnd) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vb_p ( input PADDO, output Vb_p );
  wire   VCCI;

  BB_B_B \Vb_p_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vb_p));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vb_p) = (0:0:0,0:0:0);
  endspecify

endmodule

module Va_gnd ( input PADDO, output Va_gnd );
  wire   VCCI;

  BB_B_B \Va_gnd_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Va_gnd));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Va_gnd) = (0:0:0,0:0:0);
  endspecify

endmodule

module Va_p ( input PADDO, output Va_p );
  wire   VCCI;

  BB_B_B \Va_p_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Va_p));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Va_p) = (0:0:0,0:0:0);
  endspecify

endmodule

module gpio_36 ( input PADDO, output gpio_36 );
  wire   VCCI;

  BB_B_B \gpio_36_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(gpio_36));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => gpio_36) = (0:0:0,0:0:0);
  endspecify

endmodule

module gpio_28 ( input PADDO, output gpio_28 );
  wire   VCCI;

  BB_B_B \gpio_28_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(gpio_28));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => gpio_28) = (0:0:0,0:0:0);
  endspecify

endmodule
