// This program was cloned from: https://github.com/milind7777/VerilogDocGen
// License: MIT License

module zero(
  output zero
);

  assign zero = 1'b0;

endmodule



