#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Jan 23 22:26:28 2017
# Process ID: 3385
# Current directory: /home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.runs/BuzzerLED_block_design_PWM_0_0_synth_1
# Command line: vivado -log BuzzerLED_block_design_PWM_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BuzzerLED_block_design_PWM_0_0.tcl
# Log file: /home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.runs/BuzzerLED_block_design_PWM_0_0_synth_1/BuzzerLED_block_design_PWM_0_0.vds
# Journal file: /home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.runs/BuzzerLED_block_design_PWM_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source BuzzerLED_block_design_PWM_0_0.tcl -notrace
Command: synth_design -top BuzzerLED_block_design_PWM_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3391 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1099.430 ; gain = 188.301 ; free physical = 7769 ; free virtual = 9996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BuzzerLED_block_design_PWM_0_0' [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ip/BuzzerLED_block_design_PWM_0_0/synth/BuzzerLED_block_design_PWM_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter PWM_LEDs_PERIOD_COUNTER bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'PWM_v1_0' declared at '/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_v1_0' [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ip/BuzzerLED_block_design_PWM_0_0/synth/BuzzerLED_block_design_PWM_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'PWM_v1_0' [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0.vhd:52]
	Parameter PWM_LEDs_PERIOD_COUNTER bound to: 50000 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter PWM_LEDs_PERIOD_COUNTER bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'PWM_v1_0_S00_AXI' declared at '/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0_S00_AXI.vhd:5' bound to instance 'PWM_v1_0_S00_AXI_inst' of component 'PWM_v1_0_S00_AXI' [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'PWM_v1_0_S00_AXI' [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0_S00_AXI.vhd:88]
	Parameter PWM_LEDs_PERIOD_COUNTER bound to: 50000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-226] default block is never used [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0_S00_AXI.vhd:354]
WARNING: [Synth 8-614] signal 'counter_pwm' is read in the process but is not in the sensitivity list [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0_S00_AXI.vhd:389]
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0_S00_AXI.vhd:389]
WARNING: [Synth 8-614] signal 'counter_pwm_buzzer' is read in the process but is not in the sensitivity list [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0_S00_AXI.vhd:389]
WARNING: [Synth 8-614] signal 'slv_reg3' is read in the process but is not in the sensitivity list [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0_S00_AXI.vhd:389]
WARNING: [Synth 8-614] signal 'temp_pwm_buzzer' is read in the process but is not in the sensitivity list [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0_S00_AXI.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'PWM_v1_0_S00_AXI' (1#1) [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'PWM_v1_0' (2#1) [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'BuzzerLED_block_design_PWM_0_0' (3#1) [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ip/BuzzerLED_block_design_PWM_0_0/synth/BuzzerLED_block_design_PWM_0_0.vhd:86]
WARNING: [Synth 8-3331] design PWM_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PWM_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PWM_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PWM_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PWM_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PWM_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1139.898 ; gain = 228.770 ; free physical = 7726 ; free virtual = 9953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1139.898 ; gain = 228.770 ; free physical = 7726 ; free virtual = 9953
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1432.027 ; gain = 0.000 ; free physical = 7481 ; free virtual = 9708
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1432.027 ; gain = 520.898 ; free physical = 7485 ; free virtual = 9711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1432.027 ; gain = 520.898 ; free physical = 7485 ; free virtual = 9711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1432.027 ; gain = 520.898 ; free physical = 7485 ; free virtual = 9711
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0_S00_AXI.vhd:392]
WARNING: [Synth 8-327] inferring latch for variable 'temp_pwm_buzzer_reg' [/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.srcs/sources_1/bd/BuzzerLED_block_design/ipshared/c6bd/src/PWM_v1_0_S00_AXI.vhd:399]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1432.027 ; gain = 520.898 ; free physical = 7481 ; free virtual = 9708
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PWM_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design BuzzerLED_block_design_PWM_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design BuzzerLED_block_design_PWM_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design BuzzerLED_block_design_PWM_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design BuzzerLED_block_design_PWM_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design BuzzerLED_block_design_PWM_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design BuzzerLED_block_design_PWM_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/PWM_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/PWM_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PWM_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/PWM_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/PWM_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PWM_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module BuzzerLED_block_design_PWM_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PWM_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module BuzzerLED_block_design_PWM_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PWM_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module BuzzerLED_block_design_PWM_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module BuzzerLED_block_design_PWM_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module BuzzerLED_block_design_PWM_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PWM_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module BuzzerLED_block_design_PWM_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1432.027 ; gain = 520.898 ; free physical = 7478 ; free virtual = 9705
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1432.027 ; gain = 520.898 ; free physical = 7471 ; free virtual = 9699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1432.027 ; gain = 520.898 ; free physical = 7471 ; free virtual = 9699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1432.027 ; gain = 520.898 ; free physical = 7471 ; free virtual = 9699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.027 ; gain = 520.898 ; free physical = 7471 ; free virtual = 9699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.027 ; gain = 520.898 ; free physical = 7471 ; free virtual = 9699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.027 ; gain = 520.898 ; free physical = 7471 ; free virtual = 9699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.027 ; gain = 520.898 ; free physical = 7471 ; free virtual = 9699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.027 ; gain = 520.898 ; free physical = 7470 ; free virtual = 9697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.027 ; gain = 520.898 ; free physical = 7470 ; free virtual = 9697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    40|
|2     |LUT1   |     1|
|3     |LUT2   |    68|
|4     |LUT3   |    21|
|5     |LUT4   |    22|
|6     |LUT5   |   160|
|7     |LUT6   |    33|
|8     |FDRE   |   167|
|9     |FDSE   |     2|
|10    |LD     |    64|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+-----------------+------+
|      |Instance                  |Module           |Cells |
+------+--------------------------+-----------------+------+
|1     |top                       |                 |   578|
|2     |  U0                      |PWM_v1_0         |   578|
|3     |    PWM_v1_0_S00_AXI_inst |PWM_v1_0_S00_AXI |   578|
+------+--------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.027 ; gain = 520.898 ; free physical = 7470 ; free virtual = 9697
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1432.027 ; gain = 108.465 ; free physical = 7470 ; free virtual = 9698
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1432.035 ; gain = 520.906 ; free physical = 7472 ; free virtual = 9700
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  LD => LDCE: 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1432.035 ; gain = 413.188 ; free physical = 7473 ; free virtual = 9700
INFO: [Common 17-1381] The checkpoint '/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.runs/BuzzerLED_block_design_PWM_0_0_synth_1/BuzzerLED_block_design_PWM_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/sorina/Desktop/Laboratory/cern_winter_school/hdl/synthesis/vivado_project/BuzzerLED/BuzzerLED.runs/BuzzerLED_block_design_PWM_0_0_synth_1/BuzzerLED_block_design_PWM_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1456.039 ; gain = 0.000 ; free physical = 7471 ; free virtual = 9700
INFO: [Common 17-206] Exiting Vivado at Mon Jan 23 22:27:42 2017...
