// Seed: 3569772578
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri0 id_3;
  wire id_4;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4,
    output supply1 id_5,
    input wor id_6,
    input uwire id_7,
    input wire id_8,
    output tri1 id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12
);
  wire id_14, id_15;
  module_0(
      id_14, id_15
  );
endmodule
