// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Relu_1_HH_
#define _Relu_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Relu_1_relu344.h"
#include "Relu_1_relu345.h"
#include "Relu_1_relu346.h"
#include "Relu_1_relu347.h"
#include "Relu_1_relu348.h"
#include "Relu_1_relu349.h"
#include "Relu_1_relu350.h"
#include "Relu_1_relu351.h"
#include "Relu_1_relu352.h"
#include "Relu_1_relu353.h"
#include "Relu_1_relu354.h"
#include "Relu_1_relu355.h"
#include "Relu_1_relu356.h"
#include "Relu_1_relu357.h"
#include "Relu_1_relu358.h"
#include "Relu_1_relu359.h"

namespace ap_rtl {

struct Relu_1 : public sc_module {
    // Port declarations 106
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > in_0_V_V_dout;
    sc_in< sc_logic > in_0_V_V_empty_n;
    sc_out< sc_logic > in_0_V_V_read;
    sc_in< sc_lv<16> > in_1_V_V_dout;
    sc_in< sc_logic > in_1_V_V_empty_n;
    sc_out< sc_logic > in_1_V_V_read;
    sc_in< sc_lv<16> > in_2_V_V_dout;
    sc_in< sc_logic > in_2_V_V_empty_n;
    sc_out< sc_logic > in_2_V_V_read;
    sc_in< sc_lv<16> > in_3_V_V_dout;
    sc_in< sc_logic > in_3_V_V_empty_n;
    sc_out< sc_logic > in_3_V_V_read;
    sc_in< sc_lv<16> > in_4_V_V_dout;
    sc_in< sc_logic > in_4_V_V_empty_n;
    sc_out< sc_logic > in_4_V_V_read;
    sc_in< sc_lv<16> > in_5_V_V_dout;
    sc_in< sc_logic > in_5_V_V_empty_n;
    sc_out< sc_logic > in_5_V_V_read;
    sc_in< sc_lv<16> > in_6_V_V_dout;
    sc_in< sc_logic > in_6_V_V_empty_n;
    sc_out< sc_logic > in_6_V_V_read;
    sc_in< sc_lv<16> > in_7_V_V_dout;
    sc_in< sc_logic > in_7_V_V_empty_n;
    sc_out< sc_logic > in_7_V_V_read;
    sc_in< sc_lv<16> > in_8_V_V_dout;
    sc_in< sc_logic > in_8_V_V_empty_n;
    sc_out< sc_logic > in_8_V_V_read;
    sc_in< sc_lv<16> > in_9_V_V_dout;
    sc_in< sc_logic > in_9_V_V_empty_n;
    sc_out< sc_logic > in_9_V_V_read;
    sc_in< sc_lv<16> > in_10_V_V_dout;
    sc_in< sc_logic > in_10_V_V_empty_n;
    sc_out< sc_logic > in_10_V_V_read;
    sc_in< sc_lv<16> > in_11_V_V_dout;
    sc_in< sc_logic > in_11_V_V_empty_n;
    sc_out< sc_logic > in_11_V_V_read;
    sc_in< sc_lv<16> > in_12_V_V_dout;
    sc_in< sc_logic > in_12_V_V_empty_n;
    sc_out< sc_logic > in_12_V_V_read;
    sc_in< sc_lv<16> > in_13_V_V_dout;
    sc_in< sc_logic > in_13_V_V_empty_n;
    sc_out< sc_logic > in_13_V_V_read;
    sc_in< sc_lv<16> > in_14_V_V_dout;
    sc_in< sc_logic > in_14_V_V_empty_n;
    sc_out< sc_logic > in_14_V_V_read;
    sc_in< sc_lv<16> > in_15_V_V_dout;
    sc_in< sc_logic > in_15_V_V_empty_n;
    sc_out< sc_logic > in_15_V_V_read;
    sc_out< sc_lv<16> > out_0_V_V_din;
    sc_in< sc_logic > out_0_V_V_full_n;
    sc_out< sc_logic > out_0_V_V_write;
    sc_out< sc_lv<16> > out_1_V_V_din;
    sc_in< sc_logic > out_1_V_V_full_n;
    sc_out< sc_logic > out_1_V_V_write;
    sc_out< sc_lv<16> > out_2_V_V_din;
    sc_in< sc_logic > out_2_V_V_full_n;
    sc_out< sc_logic > out_2_V_V_write;
    sc_out< sc_lv<16> > out_3_V_V_din;
    sc_in< sc_logic > out_3_V_V_full_n;
    sc_out< sc_logic > out_3_V_V_write;
    sc_out< sc_lv<16> > out_4_V_V_din;
    sc_in< sc_logic > out_4_V_V_full_n;
    sc_out< sc_logic > out_4_V_V_write;
    sc_out< sc_lv<16> > out_5_V_V_din;
    sc_in< sc_logic > out_5_V_V_full_n;
    sc_out< sc_logic > out_5_V_V_write;
    sc_out< sc_lv<16> > out_6_V_V_din;
    sc_in< sc_logic > out_6_V_V_full_n;
    sc_out< sc_logic > out_6_V_V_write;
    sc_out< sc_lv<16> > out_7_V_V_din;
    sc_in< sc_logic > out_7_V_V_full_n;
    sc_out< sc_logic > out_7_V_V_write;
    sc_out< sc_lv<16> > out_8_V_V_din;
    sc_in< sc_logic > out_8_V_V_full_n;
    sc_out< sc_logic > out_8_V_V_write;
    sc_out< sc_lv<16> > out_9_V_V_din;
    sc_in< sc_logic > out_9_V_V_full_n;
    sc_out< sc_logic > out_9_V_V_write;
    sc_out< sc_lv<16> > out_10_V_V_din;
    sc_in< sc_logic > out_10_V_V_full_n;
    sc_out< sc_logic > out_10_V_V_write;
    sc_out< sc_lv<16> > out_11_V_V_din;
    sc_in< sc_logic > out_11_V_V_full_n;
    sc_out< sc_logic > out_11_V_V_write;
    sc_out< sc_lv<16> > out_12_V_V_din;
    sc_in< sc_logic > out_12_V_V_full_n;
    sc_out< sc_logic > out_12_V_V_write;
    sc_out< sc_lv<16> > out_13_V_V_din;
    sc_in< sc_logic > out_13_V_V_full_n;
    sc_out< sc_logic > out_13_V_V_write;
    sc_out< sc_lv<16> > out_14_V_V_din;
    sc_in< sc_logic > out_14_V_V_full_n;
    sc_out< sc_logic > out_14_V_V_write;
    sc_out< sc_lv<16> > out_15_V_V_din;
    sc_in< sc_logic > out_15_V_V_full_n;
    sc_out< sc_logic > out_15_V_V_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;


    // Module declarations
    Relu_1(sc_module_name name);
    SC_HAS_PROCESS(Relu_1);

    ~Relu_1();

    sc_trace_file* mVcdFile;

    Relu_1_relu344* Relu_1_relu344_U0;
    Relu_1_relu345* Relu_1_relu345_U0;
    Relu_1_relu346* Relu_1_relu346_U0;
    Relu_1_relu347* Relu_1_relu347_U0;
    Relu_1_relu348* Relu_1_relu348_U0;
    Relu_1_relu349* Relu_1_relu349_U0;
    Relu_1_relu350* Relu_1_relu350_U0;
    Relu_1_relu351* Relu_1_relu351_U0;
    Relu_1_relu352* Relu_1_relu352_U0;
    Relu_1_relu353* Relu_1_relu353_U0;
    Relu_1_relu354* Relu_1_relu354_U0;
    Relu_1_relu355* Relu_1_relu355_U0;
    Relu_1_relu356* Relu_1_relu356_U0;
    Relu_1_relu357* Relu_1_relu357_U0;
    Relu_1_relu358* Relu_1_relu358_U0;
    Relu_1_relu359* Relu_1_relu359_U0;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > Relu_1_relu344_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu344_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu344_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu344_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu344_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu344_U0_in_V_V_read;
    sc_signal< sc_lv<16> > Relu_1_relu344_U0_out_V_V_din;
    sc_signal< sc_logic > Relu_1_relu344_U0_out_V_V_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > Relu_1_relu345_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu345_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu345_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu345_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu345_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu345_U0_in_V_V1_read;
    sc_signal< sc_lv<16> > Relu_1_relu345_U0_out_V_V16_din;
    sc_signal< sc_logic > Relu_1_relu345_U0_out_V_V16_write;
    sc_signal< sc_logic > Relu_1_relu346_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu346_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu346_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu346_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu346_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu346_U0_in_V_V2_read;
    sc_signal< sc_lv<16> > Relu_1_relu346_U0_out_V_V17_din;
    sc_signal< sc_logic > Relu_1_relu346_U0_out_V_V17_write;
    sc_signal< sc_logic > Relu_1_relu347_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu347_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu347_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu347_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu347_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu347_U0_in_V_V3_read;
    sc_signal< sc_lv<16> > Relu_1_relu347_U0_out_V_V18_din;
    sc_signal< sc_logic > Relu_1_relu347_U0_out_V_V18_write;
    sc_signal< sc_logic > Relu_1_relu348_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu348_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu348_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu348_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu348_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu348_U0_in_V_V4_read;
    sc_signal< sc_lv<16> > Relu_1_relu348_U0_out_V_V19_din;
    sc_signal< sc_logic > Relu_1_relu348_U0_out_V_V19_write;
    sc_signal< sc_logic > Relu_1_relu349_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu349_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu349_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu349_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu349_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu349_U0_in_V_V5_read;
    sc_signal< sc_lv<16> > Relu_1_relu349_U0_out_V_V20_din;
    sc_signal< sc_logic > Relu_1_relu349_U0_out_V_V20_write;
    sc_signal< sc_logic > Relu_1_relu350_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu350_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu350_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu350_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu350_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu350_U0_in_V_V6_read;
    sc_signal< sc_lv<16> > Relu_1_relu350_U0_out_V_V21_din;
    sc_signal< sc_logic > Relu_1_relu350_U0_out_V_V21_write;
    sc_signal< sc_logic > Relu_1_relu351_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu351_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu351_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu351_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu351_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu351_U0_in_V_V7_read;
    sc_signal< sc_lv<16> > Relu_1_relu351_U0_out_V_V22_din;
    sc_signal< sc_logic > Relu_1_relu351_U0_out_V_V22_write;
    sc_signal< sc_logic > Relu_1_relu352_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu352_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu352_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu352_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu352_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu352_U0_in_V_V8_read;
    sc_signal< sc_lv<16> > Relu_1_relu352_U0_out_V_V23_din;
    sc_signal< sc_logic > Relu_1_relu352_U0_out_V_V23_write;
    sc_signal< sc_logic > Relu_1_relu353_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu353_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu353_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu353_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu353_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu353_U0_in_V_V9_read;
    sc_signal< sc_lv<16> > Relu_1_relu353_U0_out_V_V24_din;
    sc_signal< sc_logic > Relu_1_relu353_U0_out_V_V24_write;
    sc_signal< sc_logic > Relu_1_relu354_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu354_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu354_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu354_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu354_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu354_U0_in_V_V10_read;
    sc_signal< sc_lv<16> > Relu_1_relu354_U0_out_V_V25_din;
    sc_signal< sc_logic > Relu_1_relu354_U0_out_V_V25_write;
    sc_signal< sc_logic > Relu_1_relu355_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu355_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu355_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu355_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu355_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu355_U0_in_V_V11_read;
    sc_signal< sc_lv<16> > Relu_1_relu355_U0_out_V_V26_din;
    sc_signal< sc_logic > Relu_1_relu355_U0_out_V_V26_write;
    sc_signal< sc_logic > Relu_1_relu356_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu356_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu356_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu356_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu356_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu356_U0_in_V_V12_read;
    sc_signal< sc_lv<16> > Relu_1_relu356_U0_out_V_V27_din;
    sc_signal< sc_logic > Relu_1_relu356_U0_out_V_V27_write;
    sc_signal< sc_logic > Relu_1_relu357_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu357_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu357_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu357_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu357_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu357_U0_in_V_V13_read;
    sc_signal< sc_lv<16> > Relu_1_relu357_U0_out_V_V28_din;
    sc_signal< sc_logic > Relu_1_relu357_U0_out_V_V28_write;
    sc_signal< sc_logic > Relu_1_relu358_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu358_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu358_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu358_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu358_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu358_U0_in_V_V14_read;
    sc_signal< sc_lv<16> > Relu_1_relu358_U0_out_V_V29_din;
    sc_signal< sc_logic > Relu_1_relu358_U0_out_V_V29_write;
    sc_signal< sc_logic > Relu_1_relu359_U0_ap_start;
    sc_signal< sc_logic > Relu_1_relu359_U0_ap_done;
    sc_signal< sc_logic > Relu_1_relu359_U0_ap_continue;
    sc_signal< sc_logic > Relu_1_relu359_U0_ap_idle;
    sc_signal< sc_logic > Relu_1_relu359_U0_ap_ready;
    sc_signal< sc_logic > Relu_1_relu359_U0_in_V_V15_read;
    sc_signal< sc_lv<16> > Relu_1_relu359_U0_out_V_V30_din;
    sc_signal< sc_logic > Relu_1_relu359_U0_out_V_V30_write;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu344_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu344_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu344_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu345_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu345_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu345_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu346_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu346_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu346_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu347_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu347_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu347_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu348_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu348_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu348_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu349_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu349_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu349_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu350_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu350_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu350_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu351_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu351_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu351_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu352_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu352_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu352_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu353_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu353_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu353_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu354_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu354_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu354_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu355_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu355_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu355_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu356_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu356_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu356_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu357_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu357_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu357_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu358_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu358_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu358_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Relu_1_relu359_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Relu_1_relu359_U0_ap_ready;
    sc_signal< sc_lv<2> > Relu_1_relu359_U0_ap_ready_count;
    sc_signal< sc_logic > Relu_1_relu344_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu344_U0_start_write;
    sc_signal< sc_logic > Relu_1_relu345_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu345_U0_start_write;
    sc_signal< sc_logic > Relu_1_relu346_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu346_U0_start_write;
    sc_signal< sc_logic > Relu_1_relu347_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu347_U0_start_write;
    sc_signal< sc_logic > Relu_1_relu348_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu348_U0_start_write;
    sc_signal< sc_logic > Relu_1_relu349_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu349_U0_start_write;
    sc_signal< sc_logic > Relu_1_relu350_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu350_U0_start_write;
    sc_signal< sc_logic > Relu_1_relu351_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu351_U0_start_write;
    sc_signal< sc_logic > Relu_1_relu352_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu352_U0_start_write;
    sc_signal< sc_logic > Relu_1_relu353_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu353_U0_start_write;
    sc_signal< sc_logic > Relu_1_relu354_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu354_U0_start_write;
    sc_signal< sc_logic > Relu_1_relu355_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu355_U0_start_write;
    sc_signal< sc_logic > Relu_1_relu356_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu356_U0_start_write;
    sc_signal< sc_logic > Relu_1_relu357_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu357_U0_start_write;
    sc_signal< sc_logic > Relu_1_relu358_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu358_U0_start_write;
    sc_signal< sc_logic > Relu_1_relu359_U0_start_full_n;
    sc_signal< sc_logic > Relu_1_relu359_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Relu_1_relu344_U0_ap_continue();
    void thread_Relu_1_relu344_U0_ap_start();
    void thread_Relu_1_relu344_U0_start_full_n();
    void thread_Relu_1_relu344_U0_start_write();
    void thread_Relu_1_relu345_U0_ap_continue();
    void thread_Relu_1_relu345_U0_ap_start();
    void thread_Relu_1_relu345_U0_start_full_n();
    void thread_Relu_1_relu345_U0_start_write();
    void thread_Relu_1_relu346_U0_ap_continue();
    void thread_Relu_1_relu346_U0_ap_start();
    void thread_Relu_1_relu346_U0_start_full_n();
    void thread_Relu_1_relu346_U0_start_write();
    void thread_Relu_1_relu347_U0_ap_continue();
    void thread_Relu_1_relu347_U0_ap_start();
    void thread_Relu_1_relu347_U0_start_full_n();
    void thread_Relu_1_relu347_U0_start_write();
    void thread_Relu_1_relu348_U0_ap_continue();
    void thread_Relu_1_relu348_U0_ap_start();
    void thread_Relu_1_relu348_U0_start_full_n();
    void thread_Relu_1_relu348_U0_start_write();
    void thread_Relu_1_relu349_U0_ap_continue();
    void thread_Relu_1_relu349_U0_ap_start();
    void thread_Relu_1_relu349_U0_start_full_n();
    void thread_Relu_1_relu349_U0_start_write();
    void thread_Relu_1_relu350_U0_ap_continue();
    void thread_Relu_1_relu350_U0_ap_start();
    void thread_Relu_1_relu350_U0_start_full_n();
    void thread_Relu_1_relu350_U0_start_write();
    void thread_Relu_1_relu351_U0_ap_continue();
    void thread_Relu_1_relu351_U0_ap_start();
    void thread_Relu_1_relu351_U0_start_full_n();
    void thread_Relu_1_relu351_U0_start_write();
    void thread_Relu_1_relu352_U0_ap_continue();
    void thread_Relu_1_relu352_U0_ap_start();
    void thread_Relu_1_relu352_U0_start_full_n();
    void thread_Relu_1_relu352_U0_start_write();
    void thread_Relu_1_relu353_U0_ap_continue();
    void thread_Relu_1_relu353_U0_ap_start();
    void thread_Relu_1_relu353_U0_start_full_n();
    void thread_Relu_1_relu353_U0_start_write();
    void thread_Relu_1_relu354_U0_ap_continue();
    void thread_Relu_1_relu354_U0_ap_start();
    void thread_Relu_1_relu354_U0_start_full_n();
    void thread_Relu_1_relu354_U0_start_write();
    void thread_Relu_1_relu355_U0_ap_continue();
    void thread_Relu_1_relu355_U0_ap_start();
    void thread_Relu_1_relu355_U0_start_full_n();
    void thread_Relu_1_relu355_U0_start_write();
    void thread_Relu_1_relu356_U0_ap_continue();
    void thread_Relu_1_relu356_U0_ap_start();
    void thread_Relu_1_relu356_U0_start_full_n();
    void thread_Relu_1_relu356_U0_start_write();
    void thread_Relu_1_relu357_U0_ap_continue();
    void thread_Relu_1_relu357_U0_ap_start();
    void thread_Relu_1_relu357_U0_start_full_n();
    void thread_Relu_1_relu357_U0_start_write();
    void thread_Relu_1_relu358_U0_ap_continue();
    void thread_Relu_1_relu358_U0_ap_start();
    void thread_Relu_1_relu358_U0_start_full_n();
    void thread_Relu_1_relu358_U0_start_write();
    void thread_Relu_1_relu359_U0_ap_continue();
    void thread_Relu_1_relu359_U0_ap_start();
    void thread_Relu_1_relu359_U0_start_full_n();
    void thread_Relu_1_relu359_U0_start_write();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_Relu_1_relu344_U0_ap_ready();
    void thread_ap_sync_Relu_1_relu345_U0_ap_ready();
    void thread_ap_sync_Relu_1_relu346_U0_ap_ready();
    void thread_ap_sync_Relu_1_relu347_U0_ap_ready();
    void thread_ap_sync_Relu_1_relu348_U0_ap_ready();
    void thread_ap_sync_Relu_1_relu349_U0_ap_ready();
    void thread_ap_sync_Relu_1_relu350_U0_ap_ready();
    void thread_ap_sync_Relu_1_relu351_U0_ap_ready();
    void thread_ap_sync_Relu_1_relu352_U0_ap_ready();
    void thread_ap_sync_Relu_1_relu353_U0_ap_ready();
    void thread_ap_sync_Relu_1_relu354_U0_ap_ready();
    void thread_ap_sync_Relu_1_relu355_U0_ap_ready();
    void thread_ap_sync_Relu_1_relu356_U0_ap_ready();
    void thread_ap_sync_Relu_1_relu357_U0_ap_ready();
    void thread_ap_sync_Relu_1_relu358_U0_ap_ready();
    void thread_ap_sync_Relu_1_relu359_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_in_0_V_V_read();
    void thread_in_10_V_V_read();
    void thread_in_11_V_V_read();
    void thread_in_12_V_V_read();
    void thread_in_13_V_V_read();
    void thread_in_14_V_V_read();
    void thread_in_15_V_V_read();
    void thread_in_1_V_V_read();
    void thread_in_2_V_V_read();
    void thread_in_3_V_V_read();
    void thread_in_4_V_V_read();
    void thread_in_5_V_V_read();
    void thread_in_6_V_V_read();
    void thread_in_7_V_V_read();
    void thread_in_8_V_V_read();
    void thread_in_9_V_V_read();
    void thread_internal_ap_ready();
    void thread_out_0_V_V_din();
    void thread_out_0_V_V_write();
    void thread_out_10_V_V_din();
    void thread_out_10_V_V_write();
    void thread_out_11_V_V_din();
    void thread_out_11_V_V_write();
    void thread_out_12_V_V_din();
    void thread_out_12_V_V_write();
    void thread_out_13_V_V_din();
    void thread_out_13_V_V_write();
    void thread_out_14_V_V_din();
    void thread_out_14_V_V_write();
    void thread_out_15_V_V_din();
    void thread_out_15_V_V_write();
    void thread_out_1_V_V_din();
    void thread_out_1_V_V_write();
    void thread_out_2_V_V_din();
    void thread_out_2_V_V_write();
    void thread_out_3_V_V_din();
    void thread_out_3_V_V_write();
    void thread_out_4_V_V_din();
    void thread_out_4_V_V_write();
    void thread_out_5_V_V_din();
    void thread_out_5_V_V_write();
    void thread_out_6_V_V_din();
    void thread_out_6_V_V_write();
    void thread_out_7_V_V_din();
    void thread_out_7_V_V_write();
    void thread_out_8_V_V_din();
    void thread_out_8_V_V_write();
    void thread_out_9_V_V_din();
    void thread_out_9_V_V_write();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
};

}

using namespace ap_rtl;

#endif
