$date
	Mon Apr 26 00:49:23 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab1 $end
$var wire 1 ! F3 $end
$var wire 1 " F2 $end
$var wire 1 # F1 $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & C $end
$var reg 1 ' D $end
$scope module M1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ( E $end
$var wire 1 # F $end
$var wire 1 ) w1 $end
$var wire 1 * w2 $end
$var wire 1 + w3 $end
$var wire 1 , w4 $end
$var wire 1 - w5 $end
$var wire 1 . w6 $end
$var wire 1 / w7 $end
$upscope $end
$scope module M2 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 " F $end
$upscope $end
$scope module M3 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ! F $end
$var wire 1 0 w1 $end
$var wire 1 1 w2 $end
$var wire 1 2 w3 $end
$var wire 1 3 w4 $end
$var wire 1 4 w5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
13
02
01
10
0/
1.
0-
0,
1+
1*
0)
z(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1'
#20
1#
1"
1!
1/
14
0+
0*
1-
00
12
0'
1&
#30
1+
1'
#40
1,
0/
1"
04
11
1*
0-
10
02
1)
0.
03
0'
0&
1%
#50
1'
#60
0#
0"
0!
0,
01
0+
0*
1-
00
12
0'
1&
#70
1#
1"
1,
1!
1+
11
1'
#80
1/
14
1*
10
1.
13
0'
0&
0%
1$
#90
1'
#100
0,
01
0+
0*
00
0'
1&
#110
1,
1+
11
1'
#120
0/
04
1*
10
0.
03
0'
0&
1%
#130
1'
#140
0#
0"
0!
0,
01
0+
0*
00
0'
1&
#150
1#
1"
1,
1!
1+
11
1'
#160
