Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 26 19:09:39 2021
| Host         : DESKTOP-188JJQI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 53 register/latch pins with no clock driven by root clock pin: clk_0 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.807        0.000                      0                 4070        0.033        0.000                      0                 4070        9.020        0.000                       0                  1629  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.807        0.000                      0                 4070        0.033        0.000                      0                 4070        9.020        0.000                       0                  1629  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.807ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 1.706ns (22.623%)  route 5.835ns (77.377%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.789     6.154    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.278 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.648     6.926    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y105        LUT4 (Prop_lut4_I3_O)        0.124     7.050 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          2.745     9.796    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X45Y95         LUT5 (Prop_lut5_I0_O)        0.124     9.920 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[15]_i_1/O
                         net (fo=8, routed)           0.652    10.572    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0
    SLICE_X45Y95         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.478    22.657    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y95         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[10]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X45Y95         FDRE (Setup_fdre_C_CE)      -0.205    22.379    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[10]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                 11.807    

Slack (MET) :             11.807ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 1.706ns (22.623%)  route 5.835ns (77.377%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.789     6.154    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.278 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.648     6.926    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y105        LUT4 (Prop_lut4_I3_O)        0.124     7.050 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          2.745     9.796    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X45Y95         LUT5 (Prop_lut5_I0_O)        0.124     9.920 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[15]_i_1/O
                         net (fo=8, routed)           0.652    10.572    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0
    SLICE_X45Y95         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.478    22.657    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y95         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[11]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X45Y95         FDRE (Setup_fdre_C_CE)      -0.205    22.379    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[11]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                 11.807    

Slack (MET) :             11.807ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 1.706ns (22.623%)  route 5.835ns (77.377%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.789     6.154    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.278 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.648     6.926    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y105        LUT4 (Prop_lut4_I3_O)        0.124     7.050 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          2.745     9.796    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X45Y95         LUT5 (Prop_lut5_I0_O)        0.124     9.920 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[15]_i_1/O
                         net (fo=8, routed)           0.652    10.572    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0
    SLICE_X45Y95         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.478    22.657    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y95         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[12]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X45Y95         FDRE (Setup_fdre_C_CE)      -0.205    22.379    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[12]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                 11.807    

Slack (MET) :             11.807ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 1.706ns (22.623%)  route 5.835ns (77.377%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.789     6.154    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.278 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.648     6.926    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y105        LUT4 (Prop_lut4_I3_O)        0.124     7.050 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          2.745     9.796    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X45Y95         LUT5 (Prop_lut5_I0_O)        0.124     9.920 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[15]_i_1/O
                         net (fo=8, routed)           0.652    10.572    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0
    SLICE_X45Y95         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.478    22.657    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y95         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[13]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X45Y95         FDRE (Setup_fdre_C_CE)      -0.205    22.379    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[13]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                 11.807    

Slack (MET) :             11.807ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 1.706ns (22.623%)  route 5.835ns (77.377%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.789     6.154    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.278 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.648     6.926    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y105        LUT4 (Prop_lut4_I3_O)        0.124     7.050 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          2.745     9.796    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X45Y95         LUT5 (Prop_lut5_I0_O)        0.124     9.920 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[15]_i_1/O
                         net (fo=8, routed)           0.652    10.572    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0
    SLICE_X45Y95         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.478    22.657    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y95         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[14]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X45Y95         FDRE (Setup_fdre_C_CE)      -0.205    22.379    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[14]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                 11.807    

Slack (MET) :             11.807ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 1.706ns (22.623%)  route 5.835ns (77.377%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.789     6.154    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.278 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.648     6.926    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y105        LUT4 (Prop_lut4_I3_O)        0.124     7.050 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          2.745     9.796    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X45Y95         LUT5 (Prop_lut5_I0_O)        0.124     9.920 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[15]_i_1/O
                         net (fo=8, routed)           0.652    10.572    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0
    SLICE_X45Y95         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.478    22.657    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y95         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[8]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X45Y95         FDRE (Setup_fdre_C_CE)      -0.205    22.379    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg5_reg[8]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                 11.807    

Slack (MET) :             11.931ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 1.706ns (22.889%)  route 5.747ns (77.111%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.789     6.154    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.278 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.648     6.926    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y105        LUT4 (Prop_lut4_I3_O)        0.124     7.050 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          2.830     9.880    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.124    10.004 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4[15]_i_1/O
                         net (fo=8, routed)           0.480    10.484    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.478    22.657    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y96         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[10]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X46Y96         FDRE (Setup_fdre_C_CE)      -0.169    22.415    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[10]
  -------------------------------------------------------------------
                         required time                         22.415    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                 11.931    

Slack (MET) :             11.931ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 1.706ns (22.889%)  route 5.747ns (77.111%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.789     6.154    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.278 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.648     6.926    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y105        LUT4 (Prop_lut4_I3_O)        0.124     7.050 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          2.830     9.880    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.124    10.004 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4[15]_i_1/O
                         net (fo=8, routed)           0.480    10.484    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.478    22.657    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y96         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X46Y96         FDRE (Setup_fdre_C_CE)      -0.169    22.415    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[11]
  -------------------------------------------------------------------
                         required time                         22.415    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                 11.931    

Slack (MET) :             11.931ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 1.706ns (22.889%)  route 5.747ns (77.111%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.789     6.154    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.278 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.648     6.926    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y105        LUT4 (Prop_lut4_I3_O)        0.124     7.050 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          2.830     9.880    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.124    10.004 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4[15]_i_1/O
                         net (fo=8, routed)           0.480    10.484    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.478    22.657    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y96         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[12]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X46Y96         FDRE (Setup_fdre_C_CE)      -0.169    22.415    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[12]
  -------------------------------------------------------------------
                         required time                         22.415    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                 11.931    

Slack (MET) :             11.931ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 1.706ns (22.889%)  route 5.747ns (77.111%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.789     6.154    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X28Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.278 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=8, routed)           0.648     6.926    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y105        LUT4 (Prop_lut4_I3_O)        0.124     7.050 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=28, routed)          2.830     9.880    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.124    10.004 r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4[15]_i_1/O
                         net (fo=8, routed)           0.480    10.484    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0
    SLICE_X46Y96         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.478    22.657    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y96         FDRE                                         r  system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[13]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X46Y96         FDRE (Setup_fdre_C_CE)      -0.169    22.415    system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg4_reg[13]
  -------------------------------------------------------------------
                         required time                         22.415    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                 11.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.381%)  route 0.097ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.639     0.975    system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y100        FDRE                                         r  system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q
                         net (fo=1, routed)           0.097     1.236    system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg1[15]
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.281 r  system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.281    system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X45Y99         FDRE                                         r  system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.825     1.191    system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.266%)  route 0.128ns (40.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.639     0.975    system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y100        FDRE                                         r  system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=1, routed)           0.128     1.244    system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg1[13]
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.289 r  system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     1.289    system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X45Y99         FDRE                                         r  system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.825     1.191    system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.449%)  route 0.163ns (53.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.659     0.995    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.163     1.299    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[26]
    SLICE_X31Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.845     1.211    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.075%)  route 0.202ns (58.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.641     0.977    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y100        FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.202     1.320    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y98         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.826     1.192    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.820%)  route 0.147ns (44.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.659     0.995    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.147     1.283    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.328 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000     1.328    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X29Y98         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.845     1.211    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y98         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.091     1.267    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.641     0.977    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y101        FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.056     1.174    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X34Y101        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.912     1.278    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y101        SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.288     0.990    
    SLICE_X34Y101        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.107    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.169%)  route 0.171ns (47.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.639     0.975    system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg3_reg[11]/Q
                         net (fo=1, routed)           0.171     1.287    system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/slv_reg3[11]
    SLICE_X45Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.332 r  system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.332    system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X45Y99         FDRE                                         r  system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.825     1.191    system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    system_i/seven_seg_0/inst/seven_seg_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.690%)  route 0.243ns (63.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.641     0.977    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y101        FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.243     1.361    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X34Y97         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.826     1.192    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.557     0.893    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y99         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.168     1.202    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y97         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.826     1.192    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (43.005%)  route 0.170ns (56.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.659     0.995    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.170     1.293    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[27]
    SLICE_X31Y98         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.845     1.211    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.023     1.199    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y113   system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg2_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y112   system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg2_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y113   system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y112   system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y115   system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y115   system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y115   system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y115   system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y115   system_i/TFTLCD_NEW_0/inst/TFTLCD_NEW_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y88    system_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y99    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y99    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y93    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y98    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y98    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y98    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y98    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK



