( ( nil
  version "2.1"
  mapType "incremental"
  blockName "TB_VGA"
  repList "spectre spice pspice verilog verilogams behavioral functional systemVerilog schematic veriloga vhdl vhdlams wreal"
  stopList "spectre"
  globalList "gnd!"
  hierDelim "."
  netlistDir "/home/ykhuang/research/Sim/TB_VGA/ams/config/netlist/analog"
 )
( net
( "gnd!" "0" )
 )
( model
( "EMG_202009/TB_VGA/schematic" "TB_VGA" )
 )
( "TB_VGA" "ihnl/cds0/map" )
 )
