Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Tue Jul 20 18:56:28 2021
| Host             : DESKTOP-908F9QD running 64-bit major release  (build 9200)
| Command          : report_power -file topUnit4x_power_routed.rpt -pb topUnit4x_power_summary_routed.pb -rpx topUnit4x_power_routed.rpx
| Design           : topUnit4x
| Device           : xc7s15ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.294        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.274        |
| Device Static (W)        | 0.020        |
| Effective TJA (C/W)      | 3.4          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.006 |        7 |       --- |             --- |
| Slice Logic    |     0.007 |     2791 |       --- |             --- |
|   LUT as Logic |     0.007 |     1634 |      8000 |           20.43 |
|   Register     |    <0.001 |      739 |     16000 |            4.62 |
|   CARRY4       |    <0.001 |       19 |      2000 |            0.95 |
|   F7/F8 Muxes  |    <0.001 |       13 |      8000 |            0.16 |
|   Others       |     0.000 |       37 |       --- |             --- |
| Signals        |     0.008 |     2575 |       --- |             --- |
| Block RAM      |     0.003 |      1.5 |        10 |           15.00 |
| MMCM           |     0.106 |        1 |         2 |           50.00 |
| I/O            |     0.144 |       28 |       100 |           28.00 |
| Static Power   |     0.020 |          |           |                 |
| Total          |     0.294 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.028 |      0.004 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.066 |       0.059 |      0.007 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.044 |       0.043 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+----------+-----------------+
| Clock    | Domain   | Constraint (ns) |
+----------+----------+-----------------+
| CLKFBIN  | CLKFBIN  |            11.2 |
| clk      | clk      |            11.2 |
| gbaclk2x | gbaclk2x |           119.5 |
| pxlClk   | pxlClk   |            13.4 |
| pxlClk5x | pxlClk5x |             2.7 |
+----------+----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| topUnit4x                          |     0.274 |
|   buf_inst                         |     0.003 |
|     gen_buffers[0].curBuff         |     0.001 |
|       bram_inst                    |     0.001 |
|     gen_buffers[15].curBuff        |     0.001 |
|       bram_inst                    |     0.001 |
|     gen_buffers[1].curBuff         |     0.001 |
|       bram_inst                    |     0.001 |
|   hdmi_inst                        |     0.007 |
|     serializer                     |     0.002 |
|     true_hdmi_output.packet_picker |     0.003 |
|   imgGen_inst                      |     0.002 |
|   lineCache_inst                   |     0.011 |
+------------------------------------+-----------+


