Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 08:48:01 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
SYNTH-10   Warning   Wide multiplier                             3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     85.487        0.000                      0                 1554        0.088        0.000                      0                 1554       54.305        0.000                       0                   576  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              85.487        0.000                      0                 1550        0.088        0.000                      0                 1550       54.305        0.000                       0                   576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.183        0.000                      0                    4        0.966        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       85.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.487ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.357ns  (logic 8.778ns (34.617%)  route 16.579ns (65.383%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X60Y62         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=103, routed)         3.468     9.151    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.301     9.452 r  sm/D_states_q[7]_i_7/O
                         net (fo=6, routed)           0.705    10.157    sm/D_states_q[7]_i_7_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.281 r  sm/temp_out0_i_85/O
                         net (fo=1, routed)           0.732    11.013    sm/temp_out0_i_85_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          1.771    12.908    L_reg/M_sm_ra1[2]
    SLICE_X43Y62         MUXF7 (Prop_muxf7_S_O)       0.276    13.184 r  L_reg/temp_out0__0_i_10/O
                         net (fo=13, routed)          1.919    15.103    alum/M_alum_a[7]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.211    19.314 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.316    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.834 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.365    alum/temp_out0__1_n_104
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.489 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.869 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.184 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           1.051    24.235    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y52         LUT5 (Prop_lut5_I1_O)        0.307    24.542 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.658    25.200    sm/M_alum_out[23]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.124    25.324 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.622    25.946    sm/D_states_q[7]_i_49_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.070 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.433    26.503    sm/D_states_q[7]_i_28_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.627 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.879    28.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I2_O)        0.124    28.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           1.000    29.630    sm/D_states_q[7]_i_3_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124    29.754 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.808    30.562    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503   116.018    sm/clk_IBUF_BUFG
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.272   116.290    
                         clock uncertainty           -0.035   116.255    
    SLICE_X61Y64         FDSE (Setup_fdse_C_CE)      -0.205   116.050    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.050    
                         arrival time                         -30.562    
  -------------------------------------------------------------------
                         slack                                 85.487    

Slack (MET) :             85.487ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.357ns  (logic 8.778ns (34.617%)  route 16.579ns (65.383%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X60Y62         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=103, routed)         3.468     9.151    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.301     9.452 r  sm/D_states_q[7]_i_7/O
                         net (fo=6, routed)           0.705    10.157    sm/D_states_q[7]_i_7_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.281 r  sm/temp_out0_i_85/O
                         net (fo=1, routed)           0.732    11.013    sm/temp_out0_i_85_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          1.771    12.908    L_reg/M_sm_ra1[2]
    SLICE_X43Y62         MUXF7 (Prop_muxf7_S_O)       0.276    13.184 r  L_reg/temp_out0__0_i_10/O
                         net (fo=13, routed)          1.919    15.103    alum/M_alum_a[7]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.211    19.314 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.316    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.834 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.365    alum/temp_out0__1_n_104
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.489 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.869 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.184 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           1.051    24.235    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y52         LUT5 (Prop_lut5_I1_O)        0.307    24.542 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.658    25.200    sm/M_alum_out[23]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.124    25.324 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.622    25.946    sm/D_states_q[7]_i_49_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.070 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.433    26.503    sm/D_states_q[7]_i_28_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.627 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.879    28.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I2_O)        0.124    28.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           1.000    29.630    sm/D_states_q[7]_i_3_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124    29.754 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.808    30.562    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503   116.018    sm/clk_IBUF_BUFG
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.272   116.290    
                         clock uncertainty           -0.035   116.255    
    SLICE_X61Y64         FDSE (Setup_fdse_C_CE)      -0.205   116.050    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.050    
                         arrival time                         -30.562    
  -------------------------------------------------------------------
                         slack                                 85.487    

Slack (MET) :             85.487ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.357ns  (logic 8.778ns (34.617%)  route 16.579ns (65.383%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X60Y62         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=103, routed)         3.468     9.151    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.301     9.452 r  sm/D_states_q[7]_i_7/O
                         net (fo=6, routed)           0.705    10.157    sm/D_states_q[7]_i_7_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.281 r  sm/temp_out0_i_85/O
                         net (fo=1, routed)           0.732    11.013    sm/temp_out0_i_85_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          1.771    12.908    L_reg/M_sm_ra1[2]
    SLICE_X43Y62         MUXF7 (Prop_muxf7_S_O)       0.276    13.184 r  L_reg/temp_out0__0_i_10/O
                         net (fo=13, routed)          1.919    15.103    alum/M_alum_a[7]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.211    19.314 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.316    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.834 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.365    alum/temp_out0__1_n_104
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.489 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.869 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.184 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           1.051    24.235    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y52         LUT5 (Prop_lut5_I1_O)        0.307    24.542 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.658    25.200    sm/M_alum_out[23]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.124    25.324 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.622    25.946    sm/D_states_q[7]_i_49_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.070 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.433    26.503    sm/D_states_q[7]_i_28_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.627 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.879    28.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I2_O)        0.124    28.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           1.000    29.630    sm/D_states_q[7]_i_3_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124    29.754 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.808    30.562    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503   116.018    sm/clk_IBUF_BUFG
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.272   116.290    
                         clock uncertainty           -0.035   116.255    
    SLICE_X61Y64         FDSE (Setup_fdse_C_CE)      -0.205   116.050    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.050    
                         arrival time                         -30.562    
  -------------------------------------------------------------------
                         slack                                 85.487    

Slack (MET) :             85.487ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.357ns  (logic 8.778ns (34.617%)  route 16.579ns (65.383%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X60Y62         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=103, routed)         3.468     9.151    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.301     9.452 r  sm/D_states_q[7]_i_7/O
                         net (fo=6, routed)           0.705    10.157    sm/D_states_q[7]_i_7_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.281 r  sm/temp_out0_i_85/O
                         net (fo=1, routed)           0.732    11.013    sm/temp_out0_i_85_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          1.771    12.908    L_reg/M_sm_ra1[2]
    SLICE_X43Y62         MUXF7 (Prop_muxf7_S_O)       0.276    13.184 r  L_reg/temp_out0__0_i_10/O
                         net (fo=13, routed)          1.919    15.103    alum/M_alum_a[7]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.211    19.314 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.316    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.834 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.365    alum/temp_out0__1_n_104
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.489 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.869 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.184 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           1.051    24.235    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y52         LUT5 (Prop_lut5_I1_O)        0.307    24.542 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.658    25.200    sm/M_alum_out[23]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.124    25.324 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.622    25.946    sm/D_states_q[7]_i_49_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.070 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.433    26.503    sm/D_states_q[7]_i_28_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.627 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.879    28.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I2_O)        0.124    28.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           1.000    29.630    sm/D_states_q[7]_i_3_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124    29.754 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.808    30.562    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503   116.018    sm/clk_IBUF_BUFG
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.272   116.290    
                         clock uncertainty           -0.035   116.255    
    SLICE_X61Y64         FDSE (Setup_fdse_C_CE)      -0.205   116.050    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        116.050    
                         arrival time                         -30.562    
  -------------------------------------------------------------------
                         slack                                 85.487    

Slack (MET) :             85.487ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.357ns  (logic 8.778ns (34.617%)  route 16.579ns (65.383%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X60Y62         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=103, routed)         3.468     9.151    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.301     9.452 r  sm/D_states_q[7]_i_7/O
                         net (fo=6, routed)           0.705    10.157    sm/D_states_q[7]_i_7_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.281 r  sm/temp_out0_i_85/O
                         net (fo=1, routed)           0.732    11.013    sm/temp_out0_i_85_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          1.771    12.908    L_reg/M_sm_ra1[2]
    SLICE_X43Y62         MUXF7 (Prop_muxf7_S_O)       0.276    13.184 r  L_reg/temp_out0__0_i_10/O
                         net (fo=13, routed)          1.919    15.103    alum/M_alum_a[7]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.211    19.314 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.316    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.834 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.365    alum/temp_out0__1_n_104
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.489 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.869 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.184 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           1.051    24.235    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y52         LUT5 (Prop_lut5_I1_O)        0.307    24.542 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.658    25.200    sm/M_alum_out[23]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.124    25.324 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.622    25.946    sm/D_states_q[7]_i_49_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.070 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.433    26.503    sm/D_states_q[7]_i_28_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.627 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.879    28.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I2_O)        0.124    28.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           1.000    29.630    sm/D_states_q[7]_i_3_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124    29.754 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.808    30.562    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503   116.018    sm/clk_IBUF_BUFG
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.272   116.290    
                         clock uncertainty           -0.035   116.255    
    SLICE_X61Y64         FDSE (Setup_fdse_C_CE)      -0.205   116.050    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.050    
                         arrival time                         -30.562    
  -------------------------------------------------------------------
                         slack                                 85.487    

Slack (MET) :             85.544ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.301ns  (logic 8.778ns (34.694%)  route 16.523ns (65.306%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X60Y62         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=103, routed)         3.468     9.151    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.301     9.452 r  sm/D_states_q[7]_i_7/O
                         net (fo=6, routed)           0.705    10.157    sm/D_states_q[7]_i_7_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.281 r  sm/temp_out0_i_85/O
                         net (fo=1, routed)           0.732    11.013    sm/temp_out0_i_85_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          1.771    12.908    L_reg/M_sm_ra1[2]
    SLICE_X43Y62         MUXF7 (Prop_muxf7_S_O)       0.276    13.184 r  L_reg/temp_out0__0_i_10/O
                         net (fo=13, routed)          1.919    15.103    alum/M_alum_a[7]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.211    19.314 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.316    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.834 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.365    alum/temp_out0__1_n_104
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.489 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.869 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.184 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           1.051    24.235    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y52         LUT5 (Prop_lut5_I1_O)        0.307    24.542 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.658    25.200    sm/M_alum_out[23]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.124    25.324 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.622    25.946    sm/D_states_q[7]_i_49_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.070 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.433    26.503    sm/D_states_q[7]_i_28_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.627 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.879    28.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I2_O)        0.124    28.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           1.000    29.630    sm/D_states_q[7]_i_3_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124    29.754 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.752    30.506    sm/D_states_q[7]_i_1_n_0
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503   116.018    sm/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.272   116.290    
                         clock uncertainty           -0.035   116.255    
    SLICE_X59Y64         FDRE (Setup_fdre_C_CE)      -0.205   116.050    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.050    
                         arrival time                         -30.506    
  -------------------------------------------------------------------
                         slack                                 85.544    

Slack (MET) :             85.544ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.301ns  (logic 8.778ns (34.694%)  route 16.523ns (65.306%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X60Y62         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=103, routed)         3.468     9.151    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.301     9.452 r  sm/D_states_q[7]_i_7/O
                         net (fo=6, routed)           0.705    10.157    sm/D_states_q[7]_i_7_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.281 r  sm/temp_out0_i_85/O
                         net (fo=1, routed)           0.732    11.013    sm/temp_out0_i_85_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          1.771    12.908    L_reg/M_sm_ra1[2]
    SLICE_X43Y62         MUXF7 (Prop_muxf7_S_O)       0.276    13.184 r  L_reg/temp_out0__0_i_10/O
                         net (fo=13, routed)          1.919    15.103    alum/M_alum_a[7]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.211    19.314 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.316    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.834 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.365    alum/temp_out0__1_n_104
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.489 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.869 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.184 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           1.051    24.235    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y52         LUT5 (Prop_lut5_I1_O)        0.307    24.542 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.658    25.200    sm/M_alum_out[23]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.124    25.324 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.622    25.946    sm/D_states_q[7]_i_49_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.070 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.433    26.503    sm/D_states_q[7]_i_28_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.627 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.879    28.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I2_O)        0.124    28.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           1.000    29.630    sm/D_states_q[7]_i_3_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124    29.754 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.752    30.506    sm/D_states_q[7]_i_1_n_0
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503   116.018    sm/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.272   116.290    
                         clock uncertainty           -0.035   116.255    
    SLICE_X59Y64         FDRE (Setup_fdre_C_CE)      -0.205   116.050    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.050    
                         arrival time                         -30.506    
  -------------------------------------------------------------------
                         slack                                 85.544    

Slack (MET) :             85.544ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.301ns  (logic 8.778ns (34.694%)  route 16.523ns (65.306%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X60Y62         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=103, routed)         3.468     9.151    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.301     9.452 r  sm/D_states_q[7]_i_7/O
                         net (fo=6, routed)           0.705    10.157    sm/D_states_q[7]_i_7_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.281 r  sm/temp_out0_i_85/O
                         net (fo=1, routed)           0.732    11.013    sm/temp_out0_i_85_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          1.771    12.908    L_reg/M_sm_ra1[2]
    SLICE_X43Y62         MUXF7 (Prop_muxf7_S_O)       0.276    13.184 r  L_reg/temp_out0__0_i_10/O
                         net (fo=13, routed)          1.919    15.103    alum/M_alum_a[7]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.211    19.314 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.316    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.834 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.365    alum/temp_out0__1_n_104
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.489 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.869 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.184 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           1.051    24.235    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y52         LUT5 (Prop_lut5_I1_O)        0.307    24.542 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.658    25.200    sm/M_alum_out[23]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.124    25.324 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.622    25.946    sm/D_states_q[7]_i_49_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.070 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.433    26.503    sm/D_states_q[7]_i_28_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.627 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.879    28.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I2_O)        0.124    28.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           1.000    29.630    sm/D_states_q[7]_i_3_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124    29.754 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.752    30.506    sm/D_states_q[7]_i_1_n_0
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503   116.018    sm/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.272   116.290    
                         clock uncertainty           -0.035   116.255    
    SLICE_X59Y64         FDRE (Setup_fdre_C_CE)      -0.205   116.050    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.050    
                         arrival time                         -30.506    
  -------------------------------------------------------------------
                         slack                                 85.544    

Slack (MET) :             85.559ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.206ns  (logic 8.778ns (34.824%)  route 16.428ns (65.176%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X60Y62         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=103, routed)         3.468     9.151    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.301     9.452 r  sm/D_states_q[7]_i_7/O
                         net (fo=6, routed)           0.705    10.157    sm/D_states_q[7]_i_7_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.281 r  sm/temp_out0_i_85/O
                         net (fo=1, routed)           0.732    11.013    sm/temp_out0_i_85_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          1.771    12.908    L_reg/M_sm_ra1[2]
    SLICE_X43Y62         MUXF7 (Prop_muxf7_S_O)       0.276    13.184 r  L_reg/temp_out0__0_i_10/O
                         net (fo=13, routed)          1.919    15.103    alum/M_alum_a[7]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.211    19.314 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.316    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.834 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.365    alum/temp_out0__1_n_104
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.489 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.869 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.184 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           1.051    24.235    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y52         LUT5 (Prop_lut5_I1_O)        0.307    24.542 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.658    25.200    sm/M_alum_out[23]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.124    25.324 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.622    25.946    sm/D_states_q[7]_i_49_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.070 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.433    26.503    sm/D_states_q[7]_i_28_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.627 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.879    28.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I2_O)        0.124    28.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           1.000    29.630    sm/D_states_q[7]_i_3_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124    29.754 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.657    30.411    sm/D_states_q[7]_i_1_n_0
    SLICE_X57Y64         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.438   115.953    sm/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.258   116.211    
                         clock uncertainty           -0.035   116.176    
    SLICE_X57Y64         FDRE (Setup_fdre_C_CE)      -0.205   115.971    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        115.971    
                         arrival time                         -30.411    
  -------------------------------------------------------------------
                         slack                                 85.559    

Slack (MET) :             85.559ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.206ns  (logic 8.778ns (34.824%)  route 16.428ns (65.176%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X60Y62         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDSE (Prop_fdse_C_Q)         0.478     5.683 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=103, routed)         3.468     9.151    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.301     9.452 r  sm/D_states_q[7]_i_7/O
                         net (fo=6, routed)           0.705    10.157    sm/D_states_q[7]_i_7_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.281 r  sm/temp_out0_i_85/O
                         net (fo=1, routed)           0.732    11.013    sm/temp_out0_i_85_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    11.137 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          1.771    12.908    L_reg/M_sm_ra1[2]
    SLICE_X43Y62         MUXF7 (Prop_muxf7_S_O)       0.276    13.184 r  L_reg/temp_out0__0_i_10/O
                         net (fo=13, routed)          1.919    15.103    alum/M_alum_a[7]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.211    19.314 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.316    alum/temp_out0__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.834 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.531    22.365    alum/temp_out0__1_n_104
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    22.489 r  alum/D_registers_q[7][19]_i_7/O
                         net (fo=1, routed)           0.000    22.489    alum/D_registers_q[7][19]_i_7_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.869 r  alum/D_registers_q_reg[7][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.869    alum/D_registers_q_reg[7][19]_i_3_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.184 f  alum/D_registers_q_reg[7][23]_i_3/O[3]
                         net (fo=1, routed)           1.051    24.235    sm/D_registers_q_reg[1][23][3]
    SLICE_X49Y52         LUT5 (Prop_lut5_I1_O)        0.307    24.542 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           0.658    25.200    sm/M_alum_out[23]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.124    25.324 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.622    25.946    sm/D_states_q[7]_i_49_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.070 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.433    26.503    sm/D_states_q[7]_i_28_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124    26.627 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.879    28.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I2_O)        0.124    28.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           1.000    29.630    sm/D_states_q[7]_i_3_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.124    29.754 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.657    30.411    sm/D_states_q[7]_i_1_n_0
    SLICE_X57Y64         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.438   115.953    sm/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258   116.211    
                         clock uncertainty           -0.035   116.176    
    SLICE_X57Y64         FDRE (Setup_fdre_C_CE)      -0.205   115.971    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        115.971    
                         arrival time                         -30.411    
  -------------------------------------------------------------------
                         slack                                 85.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.825%)  route 0.289ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.581     1.525    sr1/clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.954    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.846     2.036    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.557    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.867    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.825%)  route 0.289ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.581     1.525    sr1/clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.954    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.846     2.036    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.557    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.867    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.825%)  route 0.289ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.581     1.525    sr1/clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.954    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.846     2.036    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.557    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.867    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.825%)  route 0.289ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.581     1.525    sr1/clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.954    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.846     2.036    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.557    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.867    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.679%)  route 0.278ns (66.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.579     1.523    sr3/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.941    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y72         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.849     2.038    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y72         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.679%)  route 0.278ns (66.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.579     1.523    sr3/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.941    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y72         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.849     2.038    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y72         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.679%)  route 0.278ns (66.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.579     1.523    sr3/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.941    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y72         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.849     2.038    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y72         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.679%)  route 0.278ns (66.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.579     1.523    sr3/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.941    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y72         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.849     2.038    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y72         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.683%)  route 0.334ns (70.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.334     1.999    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.845     2.035    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.556    
    SLICE_X60Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.866    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.683%)  route 0.334ns (70.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.334     1.999    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.845     2.035    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.556    
    SLICE_X60Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.866    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y62   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y60   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y59   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y61   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y57   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y57   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y58   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.966ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.183ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.704ns (15.649%)  route 3.795ns (84.351%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=92, routed)          2.236     7.896    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X62Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.020 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           0.998     9.019    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.124     9.143 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.560     9.703    fifo_reset_cond/AS[0]
    SLICE_X58Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.493   116.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272   116.280    
                         clock uncertainty           -0.035   116.245    
    SLICE_X58Y73         FDPE (Recov_fdpe_C_PRE)     -0.359   115.886    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.886    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                106.183    

Slack (MET) :             106.183ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.704ns (15.649%)  route 3.795ns (84.351%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=92, routed)          2.236     7.896    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X62Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.020 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           0.998     9.019    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.124     9.143 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.560     9.703    fifo_reset_cond/AS[0]
    SLICE_X58Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.493   116.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272   116.280    
                         clock uncertainty           -0.035   116.245    
    SLICE_X58Y73         FDPE (Recov_fdpe_C_PRE)     -0.359   115.886    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.886    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                106.183    

Slack (MET) :             106.183ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.704ns (15.649%)  route 3.795ns (84.351%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=92, routed)          2.236     7.896    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X62Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.020 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           0.998     9.019    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.124     9.143 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.560     9.703    fifo_reset_cond/AS[0]
    SLICE_X58Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.493   116.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272   116.280    
                         clock uncertainty           -0.035   116.245    
    SLICE_X58Y73         FDPE (Recov_fdpe_C_PRE)     -0.359   115.886    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.886    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                106.183    

Slack (MET) :             106.183ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.704ns (15.649%)  route 3.795ns (84.351%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=92, routed)          2.236     7.896    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X62Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.020 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           0.998     9.019    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.124     9.143 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.560     9.703    fifo_reset_cond/AS[0]
    SLICE_X58Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.493   116.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272   116.280    
                         clock uncertainty           -0.035   116.245    
    SLICE_X58Y73         FDPE (Recov_fdpe_C_PRE)     -0.359   115.886    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.886    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                106.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.209ns (22.675%)  route 0.713ns (77.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sm/D_states_q_reg[2]/Q
                         net (fo=107, routed)         0.511     2.180    sm/D_states_q[2]
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.045     2.225 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.202     2.428    fifo_reset_cond/AS[0]
    SLICE_X58Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.846     2.036    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.557    
    SLICE_X58Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     1.462    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.209ns (22.675%)  route 0.713ns (77.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sm/D_states_q_reg[2]/Q
                         net (fo=107, routed)         0.511     2.180    sm/D_states_q[2]
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.045     2.225 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.202     2.428    fifo_reset_cond/AS[0]
    SLICE_X58Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.846     2.036    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.557    
    SLICE_X58Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     1.462    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.209ns (22.675%)  route 0.713ns (77.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sm/D_states_q_reg[2]/Q
                         net (fo=107, routed)         0.511     2.180    sm/D_states_q[2]
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.045     2.225 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.202     2.428    fifo_reset_cond/AS[0]
    SLICE_X58Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.846     2.036    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.557    
    SLICE_X58Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     1.462    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.209ns (22.675%)  route 0.713ns (77.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sm/D_states_q_reg[2]/Q
                         net (fo=107, routed)         0.511     2.180    sm/D_states_q[2]
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.045     2.225 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.202     2.428    fifo_reset_cond/AS[0]
    SLICE_X58Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.846     2.036    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.557    
    SLICE_X58Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     1.462    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.966    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.771ns  (logic 12.232ns (33.264%)  route 24.540ns (66.736%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          2.310     7.904    L_reg/M_sm_pbc[3]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.028 f  L_reg/L_7f82b8bc_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.590     8.618    L_reg/L_7f82b8bc_remainder0_carry_i_25__0_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.742 f  L_reg/L_7f82b8bc_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.051     9.793    L_reg/L_7f82b8bc_remainder0_carry_i_12__0_n_0
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.945 f  L_reg/L_7f82b8bc_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.806    10.751    L_reg/L_7f82b8bc_remainder0_carry_i_20__0_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.360    11.111 r  L_reg/L_7f82b8bc_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.651    11.762    L_reg/L_7f82b8bc_remainder0_carry_i_10__0_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I1_O)        0.326    12.088 r  L_reg/L_7f82b8bc_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.088    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.638 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.638    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.860 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.092    13.952    L_reg/L_7f82b8bc_remainder0_1[4]
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.327    14.279 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.035    15.314    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.348    15.662 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    16.114    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I3_O)        0.150    16.264 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.141    17.406    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.356    17.762 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.037    18.799    L_reg/i__carry_i_19__1_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    19.153 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.242    20.394    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y67         LUT2 (Prop_lut2_I1_O)        0.332    20.726 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.339    21.065    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.572 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.572    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.686 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.686    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.020 f  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.905    22.925    L_reg/L_7f82b8bc_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.303    23.228 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.811    24.039    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.163 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.853    25.017    L_reg/i__carry_i_14__0_0
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.152    25.169 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.452    25.621    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.326    25.947 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.023    26.970    L_reg/i__carry_i_14__0_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.124    27.094 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    27.927    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.146    28.073 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    28.775    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.328    29.103 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.103    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.653 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.653    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.767 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.767    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.881 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.881    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.103 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.936    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.299    31.235 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.594    31.830    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124    31.954 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.575    32.529    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.653 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.639    33.292    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I5_O)        0.124    33.416 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.845    35.261    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I3_O)        0.152    35.413 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.727    38.140    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    41.909 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.909    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.558ns  (logic 11.978ns (32.763%)  route 24.580ns (67.237%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          2.310     7.904    L_reg/M_sm_pbc[3]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.028 f  L_reg/L_7f82b8bc_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.590     8.618    L_reg/L_7f82b8bc_remainder0_carry_i_25__0_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.742 f  L_reg/L_7f82b8bc_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.051     9.793    L_reg/L_7f82b8bc_remainder0_carry_i_12__0_n_0
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.945 f  L_reg/L_7f82b8bc_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.806    10.751    L_reg/L_7f82b8bc_remainder0_carry_i_20__0_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.360    11.111 r  L_reg/L_7f82b8bc_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.651    11.762    L_reg/L_7f82b8bc_remainder0_carry_i_10__0_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I1_O)        0.326    12.088 r  L_reg/L_7f82b8bc_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.088    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.638 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.638    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.860 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.092    13.952    L_reg/L_7f82b8bc_remainder0_1[4]
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.327    14.279 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.035    15.314    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.348    15.662 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    16.114    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I3_O)        0.150    16.264 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.141    17.406    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.356    17.762 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.037    18.799    L_reg/i__carry_i_19__1_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    19.153 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.242    20.394    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y67         LUT2 (Prop_lut2_I1_O)        0.332    20.726 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.339    21.065    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.572 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.572    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.686 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.686    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.020 f  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.905    22.925    L_reg/L_7f82b8bc_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.303    23.228 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.811    24.039    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.163 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.853    25.017    L_reg/i__carry_i_14__0_0
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.152    25.169 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.452    25.621    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.326    25.947 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.023    26.970    L_reg/i__carry_i_14__0_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.124    27.094 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    27.927    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.146    28.073 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    28.775    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.328    29.103 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.103    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.653 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.653    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.767 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.767    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.881 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.881    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.103 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.936    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.299    31.235 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.594    31.830    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124    31.954 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.575    32.529    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.653 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.639    33.292    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I5_O)        0.124    33.416 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.853    35.269    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I2_O)        0.124    35.393 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.759    38.152    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    41.696 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.696    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.552ns  (logic 12.167ns (33.286%)  route 24.385ns (66.714%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          2.310     7.904    L_reg/M_sm_pbc[3]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.028 f  L_reg/L_7f82b8bc_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.590     8.618    L_reg/L_7f82b8bc_remainder0_carry_i_25__0_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.742 f  L_reg/L_7f82b8bc_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.051     9.793    L_reg/L_7f82b8bc_remainder0_carry_i_12__0_n_0
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.945 f  L_reg/L_7f82b8bc_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.806    10.751    L_reg/L_7f82b8bc_remainder0_carry_i_20__0_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.360    11.111 r  L_reg/L_7f82b8bc_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.651    11.762    L_reg/L_7f82b8bc_remainder0_carry_i_10__0_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I1_O)        0.326    12.088 r  L_reg/L_7f82b8bc_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.088    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.638 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.638    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.860 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.092    13.952    L_reg/L_7f82b8bc_remainder0_1[4]
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.327    14.279 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.035    15.314    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.348    15.662 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    16.114    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I3_O)        0.150    16.264 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.141    17.406    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.356    17.762 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.037    18.799    L_reg/i__carry_i_19__1_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    19.153 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.242    20.394    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y67         LUT2 (Prop_lut2_I1_O)        0.332    20.726 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.339    21.065    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.572 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.572    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.686 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.686    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.020 f  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.905    22.925    L_reg/L_7f82b8bc_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.303    23.228 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.811    24.039    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.163 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.853    25.017    L_reg/i__carry_i_14__0_0
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.152    25.169 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.452    25.621    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.326    25.947 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.023    26.970    L_reg/i__carry_i_14__0_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.124    27.094 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    27.927    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.146    28.073 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    28.775    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.328    29.103 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.103    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.653 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.653    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.767 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.767    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.881 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.881    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.103 f  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.936    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.299    31.235 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.594    31.830    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124    31.954 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.575    32.529    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.653 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.639    33.292    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I5_O)        0.124    33.416 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.853    35.269    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I3_O)        0.146    35.415 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.564    37.979    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    41.690 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.690    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.461ns  (logic 11.979ns (32.854%)  route 24.482ns (67.146%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          2.310     7.904    L_reg/M_sm_pbc[3]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.028 f  L_reg/L_7f82b8bc_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.590     8.618    L_reg/L_7f82b8bc_remainder0_carry_i_25__0_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.742 f  L_reg/L_7f82b8bc_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.051     9.793    L_reg/L_7f82b8bc_remainder0_carry_i_12__0_n_0
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.945 f  L_reg/L_7f82b8bc_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.806    10.751    L_reg/L_7f82b8bc_remainder0_carry_i_20__0_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.360    11.111 r  L_reg/L_7f82b8bc_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.651    11.762    L_reg/L_7f82b8bc_remainder0_carry_i_10__0_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I1_O)        0.326    12.088 r  L_reg/L_7f82b8bc_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.088    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.638 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.638    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.860 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.092    13.952    L_reg/L_7f82b8bc_remainder0_1[4]
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.327    14.279 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.035    15.314    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.348    15.662 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    16.114    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I3_O)        0.150    16.264 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.141    17.406    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.356    17.762 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.037    18.799    L_reg/i__carry_i_19__1_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    19.153 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.242    20.394    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y67         LUT2 (Prop_lut2_I1_O)        0.332    20.726 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.339    21.065    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.572 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.572    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.686 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.686    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.020 f  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.905    22.925    L_reg/L_7f82b8bc_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.303    23.228 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.811    24.039    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.163 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.853    25.017    L_reg/i__carry_i_14__0_0
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.152    25.169 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.452    25.621    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.326    25.947 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.023    26.970    L_reg/i__carry_i_14__0_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.124    27.094 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    27.927    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.146    28.073 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    28.775    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.328    29.103 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.103    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.653 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.653    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.767 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.767    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.881 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.881    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.103 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.936    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.299    31.235 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.594    31.830    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124    31.954 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.985    32.939    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y66         LUT3 (Prop_lut3_I1_O)        0.124    33.063 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.741    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I4_O)        0.124    33.865 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.327    35.192    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.124    35.316 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.738    38.054    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    41.599 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.599    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.229ns  (logic 11.476ns (31.676%)  route 24.753ns (68.324%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=4 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.007     7.561    L_reg/M_sm_pac[9]
    SLICE_X40Y55         LUT5 (Prop_lut5_I2_O)        0.325     7.886 f  L_reg/L_7f82b8bc_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.868     8.754    L_reg/L_7f82b8bc_remainder0_carry_i_24_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.332     9.086 f  L_reg/L_7f82b8bc_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.677     9.763    L_reg/L_7f82b8bc_remainder0_carry_i_12_n_0
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.148     9.911 f  L_reg/L_7f82b8bc_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.845    10.756    L_reg/L_7f82b8bc_remainder0_carry_i_20_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I4_O)        0.328    11.084 r  L_reg/L_7f82b8bc_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.956    12.040    L_reg/L_7f82b8bc_remainder0_carry_i_10_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.164 r  L_reg/L_7f82b8bc_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.164    aseg_driver/decimal_renderer/i__carry_i_6__2_0[0]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.696 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.696    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.918 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.212    14.130    L_reg/L_7f82b8bc_remainder0[4]
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.292    14.422 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.151    15.572    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.348    15.920 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.805    16.726    L_reg/i__carry__1_i_15_n_0
    SLICE_X46Y53         LUT5 (Prop_lut5_I3_O)        0.146    16.872 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.900    17.772    L_reg/i__carry__1_i_9_n_0
    SLICE_X44Y52         LUT5 (Prop_lut5_I4_O)        0.328    18.100 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.492    18.592    L_reg/i__carry_i_19_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I1_O)        0.124    18.716 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.972    19.689    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.124    19.813 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.988    20.801    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.925 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.925    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.305 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.305    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.628 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.849    22.476    L_reg/L_7f82b8bc_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y54         LUT5 (Prop_lut5_I4_O)        0.306    22.782 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.307    23.090    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y53         LUT5 (Prop_lut5_I0_O)        0.124    23.214 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.869    24.082    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.124    24.206 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.870    25.077    L_reg/i__carry_i_13_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.152    25.229 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.659    25.888    L_reg/i__carry_i_23_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.326    26.214 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.815    27.029    L_reg/i__carry_i_13_n_0
    SLICE_X36Y51         LUT3 (Prop_lut3_I1_O)        0.152    27.181 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.883    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.326    28.209 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.209    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.759 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.759    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.873 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.873    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.186 f  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.803    29.990    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y52         LUT6 (Prop_lut6_I0_O)        0.306    30.296 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.890    31.186    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I1_O)        0.124    31.310 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.658    31.968    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I1_O)        0.124    32.092 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.805    32.897    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124    33.021 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.005    34.027    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.124    34.151 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.646    37.796    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.364 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.364    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.024ns  (logic 12.128ns (33.667%)  route 23.896ns (66.332%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          2.310     7.904    L_reg/M_sm_pbc[3]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.028 f  L_reg/L_7f82b8bc_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.590     8.618    L_reg/L_7f82b8bc_remainder0_carry_i_25__0_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.742 f  L_reg/L_7f82b8bc_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.051     9.793    L_reg/L_7f82b8bc_remainder0_carry_i_12__0_n_0
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.945 f  L_reg/L_7f82b8bc_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.806    10.751    L_reg/L_7f82b8bc_remainder0_carry_i_20__0_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.360    11.111 r  L_reg/L_7f82b8bc_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.651    11.762    L_reg/L_7f82b8bc_remainder0_carry_i_10__0_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I1_O)        0.326    12.088 r  L_reg/L_7f82b8bc_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.088    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.638 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.638    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.860 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.092    13.952    L_reg/L_7f82b8bc_remainder0_1[4]
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.327    14.279 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.035    15.314    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.348    15.662 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    16.114    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I3_O)        0.150    16.264 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.141    17.406    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.356    17.762 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.037    18.799    L_reg/i__carry_i_19__1_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    19.153 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.242    20.394    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y67         LUT2 (Prop_lut2_I1_O)        0.332    20.726 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.339    21.065    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.572 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.572    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.686 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.686    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.020 f  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.905    22.925    L_reg/L_7f82b8bc_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.303    23.228 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.811    24.039    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.163 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.853    25.017    L_reg/i__carry_i_14__0_0
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.152    25.169 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.452    25.621    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.326    25.947 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.023    26.970    L_reg/i__carry_i_14__0_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.124    27.094 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    27.927    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.146    28.073 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    28.775    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.328    29.103 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.103    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.653 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.653    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.767 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.767    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.881 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.881    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.103 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.936    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.299    31.235 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.594    31.830    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124    31.954 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.985    32.939    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y66         LUT3 (Prop_lut3_I1_O)        0.124    33.063 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.741    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I4_O)        0.124    33.865 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.327    35.192    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I1_O)        0.117    35.309 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.151    37.461    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    41.162 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.162    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.937ns  (logic 11.948ns (33.247%)  route 23.989ns (66.753%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          2.310     7.904    L_reg/M_sm_pbc[3]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.028 f  L_reg/L_7f82b8bc_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.590     8.618    L_reg/L_7f82b8bc_remainder0_carry_i_25__0_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.742 f  L_reg/L_7f82b8bc_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.051     9.793    L_reg/L_7f82b8bc_remainder0_carry_i_12__0_n_0
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.945 f  L_reg/L_7f82b8bc_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.806    10.751    L_reg/L_7f82b8bc_remainder0_carry_i_20__0_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.360    11.111 r  L_reg/L_7f82b8bc_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.651    11.762    L_reg/L_7f82b8bc_remainder0_carry_i_10__0_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I1_O)        0.326    12.088 r  L_reg/L_7f82b8bc_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.088    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.638 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.638    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.860 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.092    13.952    L_reg/L_7f82b8bc_remainder0_1[4]
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.327    14.279 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.035    15.314    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.348    15.662 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    16.114    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I3_O)        0.150    16.264 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.141    17.406    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.356    17.762 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.037    18.799    L_reg/i__carry_i_19__1_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    19.153 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.242    20.394    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y67         LUT2 (Prop_lut2_I1_O)        0.332    20.726 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.339    21.065    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.572 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.572    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.686 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.686    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.020 f  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.905    22.925    L_reg/L_7f82b8bc_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.303    23.228 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.811    24.039    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.163 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.853    25.017    L_reg/i__carry_i_14__0_0
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.152    25.169 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.452    25.621    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.326    25.947 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.023    26.970    L_reg/i__carry_i_14__0_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.124    27.094 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    27.927    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.146    28.073 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    28.775    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.328    29.103 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.103    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.653 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.653    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.767 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.767    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.881 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.881    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.103 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.936    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.299    31.235 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.594    31.830    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124    31.954 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.575    32.529    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    32.653 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.639    33.292    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I5_O)        0.124    33.416 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.845    35.261    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I3_O)        0.124    35.385 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.176    37.561    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    41.075 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.075    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.857ns  (logic 11.944ns (33.310%)  route 23.913ns (66.690%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          2.310     7.904    L_reg/M_sm_pbc[3]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.028 f  L_reg/L_7f82b8bc_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.590     8.618    L_reg/L_7f82b8bc_remainder0_carry_i_25__0_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.742 f  L_reg/L_7f82b8bc_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.051     9.793    L_reg/L_7f82b8bc_remainder0_carry_i_12__0_n_0
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.152     9.945 f  L_reg/L_7f82b8bc_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.806    10.751    L_reg/L_7f82b8bc_remainder0_carry_i_20__0_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.360    11.111 r  L_reg/L_7f82b8bc_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.651    11.762    L_reg/L_7f82b8bc_remainder0_carry_i_10__0_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I1_O)        0.326    12.088 r  L_reg/L_7f82b8bc_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.088    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.638 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.638    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.860 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.092    13.952    L_reg/L_7f82b8bc_remainder0_1[4]
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.327    14.279 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           1.035    15.314    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I4_O)        0.348    15.662 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    16.114    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I3_O)        0.150    16.264 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.141    17.406    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.356    17.762 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.037    18.799    L_reg/i__carry_i_19__1_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.354    19.153 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.242    20.394    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y67         LUT2 (Prop_lut2_I1_O)        0.332    20.726 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.339    21.065    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X44Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.572 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.572    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.686 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.686    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.020 f  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.905    22.925    L_reg/L_7f82b8bc_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.303    23.228 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.811    24.039    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.163 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.853    25.017    L_reg/i__carry_i_14__0_0
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.152    25.169 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.452    25.621    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.326    25.947 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.023    26.970    L_reg/i__carry_i_14__0_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.124    27.094 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    27.927    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.146    28.073 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    28.775    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.328    29.103 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.103    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.653 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.653    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.767 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.767    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.881 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.881    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.103 r  bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.936    bseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.299    31.235 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.594    31.830    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.124    31.954 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.681    32.635    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124    32.759 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.452    33.211    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    33.335 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.706    35.041    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y57         LUT3 (Prop_lut3_I0_O)        0.124    35.165 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.321    37.485    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.995 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.995    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.857ns  (logic 11.481ns (32.020%)  route 24.375ns (67.980%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.007     7.561    L_reg/M_sm_pac[9]
    SLICE_X40Y55         LUT5 (Prop_lut5_I2_O)        0.325     7.886 f  L_reg/L_7f82b8bc_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.868     8.754    L_reg/L_7f82b8bc_remainder0_carry_i_24_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.332     9.086 f  L_reg/L_7f82b8bc_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.677     9.763    L_reg/L_7f82b8bc_remainder0_carry_i_12_n_0
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.148     9.911 f  L_reg/L_7f82b8bc_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.845    10.756    L_reg/L_7f82b8bc_remainder0_carry_i_20_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I4_O)        0.328    11.084 r  L_reg/L_7f82b8bc_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.956    12.040    L_reg/L_7f82b8bc_remainder0_carry_i_10_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.164 r  L_reg/L_7f82b8bc_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.164    aseg_driver/decimal_renderer/i__carry_i_6__2_0[0]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.696 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.696    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.918 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.212    14.130    L_reg/L_7f82b8bc_remainder0[4]
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.292    14.422 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.151    15.572    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.348    15.920 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.805    16.726    L_reg/i__carry__1_i_15_n_0
    SLICE_X46Y53         LUT5 (Prop_lut5_I3_O)        0.146    16.872 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.900    17.772    L_reg/i__carry__1_i_9_n_0
    SLICE_X44Y52         LUT5 (Prop_lut5_I4_O)        0.328    18.100 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.492    18.592    L_reg/i__carry_i_19_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I1_O)        0.124    18.716 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.972    19.689    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.124    19.813 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.988    20.801    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.925 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.925    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.305 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.305    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.628 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.849    22.476    L_reg/L_7f82b8bc_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y54         LUT5 (Prop_lut5_I4_O)        0.306    22.782 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.307    23.090    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y53         LUT5 (Prop_lut5_I0_O)        0.124    23.214 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.869    24.082    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.124    24.206 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.870    25.077    L_reg/i__carry_i_13_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.152    25.229 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.659    25.888    L_reg/i__carry_i_23_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.326    26.214 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.815    27.029    L_reg/i__carry_i_13_n_0
    SLICE_X36Y51         LUT3 (Prop_lut3_I1_O)        0.152    27.181 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.883    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.326    28.209 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.209    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.759 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.759    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.873 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.873    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.186 f  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.803    29.990    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y52         LUT6 (Prop_lut6_I0_O)        0.306    30.296 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.890    31.186    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I1_O)        0.124    31.310 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.773    32.083    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124    32.207 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.661    32.868    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    32.992 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.773    33.765    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.124    33.889 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.529    37.418    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.992 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.992    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.744ns  (logic 11.736ns (32.833%)  route 24.008ns (67.167%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=4 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.007     7.561    L_reg/M_sm_pac[9]
    SLICE_X40Y55         LUT5 (Prop_lut5_I2_O)        0.325     7.886 f  L_reg/L_7f82b8bc_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.868     8.754    L_reg/L_7f82b8bc_remainder0_carry_i_24_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.332     9.086 f  L_reg/L_7f82b8bc_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.677     9.763    L_reg/L_7f82b8bc_remainder0_carry_i_12_n_0
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.148     9.911 f  L_reg/L_7f82b8bc_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.845    10.756    L_reg/L_7f82b8bc_remainder0_carry_i_20_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I4_O)        0.328    11.084 r  L_reg/L_7f82b8bc_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.956    12.040    L_reg/L_7f82b8bc_remainder0_carry_i_10_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.164 r  L_reg/L_7f82b8bc_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.164    aseg_driver/decimal_renderer/i__carry_i_6__2_0[0]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.696 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.696    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.918 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.212    14.130    L_reg/L_7f82b8bc_remainder0[4]
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.292    14.422 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.151    15.572    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.348    15.920 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.805    16.726    L_reg/i__carry__1_i_15_n_0
    SLICE_X46Y53         LUT5 (Prop_lut5_I3_O)        0.146    16.872 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.900    17.772    L_reg/i__carry__1_i_9_n_0
    SLICE_X44Y52         LUT5 (Prop_lut5_I4_O)        0.328    18.100 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.492    18.592    L_reg/i__carry_i_19_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I1_O)        0.124    18.716 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.972    19.689    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.124    19.813 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.988    20.801    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    20.925 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.925    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.305 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.305    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.628 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.849    22.476    L_reg/L_7f82b8bc_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y54         LUT5 (Prop_lut5_I4_O)        0.306    22.782 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.307    23.090    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y53         LUT5 (Prop_lut5_I0_O)        0.124    23.214 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.869    24.082    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__0/i__carry__0_0
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.124    24.206 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.870    25.077    L_reg/i__carry_i_13_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.152    25.229 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.659    25.888    L_reg/i__carry_i_23_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I0_O)        0.326    26.214 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.815    27.029    L_reg/i__carry_i_13_n_0
    SLICE_X36Y51         LUT3 (Prop_lut3_I1_O)        0.152    27.181 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.883    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.326    28.209 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.209    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.759 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.759    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.873 r  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.873    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.186 f  aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.803    29.990    aseg_driver/decimal_renderer/L_7f82b8bc_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y52         LUT6 (Prop_lut6_I0_O)        0.306    30.296 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.890    31.186    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I1_O)        0.124    31.310 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.658    31.968    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I1_O)        0.124    32.092 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.805    32.897    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.124    33.021 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.005    34.027    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y48         LUT4 (Prop_lut4_I2_O)        0.152    34.179 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.901    37.079    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.800    40.879 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.879    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_935360326[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.408ns (74.089%)  route 0.493ns (25.911%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.592     1.536    forLoop_idx_0_935360326[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_935360326[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_935360326[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.120     1.797    forLoop_idx_0_935360326[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X60Y56         LUT4 (Prop_lut4_I1_O)        0.045     1.842 r  forLoop_idx_0_935360326[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=13, routed)          0.372     2.214    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.437 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.437    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.406ns (71.562%)  route 0.559ns (28.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X54Y60         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.559     2.228    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.470 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.470    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_935360326[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.480ns (74.047%)  route 0.519ns (25.953%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.588     1.532    forLoop_idx_0_935360326[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_935360326[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  forLoop_idx_0_935360326[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.124     1.820    forLoop_idx_0_935360326[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  forLoop_idx_0_935360326[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.917    forLoop_idx_0_935360326[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X65Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.962 r  forLoop_idx_0_935360326[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=12, routed)          0.343     2.304    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.530 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.530    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.373ns (67.497%)  route 0.661ns (32.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.661     2.309    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.541 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.541    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_935360326[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.454ns (71.532%)  route 0.579ns (28.468%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.591     1.535    forLoop_idx_0_935360326[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_935360326[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_935360326[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.131     1.807    forLoop_idx_0_935360326[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  forLoop_idx_0_935360326[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.912    forLoop_idx_0_935360326[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.957 r  forLoop_idx_0_935360326[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.388     2.345    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.568 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.568    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_661188859[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.483ns (72.907%)  route 0.551ns (27.093%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.592     1.536    forLoop_idx_0_661188859[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_661188859[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_661188859[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.772    forLoop_idx_0_661188859[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  forLoop_idx_0_661188859[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.869    forLoop_idx_0_661188859[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.914 r  forLoop_idx_0_661188859[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          0.427     2.341    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.571 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.571    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_661188859[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.489ns (72.854%)  route 0.555ns (27.146%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.590     1.534    forLoop_idx_0_661188859[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  forLoop_idx_0_661188859[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  forLoop_idx_0_661188859[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.770    forLoop_idx_0_661188859[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  forLoop_idx_0_661188859[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.867    forLoop_idx_0_661188859[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.912 r  forLoop_idx_0_661188859[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=21, routed)          0.431     2.342    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.577 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.577    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.373ns (65.659%)  route 0.718ns (34.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.718     2.386    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.594 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.594    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_935360326[1].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.481ns (70.789%)  route 0.611ns (29.211%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.584     1.528    forLoop_idx_0_935360326[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  forLoop_idx_0_935360326[1].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  forLoop_idx_0_935360326[1].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.134     1.826    forLoop_idx_0_935360326[1].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X65Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.871 r  forLoop_idx_0_935360326[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.923    forLoop_idx_0_935360326[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X65Y69         LUT4 (Prop_lut4_I3_O)        0.045     1.968 r  forLoop_idx_0_935360326[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.425     2.393    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.619 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.619    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.373ns (63.307%)  route 0.796ns (36.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.554     1.498    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y73         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.639 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.796     2.435    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.667 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.667    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_935360326[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.304ns  (logic 1.502ns (28.320%)  route 3.802ns (71.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.802     5.304    forLoop_idx_0_935360326[0].cond_butt_dirs/sync/D[0]
    SLICE_X65Y67         FDRE                                         r  forLoop_idx_0_935360326[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.501     4.905    forLoop_idx_0_935360326[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  forLoop_idx_0_935360326[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_935360326[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.268ns  (logic 1.500ns (28.470%)  route 3.769ns (71.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.769     5.268    forLoop_idx_0_935360326[1].cond_butt_dirs/sync/D[0]
    SLICE_X65Y71         FDRE                                         r  forLoop_idx_0_935360326[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.497     4.901    forLoop_idx_0_935360326[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  forLoop_idx_0_935360326[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_935360326[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.860ns  (logic 1.488ns (30.608%)  route 3.372ns (69.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.372     4.860    forLoop_idx_0_935360326[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_935360326[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.508     4.912    forLoop_idx_0_935360326[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_935360326[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_935360326[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.838ns  (logic 1.490ns (30.793%)  route 3.348ns (69.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.348     4.838    forLoop_idx_0_935360326[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_935360326[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.508     4.912    forLoop_idx_0_935360326[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_935360326[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.449ns  (logic 1.496ns (43.363%)  route 1.953ns (56.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.953     3.449    reset_cond/AS[0]
    SLICE_X56Y73         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.428     4.832    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y73         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.449ns  (logic 1.496ns (43.363%)  route 1.953ns (56.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.953     3.449    reset_cond/AS[0]
    SLICE_X57Y73         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.428     4.832    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y73         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.449ns  (logic 1.496ns (43.363%)  route 1.953ns (56.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.953     3.449    reset_cond/AS[0]
    SLICE_X57Y73         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.428     4.832    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y73         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.449ns  (logic 1.496ns (43.363%)  route 1.953ns (56.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.953     3.449    reset_cond/AS[0]
    SLICE_X57Y73         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.428     4.832    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y73         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.449ns  (logic 1.496ns (43.363%)  route 1.953ns (56.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.953     3.449    reset_cond/AS[0]
    SLICE_X57Y73         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.428     4.832    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y73         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.439ns  (logic 1.493ns (43.421%)  route 1.946ns (56.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.946     3.439    cond_butt_next_play/sync/D[0]
    SLICE_X60Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503     4.907    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_661188859[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.236ns (38.887%)  route 0.371ns (61.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.371     0.607    forLoop_idx_0_661188859[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y63         FDRE                                         r  forLoop_idx_0_661188859[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.858     2.048    forLoop_idx_0_661188859[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  forLoop_idx_0_661188859[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_661188859[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.230ns (34.479%)  route 0.437ns (65.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.437     0.667    forLoop_idx_0_661188859[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_661188859[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.862     2.052    forLoop_idx_0_661188859[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_661188859[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.261ns (24.795%)  route 0.792ns (75.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.792     1.053    cond_butt_next_play/sync/D[0]
    SLICE_X60Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.856     2.046    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.263ns (23.873%)  route 0.839ns (76.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.839     1.103    reset_cond/AS[0]
    SLICE_X56Y73         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.819     2.009    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y73         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.263ns (23.873%)  route 0.839ns (76.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.839     1.103    reset_cond/AS[0]
    SLICE_X57Y73         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.819     2.009    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y73         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.263ns (23.873%)  route 0.839ns (76.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.839     1.103    reset_cond/AS[0]
    SLICE_X57Y73         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.819     2.009    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y73         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.263ns (23.873%)  route 0.839ns (76.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.839     1.103    reset_cond/AS[0]
    SLICE_X57Y73         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.819     2.009    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y73         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.263ns (23.873%)  route 0.839ns (76.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.839     1.103    reset_cond/AS[0]
    SLICE_X57Y73         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.819     2.009    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y73         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_935360326[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.769ns  (logic 0.257ns (14.549%)  route 1.512ns (85.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.512     1.769    forLoop_idx_0_935360326[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_935360326[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.861     2.051    forLoop_idx_0_935360326[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_935360326[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_935360326[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.789ns  (logic 0.255ns (14.273%)  route 1.533ns (85.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.533     1.789    forLoop_idx_0_935360326[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_935360326[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.861     2.051    forLoop_idx_0_935360326[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_935360326[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





