<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4281735277</Best-caseLatency>
            <Average-caseLatency>4281735277</Average-caseLatency>
            <Worst-caseLatency>4281735277</Worst-caseLatency>
            <Best-caseRealTimeLatency>42.817 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>42.817 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>42.817 sec</Worst-caseRealTimeLatency>
            <Interval-min>4281735278</Interval-min>
            <Interval-max>4281735278</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <Loop1>
                <Slack>7.30</Slack>
                <TripCount>4161600</TripCount>
                <Latency>8323200</Latency>
                <AbsoluteTimeLatency>83232000</AbsoluteTimeLatency>
                <IterationLatency>2</IterationLatency>
                <InstanceList/>
            </Loop1>
            <Loop2>
                <Slack>7.30</Slack>
                <TripCount>2080800</TripCount>
                <Latency>4161600</Latency>
                <AbsoluteTimeLatency>41616000</AbsoluteTimeLatency>
                <IterationLatency>2</IterationLatency>
                <InstanceList/>
            </Loop2>
            <Loop3>
                <Slack>7.30</Slack>
                <TripCount>65025</TripCount>
                <Latency>130050</Latency>
                <AbsoluteTimeLatency>1300500</AbsoluteTimeLatency>
                <IterationLatency>2</IterationLatency>
                <InstanceList/>
            </Loop3>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>83</BRAM_18K>
            <DSP>28</DSP>
            <FF>9849</FF>
            <LUT>12770</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv1_fu_307</InstName>
                    <ModuleName>conv1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>307</ID>
                    <BindInstances>add_ln30_fu_570_p2 add_ln31_fu_594_p2 empty_110_fu_610_p2 add_ln93_1_fu_633_p2 add_ln93_fu_649_p2 tmp1_fu_655_p2 empty_111_fu_665_p2 sub_ln101_fu_734_p2 add_ln101_2_fu_748_p2 add_ln94_fu_769_p2 add_ln97_1_fu_787_p2 add_ln97_fu_797_p2 add_ln44_1_fu_893_p2 empty_112_fu_915_p2 add_ln44_fu_927_p2 add_ln47_fu_937_p2 empty_113_fu_966_p2 empty_115_fu_987_p2 add_ln47_1_fu_999_p2 empty_116_fu_1009_p2 add_ln48_fu_1025_p2 add_ln51_fu_1041_p2 empty_118_fu_1047_p2 mul_5ns_6ns_10_1_1_U4 add_ln52_fu_1073_p2 add_ln56_fu_1079_p2 add_ln61_fu_1089_p2 add_ln114_1_fu_1115_p2 add_ln118_5_fu_1137_p2 add_ln114_fu_1109_p2 add_ln118_2_fu_1151_p2 add_ln118_6_fu_1160_p2 add_ln118_7_fu_1181_p2 add_ln115_fu_1197_p2 empty_121_fu_1203_p2 sub_ln118_fu_1232_p2 add_ln118_8_fu_1242_p2 add_ln116_fu_1258_p2 add_ln118_fu_1264_p2 add_ln118_1_fu_1273_p2 add_ln118_4_fu_1290_p2 add_ln118_3_fu_1299_p2 empty_123_fu_1379_p2 input_fm_buffer_0_U output_fm_buffer_1_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_fu_321</InstName>
                    <ModuleName>conv2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>321</ID>
                    <BindInstances>add_ln30_fu_820_p2 add_ln31_fu_840_p2 add_ln38_fu_868_p2 empty_81_fu_880_p2 next_mul_fu_886_p2 next_urem_fu_930_p2 add_ln99_1_fu_960_p2 add_ln99_fu_966_p2 mul_6ns_19ns_24_1_1_U23 add_ln108_fu_1012_p2 add_ln100_fu_1028_p2 empty_85_fu_1034_p2 empty_86_fu_1063_p2 tmp2_fu_1087_p2 add_ln108_4_fu_1131_p2 add_ln101_fu_1142_p2 empty_89_fu_1179_p2 add_ln53_fu_1191_p2 add_ln70_fu_1284_p2 empty_101_fu_1290_p2 empty_103_fu_1311_p2 add_ln55_fu_1323_p2 add_ln70_1_fu_1337_p2 empty_104_fu_1354_p2 add_ln56_fu_1370_p2 fmul_32ns_32ns_32_3_max_dsp_1_U19 fmul_32ns_32ns_32_3_max_dsp_1_U20 fmul_32ns_32ns_32_3_max_dsp_1_U21 add_ln121_1_fu_1376_p2 add_ln125_8_fu_1398_p2 add_ln121_fu_1414_p2 empty_105_fu_1420_p2 add_ln125_6_fu_1439_p2 add_ln125_9_fu_1452_p2 add_ln125_10_fu_1473_p2 add_ln122_fu_1489_p2 empty_107_fu_1495_p2 sub_ln125_fu_1524_p2 add_ln125_11_fu_1534_p2 add_ln123_fu_1550_p2 add_ln125_fu_1556_p2 add_ln125_4_fu_1565_p2 add_ln125_7_fu_1582_p2 add_ln125_5_fu_1591_p2 empty_109_fu_1676_p2 conv2_float_255_255_float_64_1_1_float_float_255_255_i_7_U conv2_float_255_255_float_64_1_1_float_float_255_255_i_6_U conv2_float_255_255_float_64_1_1_float_float_255_255_i_5_U conv2_float_255_255_float_64_1_1_float_float_255_255_i_4_U conv2_float_255_255_float_64_1_1_float_float_255_255_i_3_U conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U conv2_float_255_255_float_64_1_1_float_float_255_255_i_U output_fm_buffer_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_fu_349</InstName>
                    <ModuleName>conv3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>349</ID>
                    <BindInstances>add_ln31_fu_907_p2 add_ln32_fu_931_p2 add_ln39_1_fu_953_p2 add_ln39_fu_965_p2 empty_60_fu_977_p2 next_mul_fu_983_p2 next_urem_fu_1027_p2 add_ln99_fu_1057_p2 empty_63_fu_1067_p2 mul_5ns_19ns_23_1_1_U38 add_ln108_fu_1086_p2 add_ln100_1_fu_1119_p2 add_ln100_fu_1135_p2 tmp1_fu_1141_p2 empty_64_fu_1151_p2 sub_ln108_fu_1220_p2 add_ln108_3_fu_1230_p2 add_ln101_fu_1258_p2 add_ln104_1_fu_1276_p2 add_ln104_fu_1286_p2 add_ln108_1_fu_1348_p2 add_ln108_2_fu_1357_p2 mul_5ns_8ns_12_1_1_U39 tmp11_fu_1114_p2 empty_66_fu_1398_p2 add_ln54_fu_1410_p2 empty_67_fu_1420_p2 add_ln55_fu_1436_p2 add_ln58_fu_1452_p2 empty_68_fu_1478_p2 tmp10_fu_1504_p2 empty_69_fu_1509_p2 tmp12_fu_1514_p2 empty_70_fu_1524_p2 tmp14_fu_1529_p2 empty_71_fu_1539_p2 tmp16_fu_1544_p2 empty_72_fu_1554_p2 tmp18_fu_1559_p2 empty_73_fu_1569_p2 tmp20_fu_1574_p2 empty_74_fu_1584_p2 tmp22_fu_1589_p2 empty_75_fu_1599_p2 empty_76_fu_1604_p2 empty_77_fu_1609_p2 mul_5ns_6ns_9_1_1_U40 add_ln59_fu_1751_p2 add_ln63_fu_1757_p2 add_ln68_8_fu_1767_p2 add_ln68_fu_1772_p2 add_ln68_1_fu_1787_p2 add_ln68_2_fu_1802_p2 add_ln68_3_fu_1817_p2 add_ln68_4_fu_1832_p2 add_ln68_5_fu_1847_p2 add_ln68_6_fu_1862_p2 add_ln68_7_fu_1877_p2 add_ln125_4_fu_1940_p2 add_ln122_fu_1956_p2 empty_78_fu_1962_p2 sub_ln125_fu_1991_p2 add_ln125_5_fu_2005_p2 add_ln123_fu_2021_p2 add_ln125_fu_2027_p2 add_ln125_1_fu_2036_p2 empty_80_fu_2098_p2 conv3_float_255_255_float_32_5_5_float_float_255_255_i_7_U conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_U conv3_float_255_255_float_32_5_5_float_float_255_255_i_U conv3_float_255_255_float_32_5_5_float_float_255_255_i_6_U conv3_float_255_255_float_32_5_5_float_float_255_255_i_5_U conv3_float_255_255_float_32_5_5_float_float_255_255_i_4_U conv3_float_255_255_float_32_5_5_float_float_255_255_i_3_U conv3_float_255_255_float_32_5_5_float_float_255_255_i_2_U output_fm_buffer_0_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>empty_49_fu_411_p2 empty_53_fu_456_p2 empty_57_fu_501_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv1</Name>
            <Loops>
                <TILE_J>
                    <TILE_I>
                        <TILE_I.1/>
                        <IN_BUFFER_BY>
                            <IN_BUFFER_BX/>
                        </IN_BUFFER_BY>
                        <NOUT>
                            <TY>
                                <TX>
                                    <KY>
                                        <KX/>
                                    </KY>
                                </TX>
                            </TY>
                        </NOUT>
                        <OUT_BUFFER_NOUT>
                            <OUT_BUFFER_TY>
                                <OUT_BUFFER_TX/>
                            </OUT_BUFFER_TY>
                        </OUT_BUFFER_NOUT>
                        <TILE_I.5/>
                    </TILE_I>
                </TILE_J>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3215508556</Best-caseLatency>
                    <Average-caseLatency>3215508556</Average-caseLatency>
                    <Worst-caseLatency>3215508556</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.155 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.155 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.155 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3215508556</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_J>
                        <Name>TILE_J</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15</TripCount>
                        <Latency>3215508555</Latency>
                        <AbsoluteTimeLatency>32.155 sec</AbsoluteTimeLatency>
                        <IterationLatency>214367237</IterationLatency>
                        <PipelineDepth>214367237</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <TILE_I>
                            <Name>TILE_I</Name>
                            <Slack>7.30</Slack>
                            <TripCount>15</TripCount>
                            <Latency>214367235</Latency>
                            <AbsoluteTimeLatency>2.144 sec</AbsoluteTimeLatency>
                            <IterationLatency>14291149</IterationLatency>
                            <PipelineDepth>14291149</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <TILE_I.1>
                                <Name>TILE_I.1</Name>
                                <Slack>7.30</Slack>
                                <TripCount>625</TripCount>
                                <Latency>625</Latency>
                                <AbsoluteTimeLatency>6.250 us</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </TILE_I.1>
                            <IN_BUFFER_BY>
                                <Name>IN_BUFFER_BY</Name>
                                <Slack>7.30</Slack>
                                <TripCount>25</TripCount>
                                <Latency>6925</Latency>
                                <AbsoluteTimeLatency>69.250 us</AbsoluteTimeLatency>
                                <IterationLatency>277</IterationLatency>
                                <PipelineDepth>277</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <IN_BUFFER_BX>
                                    <Name>IN_BUFFER_BX</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>25</TripCount>
                                    <Latency>275</Latency>
                                    <AbsoluteTimeLatency>2.750 us</AbsoluteTimeLatency>
                                    <IterationLatency>11</IterationLatency>
                                    <PipelineDepth>11</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </IN_BUFFER_BX>
                            </IN_BUFFER_BY>
                            <NOUT>
                                <Name>NOUT</Name>
                                <Slack>7.30</Slack>
                                <TripCount>64</TripCount>
                                <Latency>14003776</Latency>
                                <AbsoluteTimeLatency>0.140 sec</AbsoluteTimeLatency>
                                <IterationLatency>218809</IterationLatency>
                                <PipelineDepth>218809</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <TY>
                                    <Name>TY</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>218807</Latency>
                                    <AbsoluteTimeLatency>2.188 ms</AbsoluteTimeLatency>
                                    <IterationLatency>12871</IterationLatency>
                                    <PipelineDepth>12871</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <TX>
                                        <Name>TX</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>17</TripCount>
                                        <Latency>12869</Latency>
                                        <AbsoluteTimeLatency>0.129 ms</AbsoluteTimeLatency>
                                        <IterationLatency>757</IterationLatency>
                                        <PipelineDepth>757</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <KY>
                                            <Name>KY</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>9</TripCount>
                                            <Latency>747</Latency>
                                            <AbsoluteTimeLatency>7.470 us</AbsoluteTimeLatency>
                                            <IterationLatency>83</IterationLatency>
                                            <PipelineDepth>83</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                            <KX>
                                                <Name>KX</Name>
                                                <Slack>7.30</Slack>
                                                <TripCount>9</TripCount>
                                                <Latency>81</Latency>
                                                <AbsoluteTimeLatency>0.810 us</AbsoluteTimeLatency>
                                                <IterationLatency>9</IterationLatency>
                                                <PipelineDepth>9</PipelineDepth>
                                                <PipelineType>no</PipelineType>
                                                <InstanceList/>
                                            </KX>
                                        </KY>
                                    </TX>
                                </TY>
                            </NOUT>
                            <OUT_BUFFER_NOUT>
                                <Name>OUT_BUFFER_NOUT</Name>
                                <Slack>7.30</Slack>
                                <TripCount>64</TripCount>
                                <Latency>261313</Latency>
                                <AbsoluteTimeLatency>2.613 ms</AbsoluteTimeLatency>
                                <IterationLatency>4083</IterationLatency>
                                <PipelineDepth>4083</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <OUT_BUFFER_TY>
                                    <Name>OUT_BUFFER_TY</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>4080</Latency>
                                    <AbsoluteTimeLatency>40.800 us</AbsoluteTimeLatency>
                                    <IterationLatency>240</IterationLatency>
                                    <PipelineDepth>240</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <OUT_BUFFER_TX>
                                        <Name>OUT_BUFFER_TX</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>17</TripCount>
                                        <Latency>238</Latency>
                                        <AbsoluteTimeLatency>2.380 us</AbsoluteTimeLatency>
                                        <IterationLatency>14</IterationLatency>
                                        <PipelineDepth>14</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </OUT_BUFFER_TX>
                                </OUT_BUFFER_TY>
                            </OUT_BUFFER_NOUT>
                            <TILE_I.5>
                                <Name>TILE_I.5</Name>
                                <Slack>7.30</Slack>
                                <TripCount>18496</TripCount>
                                <Latency>18496</Latency>
                                <AbsoluteTimeLatency>0.185 ms</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </TILE_I.5>
                        </TILE_I>
                    </TILE_J>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>1139</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1995</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_J" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_570_p2" SOURCE="src/conv1.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_594_p2" SOURCE="src/conv1.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_I.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_610_p2" SOURCE="" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_633_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="add_ln93_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_649_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BY" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_655_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BY" OPTYPE="add" PRAGMA="" RTLNAME="empty_111_fu_665_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BY" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln101_fu_734_p2" SOURCE="src/conv1.cpp:101" URAM="0" VARIABLE="sub_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_2_fu_748_p2" SOURCE="src/conv1.cpp:101" URAM="0" VARIABLE="add_ln101_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_769_p2" SOURCE="src/conv1.cpp:94" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_1_fu_787_p2" SOURCE="src/conv1.cpp:97" URAM="0" VARIABLE="add_ln97_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_BUFFER_BX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_797_p2" SOURCE="src/conv1.cpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_893_p2" SOURCE="src/conv1.cpp:44" URAM="0" VARIABLE="add_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="empty_112_fu_915_p2" SOURCE="src/conv1.cpp:44" URAM="0" VARIABLE="empty_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_927_p2" SOURCE="src/conv1.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_937_p2" SOURCE="src/conv1.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_113_fu_966_p2" SOURCE="src/conv1.cpp:44" URAM="0" VARIABLE="empty_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_987_p2" SOURCE="src/conv1.cpp:44" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_999_p2" SOURCE="src/conv1.cpp:47" URAM="0" VARIABLE="add_ln47_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_1009_p2" SOURCE="src/conv1.cpp:44" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1025_p2" SOURCE="src/conv1.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1041_p2" SOURCE="src/conv1.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_1047_p2" SOURCE="src/conv1.cpp:51" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KY" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U4" SOURCE="src/conv1.cpp:61" URAM="0" VARIABLE="mul_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1073_p2" SOURCE="src/conv1.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_1079_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_1089_p2" SOURCE="src/conv1.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_1115_p2" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="add_ln114_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_5_fu_1137_p2" SOURCE="src/conv1.cpp:118" URAM="0" VARIABLE="add_ln118_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_1109_p2" SOURCE="src/conv1.cpp:114" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_2_fu_1151_p2" SOURCE="src/conv1.cpp:118" URAM="0" VARIABLE="add_ln118_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_6_fu_1160_p2" SOURCE="src/conv1.cpp:118" URAM="0" VARIABLE="add_ln118_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_7_fu_1181_p2" SOURCE="src/conv1.cpp:118" URAM="0" VARIABLE="add_ln118_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_1197_p2" SOURCE="src/conv1.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_121_fu_1203_p2" SOURCE="src/conv1.cpp:115" URAM="0" VARIABLE="empty_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TY" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln118_fu_1232_p2" SOURCE="src/conv1.cpp:118" URAM="0" VARIABLE="sub_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_8_fu_1242_p2" SOURCE="src/conv1.cpp:118" URAM="0" VARIABLE="add_ln118_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_1258_p2" SOURCE="src/conv1.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_1264_p2" SOURCE="src/conv1.cpp:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_1_fu_1273_p2" SOURCE="src/conv1.cpp:118" URAM="0" VARIABLE="add_ln118_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_4_fu_1290_p2" SOURCE="src/conv1.cpp:118" URAM="0" VARIABLE="add_ln118_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_BUFFER_TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_3_fu_1299_p2" SOURCE="src/conv1.cpp:118" URAM="0" VARIABLE="add_ln118_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_I.5" OPTYPE="add" PRAGMA="" RTLNAME="empty_123_fu_1379_p2" SOURCE="" URAM="0" VARIABLE="empty_123"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_fm_buffer_0_U" SOURCE="" URAM="0" VARIABLE="input_fm_buffer_0"/>
                <BindNode BINDTYPE="storage" BRAM="38" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_fm_buffer_1_U" SOURCE="" URAM="0" VARIABLE="output_fm_buffer_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2</Name>
            <Loops>
                <TJ>
                    <TI>
                        <TN>
                            <TN.1/>
                            <VITIS_LOOP_99_1>
                                <VITIS_LOOP_100_2>
                                    <VITIS_LOOP_101_3/>
                                </VITIS_LOOP_100_2>
                            </VITIS_LOOP_99_1>
                            <NOUT>
                                <TY>
                                    <TX/>
                                </TY>
                            </NOUT>
                        </TN>
                        <VITIS_LOOP_121_1>
                            <VITIS_LOOP_122_2>
                                <VITIS_LOOP_123_3/>
                            </VITIS_LOOP_122_2>
                        </VITIS_LOOP_121_1>
                        <TI.3/>
                    </TI>
                </TJ>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>711440131</Best-caseLatency>
                    <Average-caseLatency>711440131</Average-caseLatency>
                    <Worst-caseLatency>711440131</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.114 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.114 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.114 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>711440131</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TJ>
                        <Name>TJ</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15</TripCount>
                        <Latency>711440130</Latency>
                        <AbsoluteTimeLatency>7.114 sec</AbsoluteTimeLatency>
                        <IterationLatency>47429342</IterationLatency>
                        <PipelineDepth>47429342</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <TI>
                            <Name>TI</Name>
                            <Slack>7.30</Slack>
                            <TripCount>15</TripCount>
                            <Latency>47429340</Latency>
                            <AbsoluteTimeLatency>0.474 sec</AbsoluteTimeLatency>
                            <IterationLatency>3161956</IterationLatency>
                            <PipelineDepth>3161956</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <TN>
                                <Name>TN</Name>
                                <Slack>7.30</Slack>
                                <TripCount>8</TripCount>
                                <Latency>2947808</Latency>
                                <AbsoluteTimeLatency>29.478 ms</AbsoluteTimeLatency>
                                <IterationLatency>368476</IterationLatency>
                                <PipelineDepth>368476</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <TN.1>
                                    <Name>TN.1</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>2312</TripCount>
                                    <Latency>4624</Latency>
                                    <AbsoluteTimeLatency>46.240 us</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </TN.1>
                                <VITIS_LOOP_99_1>
                                    <Name>VITIS_LOOP_99_1</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>8</TripCount>
                                    <Latency>10760</Latency>
                                    <AbsoluteTimeLatency>0.108 ms</AbsoluteTimeLatency>
                                    <IterationLatency>1345</IterationLatency>
                                    <PipelineDepth>1345</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_100_2>
                                        <Name>VITIS_LOOP_100_2</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>17</TripCount>
                                        <Latency>1343</Latency>
                                        <AbsoluteTimeLatency>13.430 us</AbsoluteTimeLatency>
                                        <IterationLatency>79</IterationLatency>
                                        <PipelineDepth>79</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <VITIS_LOOP_101_3>
                                            <Name>VITIS_LOOP_101_3</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>17</TripCount>
                                            <Latency>69</Latency>
                                            <AbsoluteTimeLatency>0.690 us</AbsoluteTimeLatency>
                                            <IterationLatency>4</IterationLatency>
                                            <PipelineDepth>4</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                        </VITIS_LOOP_101_3>
                                    </VITIS_LOOP_100_2>
                                </VITIS_LOOP_99_1>
                                <NOUT>
                                    <Name>NOUT</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>32</TripCount>
                                    <Latency>353088</Latency>
                                    <AbsoluteTimeLatency>3.531 ms</AbsoluteTimeLatency>
                                    <IterationLatency>11034</IterationLatency>
                                    <PipelineDepth>11034</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <TY>
                                        <Name>TY</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>17</TripCount>
                                        <Latency>11016</Latency>
                                        <AbsoluteTimeLatency>0.110 ms</AbsoluteTimeLatency>
                                        <IterationLatency>648</IterationLatency>
                                        <PipelineDepth>648</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <TX>
                                            <Name>TX</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>17</TripCount>
                                            <Latency>646</Latency>
                                            <AbsoluteTimeLatency>6.460 us</AbsoluteTimeLatency>
                                            <IterationLatency>38</IterationLatency>
                                            <PipelineDepth>38</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                        </TX>
                                    </TY>
                                </NOUT>
                            </TN>
                            <VITIS_LOOP_121_1>
                                <Name>VITIS_LOOP_121_1</Name>
                                <Slack>7.30</Slack>
                                <TripCount>32</TripCount>
                                <Latency>204896</Latency>
                                <AbsoluteTimeLatency>2.049 ms</AbsoluteTimeLatency>
                                <IterationLatency>6403</IterationLatency>
                                <PipelineDepth>6403</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_122_2>
                                    <Name>VITIS_LOOP_122_2</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>6392</Latency>
                                    <AbsoluteTimeLatency>63.920 us</AbsoluteTimeLatency>
                                    <IterationLatency>376</IterationLatency>
                                    <PipelineDepth>376</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_123_3>
                                        <Name>VITIS_LOOP_123_3</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>17</TripCount>
                                        <Latency>374</Latency>
                                        <AbsoluteTimeLatency>3.740 us</AbsoluteTimeLatency>
                                        <IterationLatency>22</IterationLatency>
                                        <PipelineDepth>22</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </VITIS_LOOP_123_3>
                                </VITIS_LOOP_122_2>
                            </VITIS_LOOP_121_1>
                            <TI.3>
                                <Name>TI.3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>9248</TripCount>
                                <Latency>9248</Latency>
                                <AbsoluteTimeLatency>92.480 us</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </TI.3>
                        </TI>
                    </TJ>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>30</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2556</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3031</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TJ" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_820_p2" SOURCE="src/conv2.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TI" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_840_p2" SOURCE="src/conv2.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_868_p2" SOURCE="src/conv2.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_880_p2" SOURCE="" URAM="0" VARIABLE="empty_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN.1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_886_p2" SOURCE="" URAM="0" VARIABLE="next_mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN.1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem_fu_930_p2" SOURCE="" URAM="0" VARIABLE="next_urem"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_1_fu_960_p2" SOURCE="src/conv2.cpp:99" URAM="0" VARIABLE="add_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_966_p2" SOURCE="src/conv2.cpp:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_19ns_24_1_1_U23" SOURCE="src/conv2.cpp:99" URAM="0" VARIABLE="empty_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_1012_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_1028_p2" SOURCE="src/conv2.cpp:100" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_85_fu_1034_p2" SOURCE="src/conv2.cpp:100" URAM="0" VARIABLE="empty_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_86_fu_1063_p2" SOURCE="src/conv2.cpp:100" URAM="0" VARIABLE="empty_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_1087_p2" SOURCE="src/conv2.cpp:100" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_4_fu_1131_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_1142_p2" SOURCE="src/conv2.cpp:101" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="empty_89_fu_1179_p2" SOURCE="src/conv2.cpp:53" URAM="0" VARIABLE="empty_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NOUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1191_p2" SOURCE="src/conv2.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_1284_p2" SOURCE="src/conv2.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_1290_p2" SOURCE="src/conv2.cpp:53" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_103_fu_1311_p2" SOURCE="src/conv2.cpp:53" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_1323_p2" SOURCE="src/conv2.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_1337_p2" SOURCE="src/conv2.cpp:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_104_fu_1354_p2" SOURCE="src/conv2.cpp:53" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_1370_p2" SOURCE="src/conv2.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TX" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U19" SOURCE="src/conv2.cpp:70" URAM="0" VARIABLE="mul50_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TX" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U20" SOURCE="src/conv2.cpp:70" URAM="0" VARIABLE="mul50_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TX" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U21" SOURCE="src/conv2.cpp:70" URAM="0" VARIABLE="mul50_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_121_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_1_fu_1376_p2" SOURCE="src/conv2.cpp:121" URAM="0" VARIABLE="add_ln121_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_121_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_8_fu_1398_p2" SOURCE="src/conv2.cpp:125" URAM="0" VARIABLE="add_ln125_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_121_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_1414_p2" SOURCE="src/conv2.cpp:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_121_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_105_fu_1420_p2" SOURCE="src/conv2.cpp:121" URAM="0" VARIABLE="empty_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_121_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_6_fu_1439_p2" SOURCE="src/conv2.cpp:125" URAM="0" VARIABLE="add_ln125_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_122_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_9_fu_1452_p2" SOURCE="src/conv2.cpp:125" URAM="0" VARIABLE="add_ln125_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_122_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_10_fu_1473_p2" SOURCE="src/conv2.cpp:125" URAM="0" VARIABLE="add_ln125_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_122_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_1489_p2" SOURCE="src/conv2.cpp:122" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_122_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_1495_p2" SOURCE="src/conv2.cpp:122" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_122_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln125_fu_1524_p2" SOURCE="src/conv2.cpp:125" URAM="0" VARIABLE="sub_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_11_fu_1534_p2" SOURCE="src/conv2.cpp:125" URAM="0" VARIABLE="add_ln125_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_1550_p2" SOURCE="src/conv2.cpp:123" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_1556_p2" SOURCE="src/conv2.cpp:125" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_4_fu_1565_p2" SOURCE="src/conv2.cpp:125" URAM="0" VARIABLE="add_ln125_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_7_fu_1582_p2" SOURCE="src/conv2.cpp:125" URAM="0" VARIABLE="add_ln125_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_5_fu_1591_p2" SOURCE="src/conv2.cpp:125" URAM="0" VARIABLE="add_ln125_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TI.3" OPTYPE="add" PRAGMA="" RTLNAME="empty_109_fu_1676_p2" SOURCE="" URAM="0" VARIABLE="empty_109"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_float_255_255_float_64_1_1_float_float_255_255_i_7_U" SOURCE="" URAM="0" VARIABLE="conv2_float_255_255_float_64_1_1_float_float_255_255_i_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_float_255_255_float_64_1_1_float_float_255_255_i_6_U" SOURCE="" URAM="0" VARIABLE="conv2_float_255_255_float_64_1_1_float_float_255_255_i_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_float_255_255_float_64_1_1_float_float_255_255_i_5_U" SOURCE="" URAM="0" VARIABLE="conv2_float_255_255_float_64_1_1_float_float_255_255_i_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_float_255_255_float_64_1_1_float_float_255_255_i_4_U" SOURCE="" URAM="0" VARIABLE="conv2_float_255_255_float_64_1_1_float_float_255_255_i_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_float_255_255_float_64_1_1_float_float_255_255_i_3_U" SOURCE="" URAM="0" VARIABLE="conv2_float_255_255_float_64_1_1_float_float_255_255_i_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U" SOURCE="" URAM="0" VARIABLE="conv2_float_255_255_float_64_1_1_float_float_255_255_i_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U" SOURCE="" URAM="0" VARIABLE="conv2_float_255_255_float_64_1_1_float_float_255_255_i_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_float_255_255_float_64_1_1_float_float_255_255_i_U" SOURCE="" URAM="0" VARIABLE="conv2_float_255_255_float_64_1_1_float_float_255_255_i"/>
                <BindNode BINDTYPE="storage" BRAM="22" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_fm_buffer_U" SOURCE="" URAM="0" VARIABLE="output_fm_buffer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3</Name>
            <Loops>
                <TJ>
                    <TI>
                        <TN>
                            <TN.1/>
                            <VITIS_LOOP_99_1>
                                <VITIS_LOOP_100_2>
                                    <VITIS_LOOP_101_3/>
                                </VITIS_LOOP_100_2>
                            </VITIS_LOOP_99_1>
                            <TY>
                                <TX>
                                    <KY>
                                        <KX/>
                                    </KY>
                                </TX>
                            </TY>
                        </TN>
                        <VITIS_LOOP_122_2>
                            <VITIS_LOOP_123_3/>
                        </VITIS_LOOP_122_2>
                        <TI.3/>
                    </TI>
                </TJ>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>342171706</Best-caseLatency>
                    <Average-caseLatency>342171706</Average-caseLatency>
                    <Worst-caseLatency>342171706</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.422 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.422 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.422 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>342171706</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TJ>
                        <Name>TJ</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15</TripCount>
                        <Latency>342171705</Latency>
                        <AbsoluteTimeLatency>3.422 sec</AbsoluteTimeLatency>
                        <IterationLatency>22811447</IterationLatency>
                        <PipelineDepth>22811447</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <TI>
                            <Name>TI</Name>
                            <Slack>7.30</Slack>
                            <TripCount>15</TripCount>
                            <Latency>22811445</Latency>
                            <AbsoluteTimeLatency>0.228 sec</AbsoluteTimeLatency>
                            <IterationLatency>1520763</IterationLatency>
                            <PipelineDepth>1520763</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <TN>
                                <Name>TN</Name>
                                <Slack>7.30</Slack>
                                <TripCount>4</TripCount>
                                <Latency>1514656</Latency>
                                <AbsoluteTimeLatency>15.147 ms</AbsoluteTimeLatency>
                                <IterationLatency>378664</IterationLatency>
                                <PipelineDepth>378664</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <TN.1>
                                    <Name>TN.1</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>3528</TripCount>
                                    <Latency>7056</Latency>
                                    <AbsoluteTimeLatency>70.560 us</AbsoluteTimeLatency>
                                    <IterationLatency>2</IterationLatency>
                                    <PipelineDepth>2</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </TN.1>
                                <VITIS_LOOP_99_1>
                                    <Name>VITIS_LOOP_99_1</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>8</TripCount>
                                    <Latency>42688</Latency>
                                    <AbsoluteTimeLatency>0.427 ms</AbsoluteTimeLatency>
                                    <IterationLatency>5336</IterationLatency>
                                    <PipelineDepth>5336</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_100_2>
                                        <Name>VITIS_LOOP_100_2</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>21</TripCount>
                                        <Latency>5334</Latency>
                                        <AbsoluteTimeLatency>53.340 us</AbsoluteTimeLatency>
                                        <IterationLatency>254</IterationLatency>
                                        <PipelineDepth>254</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <VITIS_LOOP_101_3>
                                            <Name>VITIS_LOOP_101_3</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>21</TripCount>
                                            <Latency>252</Latency>
                                            <AbsoluteTimeLatency>2.520 us</AbsoluteTimeLatency>
                                            <IterationLatency>12</IterationLatency>
                                            <PipelineDepth>12</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                        </VITIS_LOOP_101_3>
                                    </VITIS_LOOP_100_2>
                                </VITIS_LOOP_99_1>
                                <TY>
                                    <Name>TY</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>328916</Latency>
                                    <AbsoluteTimeLatency>3.289 ms</AbsoluteTimeLatency>
                                    <IterationLatency>19348</IterationLatency>
                                    <PipelineDepth>19348</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <TX>
                                        <Name>TX</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>17</TripCount>
                                        <Latency>19346</Latency>
                                        <AbsoluteTimeLatency>0.193 ms</AbsoluteTimeLatency>
                                        <IterationLatency>1138</IterationLatency>
                                        <PipelineDepth>1138</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <KY>
                                            <Name>KY</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>5</TripCount>
                                            <Latency>1135</Latency>
                                            <AbsoluteTimeLatency>11.350 us</AbsoluteTimeLatency>
                                            <IterationLatency>227</IterationLatency>
                                            <PipelineDepth>227</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                            <KX>
                                                <Name>KX</Name>
                                                <Slack>7.30</Slack>
                                                <TripCount>5</TripCount>
                                                <Latency>225</Latency>
                                                <AbsoluteTimeLatency>2.250 us</AbsoluteTimeLatency>
                                                <IterationLatency>45</IterationLatency>
                                                <PipelineDepth>45</PipelineDepth>
                                                <PipelineType>no</PipelineType>
                                                <InstanceList/>
                                            </KX>
                                        </KY>
                                    </TX>
                                </TY>
                            </TN>
                            <VITIS_LOOP_122_2>
                                <Name>VITIS_LOOP_122_2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>17</TripCount>
                                <Latency>5814</Latency>
                                <AbsoluteTimeLatency>58.140 us</AbsoluteTimeLatency>
                                <IterationLatency>342</IterationLatency>
                                <PipelineDepth>342</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_123_3>
                                    <Name>VITIS_LOOP_123_3</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>17</TripCount>
                                    <Latency>340</Latency>
                                    <AbsoluteTimeLatency>3.400 us</AbsoluteTimeLatency>
                                    <IterationLatency>20</IterationLatency>
                                    <PipelineDepth>20</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </VITIS_LOOP_123_3>
                            </VITIS_LOOP_122_2>
                            <TI.3>
                                <Name>TI.3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>289</TripCount>
                                <Latency>289</Latency>
                                <AbsoluteTimeLatency>2.890 us</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </TI.3>
                        </TI>
                    </TJ>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>9</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2789</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3784</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TJ" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_907_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TI" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_931_p2" SOURCE="src/conv3.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_953_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_965_p2" SOURCE="src/conv3.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_977_p2" SOURCE="" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN.1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_983_p2" SOURCE="" URAM="0" VARIABLE="next_mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN.1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem_fu_1027_p2" SOURCE="" URAM="0" VARIABLE="next_urem"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_1057_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_63_fu_1067_p2" SOURCE="src/conv3.cpp:99" URAM="0" VARIABLE="empty_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_19ns_23_1_1_U38" SOURCE="src/conv3.cpp:108" URAM="0" VARIABLE="mul_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_1086_p2" SOURCE="src/conv3.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_1119_p2" SOURCE="src/conv3.cpp:100" URAM="0" VARIABLE="add_ln100_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_1135_p2" SOURCE="src/conv3.cpp:100" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_1141_p2" SOURCE="src/conv3.cpp:100" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_1151_p2" SOURCE="src/conv3.cpp:100" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln108_fu_1220_p2" SOURCE="src/conv3.cpp:108" URAM="0" VARIABLE="sub_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_3_fu_1230_p2" SOURCE="src/conv3.cpp:108" URAM="0" VARIABLE="add_ln108_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_1258_p2" SOURCE="src/conv3.cpp:101" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_1_fu_1276_p2" SOURCE="src/conv3.cpp:104" URAM="0" VARIABLE="add_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_1286_p2" SOURCE="src/conv3.cpp:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_1_fu_1348_p2" SOURCE="src/conv3.cpp:108" URAM="0" VARIABLE="add_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_2_fu_1357_p2" SOURCE="src/conv3.cpp:108" URAM="0" VARIABLE="add_ln108_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TN" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_12_1_1_U39" SOURCE="src/conv3.cpp:97" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TN" OPTYPE="add" PRAGMA="" RTLNAME="tmp11_fu_1114_p2" SOURCE="src/conv3.cpp:97" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_1398_p2" SOURCE="src/conv3.cpp:54" URAM="0" VARIABLE="empty_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1410_p2" SOURCE="src/conv3.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_1420_p2" SOURCE="src/conv3.cpp:54" URAM="0" VARIABLE="empty_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_1436_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_1452_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_1478_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="tmp10_fu_1504_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="tmp10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_1509_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="tmp12_fu_1514_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="tmp12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_1524_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="tmp14_fu_1529_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="tmp14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_1539_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="tmp16_fu_1544_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="tmp16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_1554_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="tmp18_fu_1559_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="tmp18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_1569_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="tmp20_fu_1574_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="tmp20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_1584_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="tmp22_fu_1589_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="tmp22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_1599_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_1604_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KY" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_1609_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="KY" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_9_1_1_U40" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="mul_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_1751_p2" SOURCE="src/conv3.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_1757_p2" SOURCE="src/conv3.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_8_fu_1767_p2" SOURCE="src/conv3.cpp:68" URAM="0" VARIABLE="add_ln68_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_1772_p2" SOURCE="src/conv3.cpp:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_1787_p2" SOURCE="src/conv3.cpp:68" URAM="0" VARIABLE="add_ln68_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_2_fu_1802_p2" SOURCE="src/conv3.cpp:68" URAM="0" VARIABLE="add_ln68_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_3_fu_1817_p2" SOURCE="src/conv3.cpp:68" URAM="0" VARIABLE="add_ln68_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_4_fu_1832_p2" SOURCE="src/conv3.cpp:68" URAM="0" VARIABLE="add_ln68_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_5_fu_1847_p2" SOURCE="src/conv3.cpp:68" URAM="0" VARIABLE="add_ln68_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_6_fu_1862_p2" SOURCE="src/conv3.cpp:68" URAM="0" VARIABLE="add_ln68_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KX" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_7_fu_1877_p2" SOURCE="src/conv3.cpp:68" URAM="0" VARIABLE="add_ln68_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_122_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_4_fu_1940_p2" SOURCE="src/conv3.cpp:125" URAM="0" VARIABLE="add_ln125_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_122_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_1956_p2" SOURCE="src/conv3.cpp:122" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_122_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_1962_p2" SOURCE="src/conv3.cpp:122" URAM="0" VARIABLE="empty_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_122_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln125_fu_1991_p2" SOURCE="src/conv3.cpp:125" URAM="0" VARIABLE="sub_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_5_fu_2005_p2" SOURCE="src/conv3.cpp:125" URAM="0" VARIABLE="add_ln125_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_2021_p2" SOURCE="src/conv3.cpp:123" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_2027_p2" SOURCE="src/conv3.cpp:125" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_1_fu_2036_p2" SOURCE="src/conv3.cpp:125" URAM="0" VARIABLE="add_ln125_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TI.3" OPTYPE="add" PRAGMA="" RTLNAME="empty_80_fu_2098_p2" SOURCE="" URAM="0" VARIABLE="empty_80"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv3_float_255_255_float_32_5_5_float_float_255_255_i_7_U" SOURCE="" URAM="0" VARIABLE="conv3_float_255_255_float_32_5_5_float_float_255_255_i_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_U" SOURCE="" URAM="0" VARIABLE="conv3_float_255_255_float_32_5_5_float_float_255_255_i_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv3_float_255_255_float_32_5_5_float_float_255_255_i_U" SOURCE="" URAM="0" VARIABLE="conv3_float_255_255_float_32_5_5_float_float_255_255_i"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv3_float_255_255_float_32_5_5_float_float_255_255_i_6_U" SOURCE="" URAM="0" VARIABLE="conv3_float_255_255_float_32_5_5_float_float_255_255_i_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv3_float_255_255_float_32_5_5_float_float_255_255_i_5_U" SOURCE="" URAM="0" VARIABLE="conv3_float_255_255_float_32_5_5_float_float_255_255_i_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv3_float_255_255_float_32_5_5_float_float_255_255_i_4_U" SOURCE="" URAM="0" VARIABLE="conv3_float_255_255_float_32_5_5_float_float_255_255_i_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv3_float_255_255_float_32_5_5_float_float_255_255_i_3_U" SOURCE="" URAM="0" VARIABLE="conv3_float_255_255_float_32_5_5_float_float_255_255_i_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv3_float_255_255_float_32_5_5_float_float_255_255_i_2_U" SOURCE="" URAM="0" VARIABLE="conv3_float_255_255_float_32_5_5_float_float_255_255_i_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_fm_buffer_0_U" SOURCE="" URAM="0" VARIABLE="output_fm_buffer_0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <Loops>
                <Loop1/>
                <Loop2/>
                <Loop3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4281735277</Best-caseLatency>
                    <Average-caseLatency>4281735277</Average-caseLatency>
                    <Worst-caseLatency>4281735277</Worst-caseLatency>
                    <Best-caseRealTimeLatency>42.817 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>42.817 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>42.817 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4281735278</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4161600</TripCount>
                        <Latency>8323200</Latency>
                        <AbsoluteTimeLatency>83.232 ms</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                    <Loop2>
                        <Name>Loop 2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2080800</TripCount>
                        <Latency>4161600</Latency>
                        <AbsoluteTimeLatency>41.616 ms</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop2>
                    <Loop3>
                        <Name>Loop 3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65025</TripCount>
                        <Latency>130050</Latency>
                        <AbsoluteTimeLatency>1.300 ms</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>83</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>28</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>9849</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>12770</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_411_p2" SOURCE="" URAM="0" VARIABLE="empty_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 2" OPTYPE="add" PRAGMA="" RTLNAME="empty_53_fu_456_p2" SOURCE="" URAM="0" VARIABLE="empty_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 3" OPTYPE="add" PRAGMA="" RTLNAME="empty_57_fu_501_p2" SOURCE="" URAM="0" VARIABLE="empty_57"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_output_ftmap" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="4" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="5" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_output_ftmap" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="7" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="8" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_biases_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_biases_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="9" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_ftmap_1" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 31 to 0 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_ftmap_2" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 63 to 32 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x1c" name="conv1_weights_1" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 31 to 0 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="conv1_weights_2" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 63 to 32 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="conv1_biases_1" access="W" description="Data signal of conv1_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_biases" access="W" description="Bit 31 to 0 of conv1_biases"/>
                    </fields>
                </register>
                <register offset="0x2c" name="conv1_biases_2" access="W" description="Data signal of conv1_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_biases" access="W" description="Bit 63 to 32 of conv1_biases"/>
                    </fields>
                </register>
                <register offset="0x34" name="conv1_output_ftmap_1" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 31 to 0 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv1_output_ftmap_2" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 63 to 32 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x40" name="conv2_weights_1" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 31 to 0 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x44" name="conv2_weights_2" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 63 to 32 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x4c" name="conv2_biases_1" access="W" description="Data signal of conv2_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_biases" access="W" description="Bit 31 to 0 of conv2_biases"/>
                    </fields>
                </register>
                <register offset="0x50" name="conv2_biases_2" access="W" description="Data signal of conv2_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_biases" access="W" description="Bit 63 to 32 of conv2_biases"/>
                    </fields>
                </register>
                <register offset="0x58" name="conv2_output_ftmap_1" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 31 to 0 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x5c" name="conv2_output_ftmap_2" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 63 to 32 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x64" name="conv3_weights_1" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 31 to 0 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x68" name="conv3_weights_2" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 63 to 32 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x70" name="conv3_biases_1" access="W" description="Data signal of conv3_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_biases" access="W" description="Bit 31 to 0 of conv3_biases"/>
                    </fields>
                </register>
                <register offset="0x74" name="conv3_biases_2" access="W" description="Data signal of conv3_biases" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_biases" access="W" description="Bit 63 to 32 of conv3_biases"/>
                    </fields>
                </register>
                <register offset="0x7c" name="output_ftmap_1" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 31 to 0 of output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x80" name="output_ftmap_2" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 63 to 32 of output_ftmap"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="conv1_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="conv1_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="conv2_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="conv2_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="conv3_biases"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="input_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input_ftmap"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_biases"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_biases"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv3_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv3_biases"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_biases"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output_ftmap"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_ftmap_1, 0x10, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">input_ftmap_2, 0x14, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">conv1_weights_1, 0x1c, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_weights_2, 0x20, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_biases_1, 0x28, 32, W, Data signal of conv1_biases, </column>
                    <column name="s_axi_control">conv1_biases_2, 0x2c, 32, W, Data signal of conv1_biases, </column>
                    <column name="s_axi_control">conv1_output_ftmap_1, 0x34, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv1_output_ftmap_2, 0x38, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv2_weights_1, 0x40, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_weights_2, 0x44, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_biases_1, 0x4c, 32, W, Data signal of conv2_biases, </column>
                    <column name="s_axi_control">conv2_biases_2, 0x50, 32, W, Data signal of conv2_biases, </column>
                    <column name="s_axi_control">conv2_output_ftmap_1, 0x58, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv2_output_ftmap_2, 0x5c, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv3_weights_1, 0x64, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">conv3_weights_2, 0x68, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">conv3_biases_1, 0x70, 32, W, Data signal of conv3_biases, </column>
                    <column name="s_axi_control">conv3_biases_2, 0x74, 32, W, Data signal of conv3_biases, </column>
                    <column name="s_axi_control">output_ftmap_1, 0x7c, 32, W, Data signal of output_ftmap, </column>
                    <column name="s_axi_control">output_ftmap_2, 0x80, 32, W, Data signal of output_ftmap, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">inout, float*</column>
                    <column name="conv1_weights">inout, float*</column>
                    <column name="conv1_biases">inout, float*</column>
                    <column name="conv1_output_ftmap">inout, float*</column>
                    <column name="conv2_weights">inout, float*</column>
                    <column name="conv2_biases">inout, float*</column>
                    <column name="conv2_output_ftmap">inout, float*</column>
                    <column name="conv3_weights">inout, float*</column>
                    <column name="conv3_biases">inout, float*</column>
                    <column name="output_ftmap">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_ftmap">m_axi_gmem, interface, , </column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_1 offset=0x10 range=32</column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_2 offset=0x14 range=32</column>
                    <column name="conv1_weights">m_axi_gmem, interface, , </column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_1 offset=0x1c range=32</column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_2 offset=0x20 range=32</column>
                    <column name="conv1_biases">m_axi_gmem, interface, , </column>
                    <column name="conv1_biases">s_axi_control, register, offset, name=conv1_biases_1 offset=0x28 range=32</column>
                    <column name="conv1_biases">s_axi_control, register, offset, name=conv1_biases_2 offset=0x2c range=32</column>
                    <column name="conv1_output_ftmap">m_axi_gmem, interface, , </column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_1 offset=0x34 range=32</column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_2 offset=0x38 range=32</column>
                    <column name="conv2_weights">m_axi_gmem, interface, , </column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_1 offset=0x40 range=32</column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_2 offset=0x44 range=32</column>
                    <column name="conv2_biases">m_axi_gmem, interface, , </column>
                    <column name="conv2_biases">s_axi_control, register, offset, name=conv2_biases_1 offset=0x4c range=32</column>
                    <column name="conv2_biases">s_axi_control, register, offset, name=conv2_biases_2 offset=0x50 range=32</column>
                    <column name="conv2_output_ftmap">m_axi_gmem, interface, , </column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_1 offset=0x58 range=32</column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_2 offset=0x5c range=32</column>
                    <column name="conv3_weights">m_axi_gmem, interface, , </column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_1 offset=0x64 range=32</column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_2 offset=0x68 range=32</column>
                    <column name="conv3_biases">m_axi_gmem, interface, , </column>
                    <column name="conv3_biases">s_axi_control, register, offset, name=conv3_biases_1 offset=0x70 range=32</column>
                    <column name="conv3_biases">s_axi_control, register, offset, name=conv3_biases_2 offset=0x74 range=32</column>
                    <column name="output_ftmap">m_axi_gmem, interface, , </column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_1 offset=0x7c range=32</column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_2 offset=0x80 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, 8, 32, , </column>
                    <column name="m_axi_gmem">read, 81, 32, KY, src/conv1.cpp:51:10</column>
                    <column name="m_axi_gmem">read, 64, 32, OUT_BUFFER_NOUT, src/conv1.cpp:114:19</column>
                    <column name="m_axi_gmem">read, 17, 32, VITIS_LOOP_101_3, src/conv2.cpp:101:22</column>
                    <column name="m_axi_gmem">write, 4161600, 32, anonymous, src/srcnn.cpp:34:2</column>
                    <column name="m_axi_gmem">write, 2080800, 32, anonymous, src/srcnn.cpp:35:2</column>
                    <column name="m_axi_gmem">write, 65025, 32, anonymous, src/srcnn.cpp:36:2</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">conv3_weights, src/conv1.cpp:61:42, read, Widen Fail, , KX, src/conv3.cpp:59:10, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">input_ftmap, src/conv1.cpp:61:42, read, Widen Fail, , VITIS_LOOP_101_3, src/conv2.cpp:101:22, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv1_weights, src/conv1.cpp:61:42, read, Widen Fail, , KX, src/conv1.cpp:52:10, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">input_ftmap, src/conv1.cpp:61:42, read, Fail, , VITIS_LOOP_100_2, src/conv2.cpp:100:21, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">conv1_weights, src/conv1.cpp:61:42, read, Fail, , TX, src/conv1.cpp:48:9, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">conv1_weights, src/conv1.cpp:61:42, read, Inferred, 81, KY, src/conv1.cpp:51:10, , </column>
                    <column name="m_axi_gmem">input_ftmap, src/conv1.cpp:101:36, read, Fail, , VITIS_LOOP_101_3, src/conv3.cpp:101:22, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">input_ftmap, src/conv1.cpp:101:36, read, Fail, , IN_BUFFER_BX, src/conv1.cpp:94:18, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">conv1_biases, src/conv1.cpp:114:19, read, Widen Fail, , OUT_BUFFER_NOUT, src/conv1.cpp:114:19, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv1_biases, src/conv1.cpp:114:19, read, Fail, , TILE_I, src/conv1.cpp:31:11, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">conv1_biases, src/conv1.cpp:114:19, read, Inferred, 64, OUT_BUFFER_NOUT, src/conv1.cpp:114:19, , </column>
                    <column name="m_axi_gmem">output_ftmap, src/conv1.cpp:118:44, write, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv1.cpp:120:45, write, Fail, , VITIS_LOOP_123_3, src/conv2.cpp:123:22, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv1.cpp:120:45, write, Fail, , OUT_BUFFER_TX, src/conv1.cpp:116:19, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem">input_ftmap, src/conv2.cpp:108:36, read, Inferred, 17, VITIS_LOOP_101_3, src/conv2.cpp:101:22, , </column>
                    <column name="m_axi_gmem">, src/conv2.cpp:121:20, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem">conv2_biases, src/conv2.cpp:121:20, read, Widen Fail, , VITIS_LOOP_121_1, src/conv2.cpp:121:20, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv2_biases, src/conv2.cpp:121:20, read, Fail, , TI, src/conv2.cpp:31:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">conv2_biases, src/conv2.cpp:121:20, read, Inferred, 32, VITIS_LOOP_121_1, src/conv2.cpp:121:20, , </column>
                    <column name="m_axi_gmem">output_ftmap, src/conv2.cpp:125:44, write, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv2.cpp:125:44, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_gmem">, src/conv3.cpp:59:10, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem">conv3_weights, src/conv3.cpp:68:36, read, Widen Fail, , KX, src/conv3.cpp:59:10, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv2_weights, src/conv3.cpp:68:36, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv3_weights, src/conv3.cpp:68:36, read, Inferred, 5, KX, src/conv3.cpp:59:10, , </column>
                    <column name="m_axi_gmem">conv2_weights, src/conv3.cpp:68:36, read, Fail, , NOUT, src/conv2.cpp:53:10, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">conv2_weights, src/conv3.cpp:68:36, islist read read read read read read read read, Inferred, 8, NOUT, src/conv2.cpp:53:10, , </column>
                    <column name="m_axi_gmem">output_ftmap, src/conv3.cpp:125:44, write, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_gmem">output_ftmap, src/conv3.cpp:125:44, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_gmem">conv1_output_ftmap, src/srcnn.cpp:34:2, write, Widen Fail, , anonymous, src/srcnn.cpp:34:2, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv1_output_ftmap, src/srcnn.cpp:34:2, write, Inferred, 4161600, anonymous, src/srcnn.cpp:34:2, , </column>
                    <column name="m_axi_gmem">conv2_output_ftmap, src/srcnn.cpp:35:2, write, Widen Fail, , anonymous, src/srcnn.cpp:35:2, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">conv2_output_ftmap, src/srcnn.cpp:35:2, write, Inferred, 2080800, anonymous, src/srcnn.cpp:35:2, , </column>
                    <column name="m_axi_gmem">output_ftmap, src/srcnn.cpp:36:2, write, Widen Fail, , anonymous, src/srcnn.cpp:36:2, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">output_ftmap, src/srcnn.cpp:36:2, write, Inferred, 65025, anonymous, src/srcnn.cpp:36:2, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="src/conv1.cpp:27" status="valid" parentFunction="conv1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/conv2.cpp:27" status="valid" parentFunction="conv2" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="src/conv2.cpp:45" status="valid" parentFunction="conv2" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer type=complete"/>
        <Pragma type="unroll" location="src/conv2.cpp:69" status="valid" parentFunction="conv2" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="pipeline" location="src/conv3.cpp:28" status="valid" parentFunction="conv3" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="src/conv3.cpp:45" status="valid" parentFunction="conv3" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer type=complete"/>
        <Pragma type="unroll" location="src/conv3.cpp:67" status="valid" parentFunction="conv3" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:19" status="valid" parentFunction="srcnn" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="src/srcnn.cpp:22" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="m_axi port=input_ftmap offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:23" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="m_axi port=conv1_weights offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:24" status="valid" parentFunction="srcnn" variable="conv1_biases" isDirective="0" options="m_axi port=conv1_biases offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:25" status="valid" parentFunction="srcnn" variable="conv1_output_ftmap" isDirective="0" options="m_axi port=conv1_output_ftmap offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:26" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="m_axi port=conv2_weights offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:27" status="valid" parentFunction="srcnn" variable="conv2_biases" isDirective="0" options="m_axi port=conv2_biases offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:28" status="valid" parentFunction="srcnn" variable="conv2_output_ftmap" isDirective="0" options="m_axi port=conv2_output_ftmap offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:29" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="m_axi port=conv3_weights offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:30" status="valid" parentFunction="srcnn" variable="conv3_biases" isDirective="0" options="m_axi port=conv3_biases offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:31" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="m_axi port=output_ftmap offset=slave depth=1"/>
        <Pragma type="interface" location="src/srcnn.cpp:32" status="valid" parentFunction="srcnn" variable="return" isDirective="0" options="s_axilite port=return"/>
    </PragmaReport>
</profile>

