\doxysection{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{main_8h}{main.\+h}} \\*\+: Header for \mbox{\hyperlink{main_8c}{main.\+c}} file. This file contains the common defines of the application }{\pageref{main_8h}}{}
\item\contentsline{section}{Core/\+Inc/{\bfseries stm32f4xx\+\_\+hal\+\_\+conf.\+h} }{\pageref{stm32f4xx__hal__conf_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32f4xx__it_8h}{stm32f4xx\+\_\+it.\+h}} \\*This file contains the headers of the interrupt handlers }{\pageref{stm32f4xx__it_8h}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{main_8c}{main.\+c}} \\*\+: Main program body }{\pageref{main_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f4xx__hal__msp_8c}{stm32f4xx\+\_\+hal\+\_\+msp.\+c}} \\*This file provides code for the M\+SP Initialization and de-\/\+Initialization codes }{\pageref{stm32f4xx__hal__msp_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f4xx__it_8c}{stm32f4xx\+\_\+it.\+c}} \\*Interrupt Service Routines }{\pageref{stm32f4xx__it_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{syscalls_8c}{syscalls.\+c}} \\*S\+T\+M32\+Cube\+I\+DE Minimal System calls file }{\pageref{syscalls_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{sysmem_8c}{sysmem.\+c}} \\*S\+T\+M32\+Cube\+I\+DE System Memory calls file }{\pageref{sysmem_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{system__stm32f4xx_8c}{system\+\_\+stm32f4xx.\+c}} \\*C\+M\+S\+IS Cortex-\/\+M4 Device Peripheral Access Layer System Source File }{\pageref{system__stm32f4xx_8c}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}} \\*C\+M\+S\+IS S\+T\+M32\+F429xx Device Peripheral Access Layer Header File }{\pageref{stm32f429xx_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}} \\*C\+M\+S\+IS S\+T\+M32\+F4xx Device Peripheral Access Layer Header File }{\pageref{stm32f4xx_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{system__stm32f4xx_8h}{system\+\_\+stm32f4xx.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M4 Device System Source File for S\+T\+M32\+F4xx devices. ~\newline
 }{\pageref{system__stm32f4xx_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{cmsis__armcc_8h}{cmsis\+\_\+armcc.\+h}} \\*C\+M\+S\+IS compiler A\+R\+M\+CC (Arm Compiler 5) header file }{\pageref{cmsis__armcc_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{cmsis__armclang_8h}{cmsis\+\_\+armclang.\+h}} \\*C\+M\+S\+IS compiler armclang (Arm Compiler 6) header file }{\pageref{cmsis__armclang_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{cmsis__compiler_8h}{cmsis\+\_\+compiler.\+h}} \\*C\+M\+S\+IS compiler generic header file }{\pageref{cmsis__compiler_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{cmsis__gcc_8h}{cmsis\+\_\+gcc.\+h}} \\*C\+M\+S\+IS compiler G\+CC header file }{\pageref{cmsis__gcc_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{cmsis__iccarm_8h}{cmsis\+\_\+iccarm.\+h}} \\*C\+M\+S\+IS compiler I\+C\+C\+A\+RM (I\+AR Compiler for Arm) header file }{\pageref{cmsis__iccarm_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{cmsis__version_8h}{cmsis\+\_\+version.\+h}} \\*C\+M\+S\+IS Core(\+M) Version definitions }{\pageref{cmsis__version_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}} \\*C\+M\+S\+IS Armv8-\/M Baseline Core Peripheral Access Layer Header File }{\pageref{core__armv8mbl_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}} \\*C\+M\+S\+IS Armv8-\/M Mainline Core Peripheral Access Layer Header File }{\pageref{core__armv8mml_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M0 Core Peripheral Access Layer Header File }{\pageref{core__cm0_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M0+ Core Peripheral Access Layer Header File }{\pageref{core__cm0plus_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm1_8h}{core\+\_\+cm1.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M1 Core Peripheral Access Layer Header File }{\pageref{core__cm1_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm23_8h}{core\+\_\+cm23.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M23 Core Peripheral Access Layer Header File }{\pageref{core__cm23_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M3 Core Peripheral Access Layer Header File }{\pageref{core__cm3_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M33 Core Peripheral Access Layer Header File }{\pageref{core__cm33_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M4 Core Peripheral Access Layer Header File }{\pageref{core__cm4_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}} \\*C\+M\+S\+IS Cortex-\/\+M7 Core Peripheral Access Layer Header File }{\pageref{core__cm7_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}} \\*C\+M\+S\+IS S\+C000 Core Peripheral Access Layer Header File }{\pageref{core__sc000_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}} \\*C\+M\+S\+IS S\+C300 Core Peripheral Access Layer Header File }{\pageref{core__sc300_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/{\bfseries mpu\+\_\+armv7.\+h} }{\pageref{mpu__armv7_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/{\bfseries mpu\+\_\+armv8.\+h} }{\pageref{mpu__armv8_8h}}{}
\item\contentsline{section}{Drivers/\+C\+M\+S\+I\+S/\+Include/{\bfseries tz\+\_\+context.\+h} }{\pageref{tz__context_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal_8h}{stm32f4xx\+\_\+hal.\+h}} \\*This file contains all the functions prototypes for the H\+AL module driver }{\pageref{stm32f4xx__hal_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__cortex_8h}{stm32f4xx\+\_\+hal\+\_\+cortex.\+h}} \\*Header file of C\+O\+R\+T\+EX H\+AL module }{\pageref{stm32f4xx__hal__cortex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\+\_\+hal\+\_\+def.\+h}} \\*This file contains H\+AL common defines, enumeration, macros and structures definitions }{\pageref{stm32f4xx__hal__def_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__dma_8h}{stm32f4xx\+\_\+hal\+\_\+dma.\+h}} \\*Header file of D\+MA H\+AL module }{\pageref{stm32f4xx__hal__dma_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__dma__ex_8h}{stm32f4xx\+\_\+hal\+\_\+dma\+\_\+ex.\+h}} \\*Header file of D\+MA H\+AL extension module }{\pageref{stm32f4xx__hal__dma__ex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__exti_8h}{stm32f4xx\+\_\+hal\+\_\+exti.\+h}} \\*Header file of E\+X\+TI H\+AL module }{\pageref{stm32f4xx__hal__exti_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__flash_8h}{stm32f4xx\+\_\+hal\+\_\+flash.\+h}} \\*Header file of F\+L\+A\+SH H\+AL module }{\pageref{stm32f4xx__hal__flash_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__flash__ex_8h}{stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}} \\*Header file of F\+L\+A\+SH H\+AL Extension module }{\pageref{stm32f4xx__hal__flash__ex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__flash__ramfunc_8h}{stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ramfunc.\+h}} \\*Header file of F\+L\+A\+SH R\+A\+M\+F\+U\+NC driver }{\pageref{stm32f4xx__hal__flash__ramfunc_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__gpio_8h}{stm32f4xx\+\_\+hal\+\_\+gpio.\+h}} \\*Header file of G\+P\+IO H\+AL module }{\pageref{stm32f4xx__hal__gpio_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__gpio__ex_8h}{stm32f4xx\+\_\+hal\+\_\+gpio\+\_\+ex.\+h}} \\*Header file of G\+P\+IO H\+AL Extension module }{\pageref{stm32f4xx__hal__gpio__ex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__hcd_8h}{stm32f4xx\+\_\+hal\+\_\+hcd.\+h}} \\*Header file of H\+CD H\+AL module }{\pageref{stm32f4xx__hal__hcd_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__pwr_8h}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}} \\*Header file of P\+WR H\+AL module }{\pageref{stm32f4xx__hal__pwr_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}} \\*Header file of P\+WR H\+AL Extension module }{\pageref{stm32f4xx__hal__pwr__ex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__rcc_8h}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}} \\*Header file of R\+CC H\+AL module }{\pageref{stm32f4xx__hal__rcc_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}} \\*Header file of R\+CC H\+AL Extension module }{\pageref{stm32f4xx__hal__rcc__ex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__sai_8h}{stm32f4xx\+\_\+hal\+\_\+sai.\+h}} \\*Header file of S\+AI H\+AL module }{\pageref{stm32f4xx__hal__sai_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__sai__ex_8h}{stm32f4xx\+\_\+hal\+\_\+sai\+\_\+ex.\+h}} \\*Header file of S\+AI Extension H\+AL module }{\pageref{stm32f4xx__hal__sai__ex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__tim_8h}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}} \\*Header file of T\+IM H\+AL module }{\pageref{stm32f4xx__hal__tim_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__tim__ex_8h}{stm32f4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}} \\*Header file of T\+IM H\+AL Extended module }{\pageref{stm32f4xx__hal__tim__ex_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__uart_8h}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}} \\*Header file of U\+A\+RT H\+AL module }{\pageref{stm32f4xx__hal__uart_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__usb_8h}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}} \\*Header file of U\+SB Low Layer H\+AL module }{\pageref{stm32f4xx__ll__usb_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\+Legacy/\mbox{\hyperlink{stm32__hal__legacy_8h}{stm32\+\_\+hal\+\_\+legacy.\+h}} \\*This file contains aliases definition for the S\+T\+M32\+Cube H\+AL constants macros and functions maintained for legacy purpose }{\pageref{stm32__hal__legacy_8h}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal_8c}{stm32f4xx\+\_\+hal.\+c}} \\*H\+AL module driver. This is the common part of the H\+AL initialization }{\pageref{stm32f4xx__hal_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__cortex_8c}{stm32f4xx\+\_\+hal\+\_\+cortex.\+c}} \\*C\+O\+R\+T\+EX H\+AL module driver. This file provides firmware functions to manage the following functionalities of the C\+O\+R\+T\+EX\+: }{\pageref{stm32f4xx__hal__cortex_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__dma_8c}{stm32f4xx\+\_\+hal\+\_\+dma.\+c}} \\*D\+MA H\+AL module driver }{\pageref{stm32f4xx__hal__dma_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__dma__ex_8c}{stm32f4xx\+\_\+hal\+\_\+dma\+\_\+ex.\+c}} \\*D\+MA Extension H\+AL module driver This file provides firmware functions to manage the following functionalities of the D\+MA Extension peripheral\+: }{\pageref{stm32f4xx__hal__dma__ex_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__exti_8c}{stm32f4xx\+\_\+hal\+\_\+exti.\+c}} \\*E\+X\+TI H\+AL module driver. This file provides firmware functions to manage the following functionalities of the Extended Interrupts and events controller (E\+X\+TI) peripheral\+: }{\pageref{stm32f4xx__hal__exti_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__flash_8c}{stm32f4xx\+\_\+hal\+\_\+flash.\+c}} \\*F\+L\+A\+SH H\+AL module driver. This file provides firmware functions to manage the following functionalities of the internal F\+L\+A\+SH memory\+: }{\pageref{stm32f4xx__hal__flash_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__flash__ex_8c}{stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ex.\+c}} \\*Extended F\+L\+A\+SH H\+AL module driver. This file provides firmware functions to manage the following functionalities of the F\+L\+A\+SH extension peripheral\+: }{\pageref{stm32f4xx__hal__flash__ex_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__flash__ramfunc_8c}{stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ramfunc.\+c}} \\*F\+L\+A\+SH R\+A\+M\+F\+U\+NC module driver. This file provides a F\+L\+A\+SH firmware functions which should be executed from internal S\+R\+AM }{\pageref{stm32f4xx__hal__flash__ramfunc_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__gpio_8c}{stm32f4xx\+\_\+hal\+\_\+gpio.\+c}} \\*G\+P\+IO H\+AL module driver. This file provides firmware functions to manage the following functionalities of the General Purpose Input/\+Output (G\+P\+IO) peripheral\+: }{\pageref{stm32f4xx__hal__gpio_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__hcd_8c}{stm32f4xx\+\_\+hal\+\_\+hcd.\+c}} \\*H\+CD H\+AL module driver. This file provides firmware functions to manage the following functionalities of the U\+SB Peripheral Controller\+: }{\pageref{stm32f4xx__hal__hcd_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__pwr_8c}{stm32f4xx\+\_\+hal\+\_\+pwr.\+c}} \\*P\+WR H\+AL module driver. This file provides firmware functions to manage the following functionalities of the Power Controller (P\+WR) peripheral\+: }{\pageref{stm32f4xx__hal__pwr_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8c}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+c}} \\*Extended P\+WR H\+AL module driver. This file provides firmware functions to manage the following functionalities of P\+WR extension peripheral\+: ~\newline
 }{\pageref{stm32f4xx__hal__pwr__ex_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__rcc_8c}{stm32f4xx\+\_\+hal\+\_\+rcc.\+c}} \\*R\+CC H\+AL module driver. This file provides firmware functions to manage the following functionalities of the Reset and Clock Control (R\+CC) peripheral\+: }{\pageref{stm32f4xx__hal__rcc_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8c}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+c}} \\*Extension R\+CC H\+AL module driver. This file provides firmware functions to manage the following functionalities R\+CC extension peripheral\+: }{\pageref{stm32f4xx__hal__rcc__ex_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__sai_8c}{stm32f4xx\+\_\+hal\+\_\+sai.\+c}} \\*S\+AI H\+AL module driver. This file provides firmware functions to manage the following functionalities of the Serial Audio Interface (S\+AI) peripheral\+: }{\pageref{stm32f4xx__hal__sai_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__sai__ex_8c}{stm32f4xx\+\_\+hal\+\_\+sai\+\_\+ex.\+c}} \\*S\+AI Extension H\+AL module driver. This file provides firmware functions to manage the following functionalities of S\+AI extension peripheral\+: }{\pageref{stm32f4xx__hal__sai__ex_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__tim_8c}{stm32f4xx\+\_\+hal\+\_\+tim.\+c}} \\*T\+IM H\+AL module driver. This file provides firmware functions to manage the following functionalities of the Timer (T\+IM) peripheral\+: }{\pageref{stm32f4xx__hal__tim_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__tim__ex_8c}{stm32f4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+c}} \\*T\+IM H\+AL module driver. This file provides firmware functions to manage the following functionalities of the Timer Extended peripheral\+: }{\pageref{stm32f4xx__hal__tim__ex_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__hal__uart_8c}{stm32f4xx\+\_\+hal\+\_\+uart.\+c}} \\*U\+A\+RT H\+AL module driver. This file provides firmware functions to manage the following functionalities of the Universal Asynchronous Receiver Transmitter Peripheral (U\+A\+RT) }{\pageref{stm32f4xx__hal__uart_8c}}{}
\item\contentsline{section}{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Src/\mbox{\hyperlink{stm32f4xx__ll__usb_8c}{stm32f4xx\+\_\+ll\+\_\+usb.\+c}} \\*U\+SB Low Layer H\+AL module driver }{\pageref{stm32f4xx__ll__usb_8c}}{}
\item\contentsline{section}{F\+A\+T\+F\+S/\+App/\mbox{\hyperlink{fatfs_8c}{fatfs.\+c}} \\*Code for fatfs applications }{\pageref{fatfs_8c}}{}
\item\contentsline{section}{F\+A\+T\+F\+S/\+App/\mbox{\hyperlink{fatfs_8h}{fatfs.\+h}} \\*Header for fatfs applications }{\pageref{fatfs_8h}}{}
\item\contentsline{section}{F\+A\+T\+F\+S/\+Target/{\bfseries ffconf.\+h} }{\pageref{ffconf_8h}}{}
\item\contentsline{section}{F\+A\+T\+F\+S/\+Target/\mbox{\hyperlink{usbh__diskio_8c}{usbh\+\_\+diskio.\+c}} \\*U\+SB Host Disk I/O driver }{\pageref{usbh__diskio_8c}}{}
\item\contentsline{section}{F\+A\+T\+F\+S/\+Target/\mbox{\hyperlink{usbh__diskio_8h}{usbh\+\_\+diskio.\+h}} \\*Header for \mbox{\hyperlink{usbh__diskio_8c}{usbh\+\_\+diskio.\+c}} module }{\pageref{usbh__diskio_8h}}{}
\item\contentsline{section}{file\+\_\+handling/\mbox{\hyperlink{file__handling_8c}{file\+\_\+handling.\+c}} \\*Sources of the file handling library }{\pageref{file__handling_8c}}{}
\item\contentsline{section}{file\+\_\+handling/\mbox{\hyperlink{file__handling_8h}{file\+\_\+handling.\+h}} \\*Header of the file handling library }{\pageref{file__handling_8h}}{}
\item\contentsline{section}{Middlewares/\+S\+T/\+S\+T\+M32\+\_\+\+U\+S\+B\+\_\+\+Host\+\_\+\+Library/\+Class/\+M\+S\+C/\+Inc/\mbox{\hyperlink{usbh__msc_8h}{usbh\+\_\+msc.\+h}} \\*This file contains all the prototypes for the \mbox{\hyperlink{usbh__msc_8c}{usbh\+\_\+msc.\+c}} }{\pageref{usbh__msc_8h}}{}
\item\contentsline{section}{Middlewares/\+S\+T/\+S\+T\+M32\+\_\+\+U\+S\+B\+\_\+\+Host\+\_\+\+Library/\+Class/\+M\+S\+C/\+Inc/\mbox{\hyperlink{usbh__msc__bot_8h}{usbh\+\_\+msc\+\_\+bot.\+h}} \\*Header file for \mbox{\hyperlink{usbh__msc__bot_8c}{usbh\+\_\+msc\+\_\+bot.\+c}} }{\pageref{usbh__msc__bot_8h}}{}
\item\contentsline{section}{Middlewares/\+S\+T/\+S\+T\+M32\+\_\+\+U\+S\+B\+\_\+\+Host\+\_\+\+Library/\+Class/\+M\+S\+C/\+Inc/\mbox{\hyperlink{usbh__msc__scsi_8h}{usbh\+\_\+msc\+\_\+scsi.\+h}} \\*Header file for \mbox{\hyperlink{usbh__msc__scsi_8c}{usbh\+\_\+msc\+\_\+scsi.\+c}} }{\pageref{usbh__msc__scsi_8h}}{}
\item\contentsline{section}{Middlewares/\+S\+T/\+S\+T\+M32\+\_\+\+U\+S\+B\+\_\+\+Host\+\_\+\+Library/\+Class/\+M\+S\+C/\+Src/\mbox{\hyperlink{usbh__msc_8c}{usbh\+\_\+msc.\+c}} }{\pageref{usbh__msc_8c}}{}
\item\contentsline{section}{Middlewares/\+S\+T/\+S\+T\+M32\+\_\+\+U\+S\+B\+\_\+\+Host\+\_\+\+Library/\+Class/\+M\+S\+C/\+Src/\mbox{\hyperlink{usbh__msc__bot_8c}{usbh\+\_\+msc\+\_\+bot.\+c}} \\*This file includes the B\+OT protocol related functions }{\pageref{usbh__msc__bot_8c}}{}
\item\contentsline{section}{Middlewares/\+S\+T/\+S\+T\+M32\+\_\+\+U\+S\+B\+\_\+\+Host\+\_\+\+Library/\+Class/\+M\+S\+C/\+Src/\mbox{\hyperlink{usbh__msc__scsi_8c}{usbh\+\_\+msc\+\_\+scsi.\+c}} \\*This file implements the S\+C\+SI commands }{\pageref{usbh__msc__scsi_8c}}{}
\item\contentsline{section}{Middlewares/\+S\+T/\+S\+T\+M32\+\_\+\+U\+S\+B\+\_\+\+Host\+\_\+\+Library/\+Core/\+Inc/\mbox{\hyperlink{usbh__core_8h}{usbh\+\_\+core.\+h}} \\*Header file for \mbox{\hyperlink{usbh__core_8c}{usbh\+\_\+core.\+c}} }{\pageref{usbh__core_8h}}{}
\item\contentsline{section}{Middlewares/\+S\+T/\+S\+T\+M32\+\_\+\+U\+S\+B\+\_\+\+Host\+\_\+\+Library/\+Core/\+Inc/\mbox{\hyperlink{usbh__ctlreq_8h}{usbh\+\_\+ctlreq.\+h}} \\*Header file for \mbox{\hyperlink{usbh__ctlreq_8c}{usbh\+\_\+ctlreq.\+c}} }{\pageref{usbh__ctlreq_8h}}{}
\item\contentsline{section}{Middlewares/\+S\+T/\+S\+T\+M32\+\_\+\+U\+S\+B\+\_\+\+Host\+\_\+\+Library/\+Core/\+Inc/\mbox{\hyperlink{usbh__def_8h}{usbh\+\_\+def.\+h}} \\*Definitions used in the U\+SB host library }{\pageref{usbh__def_8h}}{}
\item\contentsline{section}{Middlewares/\+S\+T/\+S\+T\+M32\+\_\+\+U\+S\+B\+\_\+\+Host\+\_\+\+Library/\+Core/\+Inc/\mbox{\hyperlink{usbh__ioreq_8h}{usbh\+\_\+ioreq.\+h}} \\*Header file for \mbox{\hyperlink{usbh__ioreq_8c}{usbh\+\_\+ioreq.\+c}} }{\pageref{usbh__ioreq_8h}}{}
\item\contentsline{section}{Middlewares/\+S\+T/\+S\+T\+M32\+\_\+\+U\+S\+B\+\_\+\+Host\+\_\+\+Library/\+Core/\+Inc/\mbox{\hyperlink{usbh__pipes_8h}{usbh\+\_\+pipes.\+h}} \\*Header file for \mbox{\hyperlink{usbh__pipes_8c}{usbh\+\_\+pipes.\+c}} }{\pageref{usbh__pipes_8h}}{}
\item\contentsline{section}{Middlewares/\+S\+T/\+S\+T\+M32\+\_\+\+U\+S\+B\+\_\+\+Host\+\_\+\+Library/\+Core/\+Src/\mbox{\hyperlink{usbh__core_8c}{usbh\+\_\+core.\+c}} \\*This file implements the functions for the core state machine process the enumeration and the control transfer process }{\pageref{usbh__core_8c}}{}
\item\contentsline{section}{Middlewares/\+S\+T/\+S\+T\+M32\+\_\+\+U\+S\+B\+\_\+\+Host\+\_\+\+Library/\+Core/\+Src/\mbox{\hyperlink{usbh__ctlreq_8c}{usbh\+\_\+ctlreq.\+c}} \\*This file implements the control requests for device enumeration }{\pageref{usbh__ctlreq_8c}}{}
\item\contentsline{section}{Middlewares/\+S\+T/\+S\+T\+M32\+\_\+\+U\+S\+B\+\_\+\+Host\+\_\+\+Library/\+Core/\+Src/\mbox{\hyperlink{usbh__ioreq_8c}{usbh\+\_\+ioreq.\+c}} \\*This file handles the issuing of the U\+SB transactions }{\pageref{usbh__ioreq_8c}}{}
\item\contentsline{section}{Middlewares/\+S\+T/\+S\+T\+M32\+\_\+\+U\+S\+B\+\_\+\+Host\+\_\+\+Library/\+Core/\+Src/\mbox{\hyperlink{usbh__pipes_8c}{usbh\+\_\+pipes.\+c}} \\*This file implements functions for opening and closing Pipes }{\pageref{usbh__pipes_8c}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Fat\+Fs/src/{\bfseries diskio.\+h} }{\pageref{diskio_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Fat\+Fs/src/{\bfseries ff.\+h} }{\pageref{ff_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Fat\+Fs/src/\mbox{\hyperlink{ff__gen__drv_8c}{ff\+\_\+gen\+\_\+drv.\+c}} \\*Fat\+Fs generic low level driver }{\pageref{ff__gen__drv_8c}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Fat\+Fs/src/\mbox{\hyperlink{ff__gen__drv_8h}{ff\+\_\+gen\+\_\+drv.\+h}} \\*Header for \mbox{\hyperlink{ff__gen__drv_8c}{ff\+\_\+gen\+\_\+drv.\+c}} module }{\pageref{ff__gen__drv_8h}}{}
\item\contentsline{section}{Middlewares/\+Third\+\_\+\+Party/\+Fat\+Fs/src/{\bfseries integer.\+h} }{\pageref{integer_8h}}{}
\item\contentsline{section}{pdm\+\_\+fir/\mbox{\hyperlink{pdm__fir_8c}{pdm\+\_\+fir.\+c}} \\*Implementation file of the P\+DM F\+IR }{\pageref{pdm__fir_8c}}{}
\item\contentsline{section}{pdm\+\_\+fir/\mbox{\hyperlink{pdm__fir_8h}{pdm\+\_\+fir.\+h}} \\*P\+DM F\+IR Header File. This library Implements a Fir Filter to convert a P\+DM Signal to a P\+CM Sound }{\pageref{pdm__fir_8h}}{}
\item\contentsline{section}{pdm\+\_\+fir/\mbox{\hyperlink{pdm__fir___8h}{pdm\+\_\+fir\+\_\+.\+h}} \\*File containing Generated L\+UT of the Fir filter }{\pageref{pdm__fir___8h}}{}
\item\contentsline{section}{U\+S\+B\+\_\+\+H\+O\+S\+T/\+App/\mbox{\hyperlink{usb__host_8c}{usb\+\_\+host.\+c}} \\*\+: This file implements the U\+SB Host }{\pageref{usb__host_8c}}{}
\item\contentsline{section}{U\+S\+B\+\_\+\+H\+O\+S\+T/\+App/\mbox{\hyperlink{usb__host_8h}{usb\+\_\+host.\+h}} \\*\+: Header for \mbox{\hyperlink{usb__host_8c}{usb\+\_\+host.\+c}} file }{\pageref{usb__host_8h}}{}
\item\contentsline{section}{U\+S\+B\+\_\+\+H\+O\+S\+T/\+Target/\mbox{\hyperlink{usbh__conf_8c}{usbh\+\_\+conf.\+c}} \\*\+: This file implements the board support package for the U\+SB host library }{\pageref{usbh__conf_8c}}{}
\item\contentsline{section}{U\+S\+B\+\_\+\+H\+O\+S\+T/\+Target/\mbox{\hyperlink{usbh__conf_8h}{usbh\+\_\+conf.\+h}} \\*\+: Header for \mbox{\hyperlink{usbh__conf_8c}{usbh\+\_\+conf.\+c}} file }{\pageref{usbh__conf_8h}}{}
\item\contentsline{section}{U\+S\+B\+\_\+\+H\+O\+S\+T/\+Target/\mbox{\hyperlink{usbh__platform_8c}{usbh\+\_\+platform.\+c}} \\*\+: This file implements the U\+SB platform }{\pageref{usbh__platform_8c}}{}
\item\contentsline{section}{U\+S\+B\+\_\+\+H\+O\+S\+T/\+Target/\mbox{\hyperlink{usbh__platform_8h}{usbh\+\_\+platform.\+h}} \\*\+: Header for \mbox{\hyperlink{usbh__platform_8c}{usbh\+\_\+platform.\+c}} file }{\pageref{usbh__platform_8h}}{}
\end{DoxyCompactList}
