Date Mon Dec GMT Server NCSA Content type text html CSE Online DocumentationCSE Principles Digital Systems Design Carl Ebeling Fall Notes synthesis for homework Cadence online documentation get the Cadence online documenation run openbook You probably have source the VLSI TOOLS setups cadence cshrc file first use Verilog simulator for all our simulation The documentation you might want look are under HDL Tools Verilog Simulation Verilog Reference Verilog Tutorial Verilog User Guide Synopsys online documentation get the Synopsys online documentation run iview You probably have source the VLSI TOOLS setups synopsys cshrc file first The Synopsys documentation interest includes Synthesis HDL Compiler for Verilog Reference Manual FPGA Compiler Reference Manua Tutorials DesignSource Tutorial for Verilog ebeling washington edu 