// Seed: 2256171516
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output tri id_8,
    input supply1 id_9,
    input tri id_10,
    input uwire id_11,
    output uwire id_12,
    input wor id_13,
    input uwire id_14,
    input wor id_15,
    input tri id_16
);
  wire id_18;
  assign id_8 = 1 ? id_3 : 1;
  assign id_5 = 1;
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    output wor  id_2,
    output tri  id_3,
    output wand id_4
);
  wire id_6;
  module_0(
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
