Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jul 28 21:19:50 2024
| Host         : ClientOrchid running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -pb miniRV_SoC_timing_summary_routed.pb -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/U_PC/pc_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.367    -7478.247                   9622                83688        0.073        0.000                      0                83688        1.875        0.000                       0                  9094  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
fpga_clk           {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 3.125}        6.250           160.000         
  clk_out2_cpuclk  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk       -2.367    -7478.247                   9622                83673        0.073        0.000                      0                83673        1.875        0.000                       0                  9073  
  clk_out2_cpuclk       96.741        0.000                      0                   15        0.238        0.000                      0                   15       49.500        0.000                       0                    17  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :         9622  Failing Endpoints,  Worst Slack       -2.367ns,  Total Violation    -7478.247ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.367ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_cpuclk rise@6.250ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 2.158ns (25.698%)  route 6.240ns (74.302%))
  Logic Levels:           8  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.877ns = ( 7.127 - 6.250 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.626     0.870    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X51Y87         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.419     1.289 r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/Q
                         net (fo=8195, routed)        2.888     4.177    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_28_28/A5
    SLICE_X58Y40         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.299     4.476 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.476    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_28_28/OD
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I0_O)      0.241     4.717 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_28_28/F7.B/O
                         net (fo=1, routed)           0.000     4.717    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_28_28/O0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     4.815 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_28_28/F8/O
                         net (fo=1, routed)           1.425     6.240    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_28_28_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I0_O)        0.319     6.559 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.559    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_17_n_0
    SLICE_X51Y61         MUXF7 (Prop_muxf7_I0_O)      0.238     6.797 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     6.797    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_7_n_0
    SLICE_X51Y61         MUXF8 (Prop_muxf8_I0_O)      0.104     6.901 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.360     8.261    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I1_O)        0.316     8.577 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=1, routed)           0.566     9.143    Core_cpu/U_EXE_MEM/spo[28]
    SLICE_X53Y79         LUT3 (Prop_lut3_I0_O)        0.124     9.267 r  Core_cpu/U_EXE_MEM/MEM_WB_rdout[28]_i_1/O
                         net (fo=1, routed)           0.000     9.267    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[31]_0[28]
    SLICE_X53Y79         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      6.250     6.250 r  
    Y18                                               0.000     6.250 r  fpga_clk (IN)
                         net (fo=0)                   0.000     6.250    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     7.724 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.905    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     1.050 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     2.675    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.766 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041     4.808    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     4.908 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     5.546    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.637 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.490     7.127    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X53Y79         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[28]/C
                         clock pessimism             -0.136     6.992    
                         clock uncertainty           -0.123     6.868    
    SLICE_X53Y79         FDCE (Setup_fdce_C_D)        0.032     6.900    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[28]
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                 -2.367    

Slack (VIOLATED) :        -2.291ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_cpuclk rise@6.250ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.412ns  (logic 2.127ns (25.284%)  route 6.285ns (74.716%))
  Logic Levels:           8  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.898ns = ( 7.148 - 6.250 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.626     0.870    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X51Y87         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.419     1.289 r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/Q
                         net (fo=8195, routed)        2.809     4.097    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_26_26/A5
    SLICE_X42Y138        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.299     4.396 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_26_26/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.396    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_26_26/OD
    SLICE_X42Y138        MUXF7 (Prop_muxf7_I0_O)      0.241     4.637 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_26_26/F7.B/O
                         net (fo=1, routed)           0.000     4.637    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_26_26/O0
    SLICE_X42Y138        MUXF8 (Prop_muxf8_I0_O)      0.098     4.735 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_26_26/F8/O
                         net (fo=1, routed)           1.524     6.259    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_26_26_n_0
    SLICE_X40Y111        LUT6 (Prop_lut6_I1_O)        0.319     6.578 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     6.578    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_24_n_0
    SLICE_X40Y111        MUXF7 (Prop_muxf7_I1_O)      0.217     6.795 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     6.795    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_10_n_0
    SLICE_X40Y111        MUXF8 (Prop_muxf8_I1_O)      0.094     6.889 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_3/O
                         net (fo=1, routed)           1.378     8.267    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_3_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I3_O)        0.316     8.583 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=1, routed)           0.575     9.158    Core_cpu/U_EXE_MEM/spo[26]
    SLICE_X41Y87         LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  Core_cpu/U_EXE_MEM/MEM_WB_rdout[26]_i_1/O
                         net (fo=1, routed)           0.000     9.282    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[31]_0[26]
    SLICE_X41Y87         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      6.250     6.250 r  
    Y18                                               0.000     6.250 r  fpga_clk (IN)
                         net (fo=0)                   0.000     6.250    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     7.724 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.905    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     1.050 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     2.675    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.766 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041     4.808    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     4.908 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     5.546    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.637 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.511     7.148    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X41Y87         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[26]/C
                         clock pessimism             -0.064     7.085    
                         clock uncertainty           -0.123     6.961    
    SLICE_X41Y87         FDCE (Setup_fdce_C_D)        0.029     6.990    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[26]
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                 -2.291    

Slack (VIOLATED) :        -2.157ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_cpuclk rise@6.250ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.324ns  (logic 2.159ns (25.939%)  route 6.165ns (74.061%))
  Logic Levels:           8  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.898ns = ( 7.148 - 6.250 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.626     0.870    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X51Y87         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.419     1.289 r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/Q
                         net (fo=8195, routed)        2.942     4.231    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_27_27/A5
    SLICE_X62Y135        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.299     4.530 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.530    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_27_27/OD
    SLICE_X62Y135        MUXF7 (Prop_muxf7_I0_O)      0.241     4.771 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_27_27/F7.B/O
                         net (fo=1, routed)           0.000     4.771    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_27_27/O0
    SLICE_X62Y135        MUXF8 (Prop_muxf8_I0_O)      0.098     4.869 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_27_27/F8/O
                         net (fo=1, routed)           1.096     5.965    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_27_27_n_0
    SLICE_X59Y112        LUT6 (Prop_lut6_I5_O)        0.319     6.284 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     6.284    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_26_n_0
    SLICE_X59Y112        MUXF7 (Prop_muxf7_I1_O)      0.245     6.529 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     6.529    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_11_n_0
    SLICE_X59Y112        MUXF8 (Prop_muxf8_I0_O)      0.104     6.633 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_4/O
                         net (fo=1, routed)           1.676     8.309    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_4_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I5_O)        0.316     8.625 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=1, routed)           0.450     9.075    Core_cpu/U_EXE_MEM/spo[27]
    SLICE_X41Y87         LUT3 (Prop_lut3_I0_O)        0.118     9.193 r  Core_cpu/U_EXE_MEM/MEM_WB_rdout[27]_i_1/O
                         net (fo=1, routed)           0.000     9.193    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[31]_0[27]
    SLICE_X41Y87         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      6.250     6.250 r  
    Y18                                               0.000     6.250 r  fpga_clk (IN)
                         net (fo=0)                   0.000     6.250    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     7.724 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.905    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     1.050 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     2.675    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.766 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041     4.808    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     4.908 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     5.546    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.637 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.511     7.148    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X41Y87         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[27]/C
                         clock pessimism             -0.064     7.085    
                         clock uncertainty           -0.123     6.961    
    SLICE_X41Y87         FDCE (Setup_fdce_C_D)        0.075     7.036    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[27]
  -------------------------------------------------------------------
                         required time                          7.036    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                 -2.157    

Slack (VIOLATED) :        -2.111ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_cpuclk rise@6.250ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.185ns  (logic 2.184ns (26.683%)  route 6.001ns (73.317%))
  Logic Levels:           8  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.877ns = ( 7.127 - 6.250 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.626     0.870    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X51Y87         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.419     1.289 r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/Q
                         net (fo=8195, routed)        2.626     3.915    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/A5
    SLICE_X56Y137        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.299     4.214 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.214    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/OD
    SLICE_X56Y137        MUXF7 (Prop_muxf7_I0_O)      0.241     4.455 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/F7.B/O
                         net (fo=1, routed)           0.000     4.455    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/O0
    SLICE_X56Y137        MUXF8 (Prop_muxf8_I0_O)      0.098     4.553 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31/F8/O
                         net (fo=1, routed)           2.065     6.618    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_31_31_n_0
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     6.937 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     6.937    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_25_n_0
    SLICE_X55Y80         MUXF7 (Prop_muxf7_I0_O)      0.238     7.175 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.175    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_11_n_0
    SLICE_X55Y80         MUXF8 (Prop_muxf8_I0_O)      0.104     7.279 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.651     7.930    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.316     8.246 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=1, routed)           0.658     8.905    Core_cpu/U_EXE_MEM/spo[31]
    SLICE_X52Y79         LUT3 (Prop_lut3_I0_O)        0.150     9.055 r  Core_cpu/U_EXE_MEM/MEM_WB_rdout[31]_i_1/O
                         net (fo=1, routed)           0.000     9.055    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[31]_0[31]
    SLICE_X52Y79         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      6.250     6.250 r  
    Y18                                               0.000     6.250 r  fpga_clk (IN)
                         net (fo=0)                   0.000     6.250    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     7.724 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.905    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     1.050 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     2.675    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.766 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041     4.808    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     4.908 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     5.546    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.637 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.490     7.127    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X52Y79         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[31]/C
                         clock pessimism             -0.136     6.992    
                         clock uncertainty           -0.123     6.868    
    SLICE_X52Y79         FDCE (Setup_fdce_C_D)        0.075     6.943    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[31]
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                 -2.111    

Slack (VIOLATED) :        -2.110ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_cpuclk rise@6.250ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 2.423ns (29.436%)  route 5.810ns (70.564%))
  Logic Levels:           8  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 7.147 - 6.250 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.626     0.870    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X51Y87         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.419     1.289 r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/Q
                         net (fo=8195, routed)        2.530     3.818    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_24_24/A5
    SLICE_X74Y44         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.594     4.413 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_24_24/RAMS64E_C/O
                         net (fo=1, routed)           0.000     4.413    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_24_24/OC
    SLICE_X74Y44         MUXF7 (Prop_muxf7_I1_O)      0.247     4.660 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_24_24/F7.B/O
                         net (fo=1, routed)           0.000     4.660    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_24_24/O0
    SLICE_X74Y44         MUXF8 (Prop_muxf8_I0_O)      0.098     4.758 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_24_24/F8/O
                         net (fo=1, routed)           1.369     6.126    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_24_24_n_0
    SLICE_X71Y65         LUT6 (Prop_lut6_I3_O)        0.319     6.445 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     6.445    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15_n_0
    SLICE_X71Y65         MUXF7 (Prop_muxf7_I0_O)      0.212     6.657 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.657    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6_n_0
    SLICE_X71Y65         MUXF8 (Prop_muxf8_I1_O)      0.094     6.751 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           1.508     8.260    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.316     8.576 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=1, routed)           0.403     8.979    Core_cpu/U_EXE_MEM/spo[24]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.124     9.103 r  Core_cpu/U_EXE_MEM/MEM_WB_rdout[24]_i_1/O
                         net (fo=1, routed)           0.000     9.103    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[31]_0[24]
    SLICE_X39Y85         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      6.250     6.250 r  
    Y18                                               0.000     6.250 r  fpga_clk (IN)
                         net (fo=0)                   0.000     6.250    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     7.724 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.905    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     1.050 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     2.675    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.766 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041     4.808    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     4.908 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     5.546    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.637 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.510     7.147    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X39Y85         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[24]/C
                         clock pessimism             -0.064     7.084    
                         clock uncertainty           -0.123     6.960    
    SLICE_X39Y85         FDCE (Setup_fdce_C_D)        0.032     6.992    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[24]
  -------------------------------------------------------------------
                         required time                          6.992    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                 -2.110    

Slack (VIOLATED) :        -2.069ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_cpuclk rise@6.250ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 2.158ns (26.644%)  route 5.942ns (73.356%))
  Logic Levels:           8  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.877ns = ( 7.127 - 6.250 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.626     0.870    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X51Y87         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.419     1.289 r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/Q
                         net (fo=8195, routed)        2.827     4.116    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/A5
    SLICE_X88Y105        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.299     4.415 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.415    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/OD
    SLICE_X88Y105        MUXF7 (Prop_muxf7_I0_O)      0.241     4.656 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/F7.B/O
                         net (fo=1, routed)           0.000     4.656    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/O0
    SLICE_X88Y105        MUXF8 (Prop_muxf8_I0_O)      0.098     4.754 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/F8/O
                         net (fo=1, routed)           1.272     6.025    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I3_O)        0.319     6.344 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     6.344    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_25_n_0
    SLICE_X72Y92         MUXF7 (Prop_muxf7_I0_O)      0.238     6.582 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     6.582    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_11_n_0
    SLICE_X72Y92         MUXF8 (Prop_muxf8_I0_O)      0.104     6.686 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4/O
                         net (fo=1, routed)           1.427     8.113    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I5_O)        0.316     8.429 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=1, routed)           0.416     8.845    Core_cpu/U_EXE_MEM/spo[25]
    SLICE_X52Y79         LUT3 (Prop_lut3_I0_O)        0.124     8.969 r  Core_cpu/U_EXE_MEM/MEM_WB_rdout[25]_i_1/O
                         net (fo=1, routed)           0.000     8.969    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[31]_0[25]
    SLICE_X52Y79         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      6.250     6.250 r  
    Y18                                               0.000     6.250 r  fpga_clk (IN)
                         net (fo=0)                   0.000     6.250    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     7.724 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.905    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     1.050 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     2.675    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.766 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041     4.808    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     4.908 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     5.546    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.637 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.490     7.127    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X52Y79         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[25]/C
                         clock pessimism             -0.136     6.992    
                         clock uncertainty           -0.123     6.868    
    SLICE_X52Y79         FDCE (Setup_fdce_C_D)        0.032     6.900    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[25]
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                 -2.069    

Slack (VIOLATED) :        -2.060ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_cpuclk rise@6.250ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 2.127ns (25.993%)  route 6.056ns (74.007%))
  Logic Levels:           8  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.898ns = ( 7.148 - 6.250 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.626     0.870    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X51Y87         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.419     1.289 r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/Q
                         net (fo=8195, routed)        3.039     4.327    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/A5
    SLICE_X58Y140        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.299     4.626 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.626    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/OD
    SLICE_X58Y140        MUXF7 (Prop_muxf7_I0_O)      0.241     4.867 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/F7.B/O
                         net (fo=1, routed)           0.000     4.867    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/O0
    SLICE_X58Y140        MUXF8 (Prop_muxf8_I0_O)      0.098     4.965 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14/F8/O
                         net (fo=1, routed)           1.182     6.148    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_14_14_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I0_O)        0.319     6.467 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     6.467    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_28_n_0
    SLICE_X55Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     6.684 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     6.684    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_12_n_0
    SLICE_X55Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     6.778 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_4/O
                         net (fo=1, routed)           1.686     8.463    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0_i_4_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.316     8.779 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=1, routed)           0.149     8.928    Core_cpu/U_EXE_MEM/spo[14]
    SLICE_X41Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.052 r  Core_cpu/U_EXE_MEM/MEM_WB_rdout[14]_i_1/O
                         net (fo=1, routed)           0.000     9.052    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[31]_0[14]
    SLICE_X41Y87         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      6.250     6.250 r  
    Y18                                               0.000     6.250 r  fpga_clk (IN)
                         net (fo=0)                   0.000     6.250    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     7.724 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.905    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     1.050 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     2.675    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.766 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041     4.808    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     4.908 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     5.546    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.637 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.511     7.148    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X41Y87         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[14]/C
                         clock pessimism             -0.064     7.085    
                         clock uncertainty           -0.123     6.961    
    SLICE_X41Y87         FDCE (Setup_fdce_C_D)        0.031     6.992    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[14]
  -------------------------------------------------------------------
                         required time                          6.992    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                 -2.060    

Slack (VIOLATED) :        -2.041ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_cpuclk rise@6.250ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.094ns  (logic 1.989ns (24.574%)  route 6.105ns (75.426%))
  Logic Levels:           8  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.891ns = ( 7.141 - 6.250 ) 
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.618     0.862    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X55Y86         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.456     1.318 r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[3]/Q
                         net (fo=8196, routed)        3.170     4.488    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_19_19/A1
    SLICE_X54Y142        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     4.612 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.612    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_19_19/OD
    SLICE_X54Y142        MUXF7 (Prop_muxf7_I0_O)      0.241     4.853 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_19_19/F7.B/O
                         net (fo=1, routed)           0.000     4.853    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_19_19/O0
    SLICE_X54Y142        MUXF8 (Prop_muxf8_I0_O)      0.098     4.951 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_19_19/F8/O
                         net (fo=1, routed)           1.659     6.610    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_19_19_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.319     6.929 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     6.929    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_28_n_0
    SLICE_X53Y99         MUXF7 (Prop_muxf7_I1_O)      0.217     7.146 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.146    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_12_n_0
    SLICE_X53Y99         MUXF8 (Prop_muxf8_I1_O)      0.094     7.240 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_4/O
                         net (fo=1, routed)           1.121     8.362    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_4_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I5_O)        0.316     8.678 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=1, routed)           0.154     8.831    Core_cpu/U_EXE_MEM/spo[19]
    SLICE_X51Y87         LUT5 (Prop_lut5_I4_O)        0.124     8.955 r  Core_cpu/U_EXE_MEM/MEM_WB_rdout[19]_i_1/O
                         net (fo=1, routed)           0.000     8.955    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[31]_0[19]
    SLICE_X51Y87         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      6.250     6.250 r  
    Y18                                               0.000     6.250 r  fpga_clk (IN)
                         net (fo=0)                   0.000     6.250    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     7.724 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.905    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     1.050 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     2.675    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.766 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041     4.808    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     4.908 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     5.546    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.637 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.504     7.141    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X51Y87         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[19]/C
                         clock pessimism             -0.136     7.006    
                         clock uncertainty           -0.123     6.882    
    SLICE_X51Y87         FDCE (Setup_fdce_C_D)        0.032     6.914    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[19]
  -------------------------------------------------------------------
                         required time                          6.914    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                 -2.041    

Slack (VIOLATED) :        -2.027ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_cpuclk rise@6.250ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 2.122ns (26.342%)  route 5.934ns (73.658%))
  Logic Levels:           8  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 7.126 - 6.250 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.626     0.870    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X51Y87         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.419     1.289 r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[7]/Q
                         net (fo=8195, routed)        2.997     4.285    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_8_8/A5
    SLICE_X76Y41         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.299     4.584 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.584    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_8_8/OD
    SLICE_X76Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     4.825 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_8_8/F7.B/O
                         net (fo=1, routed)           0.000     4.825    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_8_8/O0
    SLICE_X76Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     4.923 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_8_8/F8/O
                         net (fo=1, routed)           1.403     6.326    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_8_8_n_0
    SLICE_X67Y66         LUT6 (Prop_lut6_I3_O)        0.319     6.645 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     6.645    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_15_n_0
    SLICE_X67Y66         MUXF7 (Prop_muxf7_I0_O)      0.212     6.857 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.857    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_6_n_0
    SLICE_X67Y66         MUXF8 (Prop_muxf8_I1_O)      0.094     6.951 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_1/O
                         net (fo=1, routed)           1.251     8.203    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_1_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.316     8.519 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           0.282     8.801    Core_cpu/U_EXE_MEM/spo[8]
    SLICE_X55Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.925 r  Core_cpu/U_EXE_MEM/MEM_WB_rdout[8]_i_1/O
                         net (fo=1, routed)           0.000     8.925    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[31]_0[8]
    SLICE_X55Y71         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      6.250     6.250 r  
    Y18                                               0.000     6.250 r  fpga_clk (IN)
                         net (fo=0)                   0.000     6.250    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     7.724 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.905    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     1.050 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     2.675    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.766 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041     4.808    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     4.908 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     5.546    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.637 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.489     7.126    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X55Y71         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[8]/C
                         clock pessimism             -0.136     6.991    
                         clock uncertainty           -0.123     6.867    
    SLICE_X55Y71         FDCE (Setup_fdce_C_D)        0.031     6.898    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[8]
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                 -2.027    

Slack (VIOLATED) :        -2.010ns  (required time - arrival time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_cpuclk rise@6.250ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        8.066ns  (logic 2.020ns (25.045%)  route 6.046ns (74.955%))
  Logic Levels:           8  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.895ns = ( 7.145 - 6.250 ) 
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.618     0.862    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X55Y86         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.456     1.318 r  Core_cpu/U_EXE_MEM/EXE_MEM_aluC_reg[3]/Q
                         net (fo=8196, routed)        2.832     4.150    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_22_22/A1
    SLICE_X60Y34         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     4.274 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_22_22/RAMS64E_D/O
                         net (fo=1, routed)           0.000     4.274    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_22_22/OD
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.241     4.515 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_22_22/F7.B/O
                         net (fo=1, routed)           0.000     4.515    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_22_22/O0
    SLICE_X60Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     4.613 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_22_22/F8/O
                         net (fo=1, routed)           1.743     6.356    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_22_22_n_0
    SLICE_X57Y78         LUT6 (Prop_lut6_I3_O)        0.319     6.675 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.675    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_13_n_0
    SLICE_X57Y78         MUXF7 (Prop_muxf7_I0_O)      0.238     6.913 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.913    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_5_n_0
    SLICE_X57Y78         MUXF8 (Prop_muxf8_I0_O)      0.104     7.017 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, routed)           1.188     8.205    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_1_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I0_O)        0.316     8.521 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=1, routed)           0.282     8.803    Core_cpu/U_EXE_MEM/spo[22]
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.124     8.927 r  Core_cpu/U_EXE_MEM/MEM_WB_rdout[22]_i_1/O
                         net (fo=1, routed)           0.000     8.927    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[31]_0[22]
    SLICE_X45Y87         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      6.250     6.250 r  
    Y18                                               0.000     6.250 r  fpga_clk (IN)
                         net (fo=0)                   0.000     6.250    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474     7.724 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.905    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     1.050 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     2.675    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.766 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041     4.808    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     4.908 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     5.546    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.637 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        1.508     7.145    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X45Y87         FDCE                                         r  Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[22]/C
                         clock pessimism             -0.136     7.010    
                         clock uncertainty           -0.123     6.886    
    SLICE_X45Y87         FDCE (Setup_fdce_C_D)        0.031     6.917    Core_cpu/U_MEM_WB/MEM_WB_rdout_reg[22]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 -2.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Core_cpu/U_ID_EXE/ID_EXE_RF_rD2_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.784%)  route 0.196ns (58.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.637     0.719    Core_cpu/U_ID_EXE/cpu_clk_BUFG
    SLICE_X32Y48         FDCE                                         r  Core_cpu/U_ID_EXE/ID_EXE_RF_rD2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     0.860 r  Core_cpu/U_ID_EXE/ID_EXE_RF_rD2_reg[17]/Q
                         net (fo=7, routed)           0.196     1.056    Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[31]_1[17]
    SLICE_X33Y51         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.841     1.249    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X33Y51         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[17]/C
                         clock pessimism             -0.332     0.917    
    SLICE_X33Y51         FDCE (Hold_fdce_C_D)         0.066     0.983    Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_5_5/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.240%)  route 0.283ns (66.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.632     0.714    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X43Y46         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141     0.855 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[5]/Q
                         net (fo=258, routed)         0.283     1.138    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_5_5/D
    SLICE_X42Y52         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_5_5/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.837     1.245    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_5_5/WCLK
    SLICE_X42Y52         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_5_5/RAMS64E_D/CLK
                         clock pessimism             -0.332     0.913    
    SLICE_X42Y52         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.057    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Core_cpu/U_IF_ID/IF_ID_pc_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_ID_EXE/ID_EXE_pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.623%)  route 0.224ns (61.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.633     0.715    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X39Y48         FDCE                                         r  Core_cpu/U_IF_ID/IF_ID_pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141     0.856 r  Core_cpu/U_IF_ID/IF_ID_pc_reg[31]/Q
                         net (fo=1, routed)           0.224     1.080    Core_cpu/U_ID_EXE/IF_ID_pc[31]
    SLICE_X40Y51         FDCE                                         r  Core_cpu/U_ID_EXE/ID_EXE_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.839     1.247    Core_cpu/U_ID_EXE/cpu_clk_BUFG
    SLICE_X40Y51         FDCE                                         r  Core_cpu/U_ID_EXE/ID_EXE_pc_reg[31]/C
                         clock pessimism             -0.332     0.915    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.070     0.985    Core_cpu/U_ID_EXE/ID_EXE_pc_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_7_7/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.318%)  route 0.309ns (68.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.633     0.715    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X40Y49         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.141     0.856 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[7]/Q
                         net (fo=258, routed)         0.309     1.165    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_7_7/D
    SLICE_X30Y54         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_7_7/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.840     1.248    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_7_7/WCLK
    SLICE_X30Y54         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_7_7/RAMS64E_D/CLK
                         clock pessimism             -0.332     0.916    
    SLICE_X30Y54         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.060    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Core_cpu/U_ID_EXE/ID_EXE_imm_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_EXE_MEM/EXE_MEM_imm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.907%)  route 0.347ns (71.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.569     0.650    Core_cpu/U_ID_EXE/cpu_clk_BUFG
    SLICE_X36Y50         FDCE                                         r  Core_cpu/U_ID_EXE/ID_EXE_imm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     0.791 r  Core_cpu/U_ID_EXE/ID_EXE_imm_reg[3]/Q
                         net (fo=10, routed)          0.347     1.138    Core_cpu/U_EXE_MEM/EXE_MEM_imm_reg[31]_1[3]
    SLICE_X36Y41         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_imm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.908     1.316    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X36Y41         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_imm_reg[3]/C
                         clock pessimism             -0.332     0.984    
    SLICE_X36Y41         FDCE (Hold_fdce_C_D)         0.046     1.030    Core_cpu/U_EXE_MEM/EXE_MEM_imm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Core_cpu/U_ID_EXE/ID_EXE_RF_rD2_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.393%)  route 0.236ns (62.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.636     0.718    Core_cpu/U_ID_EXE/cpu_clk_BUFG
    SLICE_X36Y47         FDCE                                         r  Core_cpu/U_ID_EXE/ID_EXE_RF_rD2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     0.859 r  Core_cpu/U_ID_EXE/ID_EXE_RF_rD2_reg[31]/Q
                         net (fo=6, routed)           0.236     1.095    Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[31]_1[31]
    SLICE_X43Y50         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.837     1.245    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X43Y50         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[31]/C
                         clock pessimism             -0.332     0.913    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.070     0.983    Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Core_cpu/U_IF_ID/IF_ID_inst_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_ID_EXE/ID_EXE_ALUSel_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.780%)  route 0.179ns (44.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.637     0.719    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X28Y48         FDCE                                         r  Core_cpu/U_IF_ID/IF_ID_inst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.128     0.847 f  Core_cpu/U_IF_ID/IF_ID_inst_reg[6]/Q
                         net (fo=20, routed)          0.179     1.026    Core_cpu/U_IF_ID/IF_ID_inst[6]
    SLICE_X29Y50         LUT5 (Prop_lut5_I4_O)        0.098     1.124 r  Core_cpu/U_IF_ID/ID_EXE_ALUSel[3]_i_1/O
                         net (fo=1, routed)           0.000     1.124    Core_cpu/U_ID_EXE/ID_EXE_ALUSel_reg[3]_0[3]
    SLICE_X29Y50         FDCE                                         r  Core_cpu/U_ID_EXE/ID_EXE_ALUSel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.841     1.249    Core_cpu/U_ID_EXE/cpu_clk_BUFG
    SLICE_X29Y50         FDCE                                         r  Core_cpu/U_ID_EXE/ID_EXE_ALUSel_reg[3]/C
                         clock pessimism             -0.332     0.917    
    SLICE_X29Y50         FDCE (Hold_fdce_C_D)         0.092     1.009    Core_cpu/U_ID_EXE/ID_EXE_ALUSel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.966%)  route 0.314ns (69.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.633     0.715    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X45Y49         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDCE (Prop_fdce_C_Q)         0.141     0.856 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[9]/Q
                         net (fo=258, routed)         0.314     1.170    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_9_9/D
    SLICE_X54Y50         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.833     1.241    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_9_9/WCLK
    SLICE_X54Y50         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.332     0.909    
    SLICE_X54Y50         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.053    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_21_21/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.723%)  route 0.137ns (49.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.637     0.719    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X33Y48         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     0.860 r  Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[21]/Q
                         net (fo=258, routed)         0.137     0.997    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_21_21/D
    SLICE_X30Y48         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_21_21/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.911     1.319    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_21_21/WCLK
    SLICE_X30Y48         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_21_21/RAMS64E_D/CLK
                         clock pessimism             -0.585     0.735    
    SLICE_X30Y48         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.879    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Core_cpu/U_ID_EXE/ID_EXE_pc_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.224%)  route 0.342ns (72.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.567     0.648    Core_cpu/U_ID_EXE/cpu_clk_BUFG
    SLICE_X41Y50         FDCE                                         r  Core_cpu/U_ID_EXE/ID_EXE_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.128     0.776 r  Core_cpu/U_ID_EXE/ID_EXE_pc_reg[20]/Q
                         net (fo=4, routed)           0.342     1.118    Core_cpu/U_EXE_MEM/ID_EXE_pc[20]
    SLICE_X28Y45         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9070, routed)        0.911     1.319    Core_cpu/U_EXE_MEM/cpu_clk_BUFG
    SLICE_X28Y45         FDCE                                         r  Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[20]/C
                         clock pessimism             -0.332     0.987    
    SLICE_X28Y45         FDCE (Hold_fdce_C_D)         0.012     0.999    Core_cpu/U_EXE_MEM/EXE_MEM_pc_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.250       4.095      BUFGCTRL_X0Y3   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         6.250       4.095      BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         6.250       5.001      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         6.250       5.250      SLICE_X40Y77    Core_cpu/U_EXE_MEM/EXE_MEM_DRAMWen_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         6.250       5.250      SLICE_X26Y48    Core_cpu/U_EXE_MEM/EXE_MEM_RFWen_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         6.250       5.250      SLICE_X43Y50    Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         6.250       5.250      SLICE_X40Y52    Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         6.250       5.250      SLICE_X52Y47    Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         6.250       5.250      SLICE_X33Y51    Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         6.250       5.250      SLICE_X41Y46    Core_cpu/U_EXE_MEM/EXE_MEM_RF_rD2_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       6.250       153.750    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X74Y92    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X74Y92    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X74Y92    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X42Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X42Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X42Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X42Y124   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X12Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X12Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_15_15/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X12Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_15_15/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X74Y92    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X74Y92    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X74Y92    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X56Y113   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X56Y113   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X56Y113   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X54Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_7_7/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X54Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_7_7/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X54Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_7_7/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         3.125       1.875      SLICE_X54Y55    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_7_7/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       96.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.741ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.828ns (28.965%)  route 2.031ns (71.035%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.963ns = ( 99.037 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.076    -1.916    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.124    -1.792 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.845    -0.947    myDigital/io_clk
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  myDigital/counter_reg[7]/Q
                         net (fo=2, routed)           0.692     0.201    myDigital/counter_reg[7]
    SLICE_X12Y139        LUT4 (Prop_lut4_I0_O)        0.124     0.325 r  myDigital/flag[2]_i_4/O
                         net (fo=1, routed)           0.663     0.989    myDigital/flag[2]_i_4_n_1
    SLICE_X12Y140        LUT6 (Prop_lut6_I0_O)        0.124     1.113 r  myDigital/flag[2]_i_3/O
                         net (fo=3, routed)           0.675     1.788    myDigital/p_0_in
    SLICE_X12Y138        LUT3 (Prop_lut3_I1_O)        0.124     1.912 r  myDigital/flag[1]_i_1/O
                         net (fo=1, routed)           0.000     1.912    myDigital/flag[1]_i_1_n_1
    SLICE_X12Y138        FDCE                                         r  myDigital/flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.864    98.381    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.100    98.481 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.557    99.037    myDigital/io_clk
    SLICE_X12Y138        FDCE                                         r  myDigital/flag_reg[1]/C
                         clock pessimism             -0.272    98.765    
                         clock uncertainty           -0.190    98.575    
    SLICE_X12Y138        FDCE (Setup_fdce_C_D)        0.077    98.652    myDigital/flag_reg[1]
  -------------------------------------------------------------------
                         required time                         98.652    
                         arrival time                          -1.912    
  -------------------------------------------------------------------
                         slack                                 96.741    

Slack (MET) :             96.747ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.828ns (28.985%)  route 2.029ns (71.015%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.963ns = ( 99.037 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.076    -1.916    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.124    -1.792 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.845    -0.947    myDigital/io_clk
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  myDigital/counter_reg[7]/Q
                         net (fo=2, routed)           0.692     0.201    myDigital/counter_reg[7]
    SLICE_X12Y139        LUT4 (Prop_lut4_I0_O)        0.124     0.325 r  myDigital/flag[2]_i_4/O
                         net (fo=1, routed)           0.663     0.989    myDigital/flag[2]_i_4_n_1
    SLICE_X12Y140        LUT6 (Prop_lut6_I0_O)        0.124     1.113 r  myDigital/flag[2]_i_3/O
                         net (fo=3, routed)           0.673     1.786    myDigital/p_0_in
    SLICE_X12Y138        LUT2 (Prop_lut2_I0_O)        0.124     1.910 r  myDigital/flag[0]_i_1/O
                         net (fo=1, routed)           0.000     1.910    myDigital/flag[0]_i_1_n_1
    SLICE_X12Y138        FDCE                                         r  myDigital/flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.864    98.381    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.100    98.481 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.557    99.037    myDigital/io_clk
    SLICE_X12Y138        FDCE                                         r  myDigital/flag_reg[0]/C
                         clock pessimism             -0.272    98.765    
                         clock uncertainty           -0.190    98.575    
    SLICE_X12Y138        FDCE (Setup_fdce_C_D)        0.081    98.656    myDigital/flag_reg[0]
  -------------------------------------------------------------------
                         required time                         98.656    
                         arrival time                          -1.910    
  -------------------------------------------------------------------
                         slack                                 96.747    

Slack (MET) :             96.758ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/flag_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.852ns (29.556%)  route 2.031ns (70.444%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.963ns = ( 99.037 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.076    -1.916    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.124    -1.792 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.845    -0.947    myDigital/io_clk
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  myDigital/counter_reg[7]/Q
                         net (fo=2, routed)           0.692     0.201    myDigital/counter_reg[7]
    SLICE_X12Y139        LUT4 (Prop_lut4_I0_O)        0.124     0.325 r  myDigital/flag[2]_i_4/O
                         net (fo=1, routed)           0.663     0.989    myDigital/flag[2]_i_4_n_1
    SLICE_X12Y140        LUT6 (Prop_lut6_I0_O)        0.124     1.113 r  myDigital/flag[2]_i_3/O
                         net (fo=3, routed)           0.675     1.788    myDigital/p_0_in
    SLICE_X12Y138        LUT4 (Prop_lut4_I2_O)        0.148     1.936 r  myDigital/flag[2]_i_1/O
                         net (fo=1, routed)           0.000     1.936    myDigital/flag[2]_i_1_n_1
    SLICE_X12Y138        FDCE                                         r  myDigital/flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.864    98.381    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.100    98.481 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.557    99.037    myDigital/io_clk
    SLICE_X12Y138        FDCE                                         r  myDigital/flag_reg[2]/C
                         clock pessimism             -0.272    98.765    
                         clock uncertainty           -0.190    98.575    
    SLICE_X12Y138        FDCE (Setup_fdce_C_D)        0.118    98.693    myDigital/flag_reg[2]
  -------------------------------------------------------------------
                         required time                         98.693    
                         arrival time                          -1.936    
  -------------------------------------------------------------------
                         slack                                 96.758    

Slack (MET) :             97.745ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 1.464ns (74.862%)  route 0.492ns (25.138%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 99.078 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.076    -1.916    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.124    -1.792 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.845    -0.947    myDigital/io_clk
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  myDigital/counter_reg[5]/Q
                         net (fo=2, routed)           0.492     0.001    myDigital/counter_reg[5]
    SLICE_X13Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.675 r  myDigital/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.675    myDigital/counter_reg[4]_i_1_n_1
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.009 r  myDigital/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.009    myDigital/counter_reg[8]_i_1_n_7
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.864    98.381    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.100    98.481 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.597    99.078    myDigital/io_clk
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[9]/C
                         clock pessimism             -0.196    98.881    
                         clock uncertainty           -0.190    98.692    
    SLICE_X13Y140        FDCE (Setup_fdce_C_D)        0.062    98.754    myDigital/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         98.754    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 97.745    

Slack (MET) :             97.766ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.443ns (74.589%)  route 0.492ns (25.411%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 99.078 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.076    -1.916    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.124    -1.792 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.845    -0.947    myDigital/io_clk
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  myDigital/counter_reg[5]/Q
                         net (fo=2, routed)           0.492     0.001    myDigital/counter_reg[5]
    SLICE_X13Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.675 r  myDigital/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.675    myDigital/counter_reg[4]_i_1_n_1
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.988 r  myDigital/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.988    myDigital/counter_reg[8]_i_1_n_5
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.864    98.381    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.100    98.481 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.597    99.078    myDigital/io_clk
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[11]/C
                         clock pessimism             -0.196    98.881    
                         clock uncertainty           -0.190    98.692    
    SLICE_X13Y140        FDCE (Setup_fdce_C_D)        0.062    98.754    myDigital/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         98.754    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 97.766    

Slack (MET) :             97.840ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 1.369ns (73.579%)  route 0.492ns (26.421%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 99.078 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.076    -1.916    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.124    -1.792 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.845    -0.947    myDigital/io_clk
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  myDigital/counter_reg[5]/Q
                         net (fo=2, routed)           0.492     0.001    myDigital/counter_reg[5]
    SLICE_X13Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.675 r  myDigital/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.675    myDigital/counter_reg[4]_i_1_n_1
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.914 r  myDigital/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.914    myDigital/counter_reg[8]_i_1_n_6
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.864    98.381    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.100    98.481 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.597    99.078    myDigital/io_clk
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[10]/C
                         clock pessimism             -0.196    98.881    
                         clock uncertainty           -0.190    98.692    
    SLICE_X13Y140        FDCE (Setup_fdce_C_D)        0.062    98.754    myDigital/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         98.754    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                 97.840    

Slack (MET) :             97.856ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 1.353ns (73.350%)  route 0.492ns (26.650%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 99.078 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    -0.196ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.076    -1.916    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.124    -1.792 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.845    -0.947    myDigital/io_clk
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  myDigital/counter_reg[5]/Q
                         net (fo=2, routed)           0.492     0.001    myDigital/counter_reg[5]
    SLICE_X13Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.675 r  myDigital/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.675    myDigital/counter_reg[4]_i_1_n_1
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.898 r  myDigital/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.898    myDigital/counter_reg[8]_i_1_n_8
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.864    98.381    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.100    98.481 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.597    99.078    myDigital/io_clk
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[8]/C
                         clock pessimism             -0.196    98.881    
                         clock uncertainty           -0.190    98.692    
    SLICE_X13Y140        FDCE (Setup_fdce_C_D)        0.062    98.754    myDigital/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         98.754    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                 97.856    

Slack (MET) :             97.995ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 1.464ns (74.862%)  route 0.492ns (25.138%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 99.204 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.076    -1.916    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.124    -1.792 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.646    -1.146    myDigital/io_clk
    SLICE_X13Y138        FDCE                                         r  myDigital/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDCE (Prop_fdce_C_Q)         0.456    -0.690 r  myDigital/counter_reg[1]/Q
                         net (fo=2, routed)           0.492    -0.198    myDigital/counter_reg[1]
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.476 r  myDigital/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.476    myDigital/counter_reg[0]_i_1_n_1
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.810 r  myDigital/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.810    myDigital/counter_reg[4]_i_1_n_7
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.864    98.381    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.100    98.481 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.724    99.204    myDigital/io_clk
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[5]/C
                         clock pessimism             -0.272    98.932    
                         clock uncertainty           -0.190    98.742    
    SLICE_X13Y139        FDCE (Setup_fdce_C_D)        0.062    98.804    myDigital/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         98.804    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                 97.995    

Slack (MET) :             98.016ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.443ns (74.589%)  route 0.492ns (25.411%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 99.204 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.076    -1.916    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.124    -1.792 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.646    -1.146    myDigital/io_clk
    SLICE_X13Y138        FDCE                                         r  myDigital/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDCE (Prop_fdce_C_Q)         0.456    -0.690 r  myDigital/counter_reg[1]/Q
                         net (fo=2, routed)           0.492    -0.198    myDigital/counter_reg[1]
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.476 r  myDigital/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.476    myDigital/counter_reg[0]_i_1_n_1
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.789 r  myDigital/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.789    myDigital/counter_reg[4]_i_1_n_5
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.864    98.381    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.100    98.481 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.724    99.204    myDigital/io_clk
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[7]/C
                         clock pessimism             -0.272    98.932    
                         clock uncertainty           -0.190    98.742    
    SLICE_X13Y139        FDCE (Setup_fdce_C_D)        0.062    98.804    myDigital/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         98.804    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                 98.016    

Slack (MET) :             98.090ns  (required time - arrival time)
  Source:                 myDigital/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 1.369ns (73.579%)  route 0.492ns (26.421%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 99.204 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.146ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.076    -1.916    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.124    -1.792 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.646    -1.146    myDigital/io_clk
    SLICE_X13Y138        FDCE                                         r  myDigital/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDCE (Prop_fdce_C_Q)         0.456    -0.690 r  myDigital/counter_reg[1]/Q
                         net (fo=2, routed)           0.492    -0.198    myDigital/counter_reg[1]
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.476 r  myDigital/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.476    myDigital/counter_reg[0]_i_1_n_1
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.715 r  myDigital/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.715    myDigital/counter_reg[4]_i_1_n_6
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   100.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    96.516 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.864    98.381    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.100    98.481 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.724    99.204    myDigital/io_clk
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[6]/C
                         clock pessimism             -0.272    98.932    
                         clock uncertainty           -0.190    98.742    
    SLICE_X13Y139        FDCE (Setup_fdce_C_D)        0.062    98.804    myDigital/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         98.804    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 98.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.851%)  route 0.119ns (25.149%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.039ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.709    -0.341    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.257    -0.039    myDigital/io_clk
    SLICE_X13Y138        FDCE                                         r  myDigital/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDCE (Prop_fdce_C_Q)         0.141     0.102 r  myDigital/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     0.221    myDigital/counter_reg[3]
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.381 r  myDigital/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.381    myDigital/counter_reg[0]_i_1_n_1
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.435 r  myDigital/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.435    myDigital/counter_reg[4]_i_1_n_8
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010    -0.081    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.056    -0.025 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.388     0.363    myDigital/io_clk
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[4]/C
                         clock pessimism             -0.271     0.092    
    SLICE_X13Y139        FDCE (Hold_fdce_C_D)         0.105     0.197    myDigital/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.421%)  route 0.119ns (24.579%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.039ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.709    -0.341    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.257    -0.039    myDigital/io_clk
    SLICE_X13Y138        FDCE                                         r  myDigital/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDCE (Prop_fdce_C_Q)         0.141     0.102 r  myDigital/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     0.221    myDigital/counter_reg[3]
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.381 r  myDigital/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.381    myDigital/counter_reg[0]_i_1_n_1
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.446 r  myDigital/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.446    myDigital/counter_reg[4]_i_1_n_6
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010    -0.081    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.056    -0.025 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.388     0.363    myDigital/io_clk
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[6]/C
                         clock pessimism             -0.271     0.092    
    SLICE_X13Y139        FDCE (Hold_fdce_C_D)         0.105     0.197    myDigital/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    -0.025ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.709    -0.341    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.271    -0.025    myDigital/io_clk
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDCE (Prop_fdce_C_Q)         0.141     0.116 r  myDigital/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     0.235    myDigital/counter_reg[11]
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.343 r  myDigital/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.343    myDigital/counter_reg[8]_i_1_n_5
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010    -0.081    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.056    -0.025 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.314     0.289    myDigital/io_clk
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[11]/C
                         clock pessimism             -0.314    -0.025    
    SLICE_X13Y140        FDCE (Hold_fdce_C_D)         0.105     0.080    myDigital/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.039ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.709    -0.341    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.335     0.039    myDigital/io_clk
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.141     0.180 r  myDigital/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     0.299    myDigital/counter_reg[7]
    SLICE_X13Y139        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.407 r  myDigital/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.407    myDigital/counter_reg[4]_i_1_n_5
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010    -0.081    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.056    -0.025 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.388     0.363    myDigital/io_clk
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[7]/C
                         clock pessimism             -0.324     0.039    
    SLICE_X13Y139        FDCE (Hold_fdce_C_D)         0.105     0.144    myDigital/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.271ns
    Source Clock Delay      (SCD):    -0.039ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.709    -0.341    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.257    -0.039    myDigital/io_clk
    SLICE_X13Y138        FDCE                                         r  myDigital/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDCE (Prop_fdce_C_Q)         0.141     0.102 r  myDigital/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     0.221    myDigital/counter_reg[3]
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.329 r  myDigital/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.329    myDigital/counter_reg[0]_i_1_n_5
    SLICE_X13Y138        FDCE                                         r  myDigital/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010    -0.081    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.056    -0.025 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.296     0.271    myDigital/io_clk
    SLICE_X13Y138        FDCE                                         r  myDigital/counter_reg[3]/C
                         clock pessimism             -0.310    -0.039    
    SLICE_X13Y138        FDCE (Hold_fdce_C_D)         0.105     0.066    myDigital/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    -0.025ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.709    -0.341    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.271    -0.025    myDigital/io_clk
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDCE (Prop_fdce_C_Q)         0.141     0.116 r  myDigital/counter_reg[8]/Q
                         net (fo=2, routed)           0.116     0.232    myDigital/counter_reg[8]
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.347 r  myDigital/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.347    myDigital/counter_reg[8]_i_1_n_8
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010    -0.081    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.056    -0.025 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.314     0.289    myDigital/io_clk
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[8]/C
                         clock pessimism             -0.314    -0.025    
    SLICE_X13Y140        FDCE (Hold_fdce_C_D)         0.105     0.080    myDigital/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.271ns
    Source Clock Delay      (SCD):    -0.039ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.709    -0.341    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.257    -0.039    myDigital/io_clk
    SLICE_X13Y138        FDCE                                         r  myDigital/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDCE (Prop_fdce_C_Q)         0.141     0.102 r  myDigital/counter_reg[2]/Q
                         net (fo=2, routed)           0.120     0.222    myDigital/counter_reg[2]
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.333 r  myDigital/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.333    myDigital/counter_reg[0]_i_1_n_6
    SLICE_X13Y138        FDCE                                         r  myDigital/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010    -0.081    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.056    -0.025 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.296     0.271    myDigital/io_clk
    SLICE_X13Y138        FDCE                                         r  myDigital/counter_reg[2]/C
                         clock pessimism             -0.310    -0.039    
    SLICE_X13Y138        FDCE (Hold_fdce_C_D)         0.105     0.066    myDigital/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    -0.025ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.709    -0.341    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.271    -0.025    myDigital/io_clk
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDCE (Prop_fdce_C_Q)         0.141     0.116 r  myDigital/counter_reg[10]/Q
                         net (fo=2, routed)           0.121     0.237    myDigital/counter_reg[10]
    SLICE_X13Y140        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.348 r  myDigital/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.348    myDigital/counter_reg[8]_i_1_n_6
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010    -0.081    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.056    -0.025 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.314     0.289    myDigital/io_clk
    SLICE_X13Y140        FDCE                                         r  myDigital/counter_reg[10]/C
                         clock pessimism             -0.314    -0.025    
    SLICE_X13Y140        FDCE (Hold_fdce_C_D)         0.105     0.080    myDigital/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 myDigital/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.625%)  route 0.119ns (23.375%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    -0.039ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.709    -0.341    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.257    -0.039    myDigital/io_clk
    SLICE_X13Y138        FDCE                                         r  myDigital/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDCE (Prop_fdce_C_Q)         0.141     0.102 r  myDigital/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     0.221    myDigital/counter_reg[3]
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.381 r  myDigital/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.381    myDigital/counter_reg[0]_i_1_n_1
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.471 r  myDigital/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.471    myDigital/counter_reg[4]_i_1_n_7
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010    -0.081    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.056    -0.025 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.388     0.363    myDigital/io_clk
    SLICE_X13Y139        FDCE                                         r  myDigital/counter_reg[5]/C
                         clock pessimism             -0.271     0.092    
    SLICE_X13Y139        FDCE (Hold_fdce_C_D)         0.105     0.197    myDigital/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 myDigital/flag_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            myDigital/flag_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.439%)  route 0.185ns (42.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.271ns
    Source Clock Delay      (SCD):    -0.039ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.709    -0.341    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.257    -0.039    myDigital/io_clk
    SLICE_X12Y138        FDCE                                         r  myDigital/flag_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDCE (Prop_fdce_C_Q)         0.148     0.109 r  myDigital/flag_reg[2]/Q
                         net (fo=16, routed)          0.185     0.293    myDigital/flag[2]
    SLICE_X12Y138        LUT4 (Prop_lut4_I3_O)        0.101     0.394 r  myDigital/flag[2]_i_1/O
                         net (fo=1, routed)           0.000     0.394    myDigital/flag[2]_i_1_n_1
    SLICE_X12Y138        FDCE                                         r  myDigital/flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.010    -0.081    myDigital/clk_out2
    SLICE_X12Y135        LUT2 (Prop_lut2_I0_O)        0.056    -0.025 r  myDigital/flag[2]_i_2/O
                         net (fo=15, routed)          0.296     0.271    myDigital/io_clk
    SLICE_X12Y138        FDCE                                         r  myDigital/flag_reg[2]/C
                         clock pessimism             -0.310    -0.039    
    SLICE_X12Y138        FDCE (Hold_fdce_C_D)         0.131     0.092    myDigital/flag_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4   Clkgen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X13Y138   myDigital/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X13Y140   myDigital/counter_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X13Y140   myDigital/counter_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X13Y138   myDigital/counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X13Y138   myDigital/counter_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X13Y138   myDigital/counter_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X13Y139   myDigital/counter_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X13Y139   myDigital/counter_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y138   myDigital/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y138   myDigital/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y138   myDigital/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y138   myDigital/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X12Y138   myDigital/flag_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X12Y138   myDigital/flag_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X12Y138   myDigital/flag_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y138   myDigital/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y140   myDigital/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y140   myDigital/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y140   myDigital/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y140   myDigital/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y139   myDigital/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y139   myDigital/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y139   myDigital/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y139   myDigital/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y140   myDigital/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y140   myDigital/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y138   myDigital/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y140   myDigital/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT



