M. Abramovici, M. A. Breuer, and A. D. Friedman. 2006. Digital Systems Testing and Testable Design. Jaico Publishing House, India.
Vishwani D. Agrawal , Kwang-Ting Cheng, An architecture for synthesis of testable finite state machines, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
Charles J. Alpert , Andrew B. Kahng, Recent directions in netlist partitioning: a survey, Integration, the VLSI Journal, v.19 n.1-2, p.1-81, Aug. 1995[doi>10.1016/0167-9260(95)00008-4]
LaNae J. Avra, Allocation and Assignment in High-Level Synthesis for Self-Testable Data Paths, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.463-472, October 26-30, 1991
A. P. Bashari and S. Pourmozafari. 2007. A graph based framework for high level test synthesis. In Proceedings of the World Congress on Engineering (WCE'07). Lecture Notes in Engineering and Computer Science, vol. 1., Newswood Limited, 486--491.
D. Berthelot , M. L. Flottes , B. Rouzeyre, A Method for Trading off Test Time, Area and Fault Coverage in Datapath BIST Synthesis, Proceedings of the IEEE European Test Workshop, p.133, May 23-26, 2000
S. Bhatia and N. K. Jha. 1994. Genesis: A behavioral synthesis for hierarchical testability. In Proceedings of the European Design and Test Conference. 272--276.
Sandeep Bhatia , Niraj K. Jha, Integration of hierarchical test generation with behavioral synthesis of controller and data path circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.608-619, Dec. 1998[doi>10.1109/92.736134]
S. Bhattacharya , F. Brglez , S. Dey, Transformations and resynthesis for testability of RT-level control-data path specifications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.1 n.3, p.304-318, September 1993[doi>10.1109/92.238444]
Joan E. Carletta , Christos A. Papachristou, Behavioral Testability Insertion for Datapath/Controller Circuits, Journal of Electronic Testing: Theory and Applications, v.11 n.1, p.9-28, Aug. 1997[doi>10.1023/A:1008291616071]
Kai-Hui Chang , Jeh-Yen Kang , Han-Wei Wang , Wei-Ting Tu , Yi-Jong Yeh , Sy-Yen Kuo, Automatic partitioner for behavior level distributed logic simulation, Proceedings of the 25th IFIP WG 6.1 international conference on Formal Techniques for Networked and Distributed Systems, October 02-05, 2005, Taipei, Taiwan[doi>10.1007/11562436_38]
Chung-Hsing Chen , T. Karnik , D. G. Saab, Structural and behavioral synthesis for testability techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.13 n.6, p.777-785, November 2006[doi>10.1109/43.285251]
B. Cheng, H. Wang, S. Yang, D. Niu, and Y. Jin. 2007. A novel testability oriented data path scheduling scheme in high level synthesis. Tsinghua Sci. Technol. 12, 1, 134--138.
N. N. Chiplunkar and M. Kotari. 2011. VLSI CAD. PHI Learning Private Ltd, New Delhi, India.
Ki-Seok Chung , Taewhan Kim , C. I. Liu, Behavioral-level partitioning for low power design in control-dominated application, Proceedings of the 10th Great Lakes symposium on VLSI, p.156-161, March 02-04, 2000, Chicago, Illinois, USA[doi>10.1145/330855.331028]
Philippe Coussy , Daniel D. Gajski , Michael Meredith , Andres Takach, An Introduction to High-Level Synthesis, IEEE Design & Test, v.26 n.4, p.8-17, July 2009[doi>10.1109/MDT.2009.69]
S. Devadas, K. Keutzer, and A. Ghosh. 1991. Recent progress in synthesis for testability. In Proceedings of the IEEE VLSI Test Symposium on Chip-to-System Test Concerns for the 90's. 22--29.
S. Dey, A. Raghunathan, and R. K. Roy. 1998. Considering testability during high level design. In Proceedings of the ASP-Design Automation Conference. 205--210.
Sujit Dey , Miodrag Potkonjak , Rabindra K. Roy, Exploiting hardware sharing in high-level synthesis for partial scan optimization, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.20-25, November 07-11, 1993, Santa Clara, California, USA
S. Dey , V. Gangaram , M. Potkonjak, A controller redesign technique to enhance testability of controller-data path circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.2, p.157-168, November 2006[doi>10.1109/43.681265]
K. L. Einspahr , S. K. Mehta , S. C. Seth, A synthesis for testability scheme for finite state machines using clock control, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.12, p.1780-1792, November 2006[doi>10.1109/43.811327]
B. Eschermann and H.-J. Wunderlich. 1990. Optimized synthesis of self-testable finite state machines. In Proceedings of the 20<sup>th</sup> International Symposium on Fault-Tolerant Computing. 390--397.
Bernhard Eschermann , Hans-Joachim Wunderlich, A unified approach for the synthesis of self-testable finite state machines, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.372-377, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127697]
Victor Fernandez , Pablo Sanchez, Partial Scan High-Level Synthesis, Proceedings of the 1996 European conference on Design and Test, p.481, March 11-14, 1996
V. Fernandez and P. Sanchez. 1997. High level test synthesis based on controller redefinition. Electron. Lett. 33, 19, 1596--1597.
M. L. Flottes, B. Rouzeyre, and L. Vople. 2002. Improving datapath testability by modifying controller specification. VLSI Des. 15, 2, 491--498.
M. L. Flottes , D. Hammad , B. Rouzeyre, High-level synthesis for easy testability, Proceedings of the 1995 European conference on Design and Test, p.198, March 06-09, 1995
Sabih H. Gerez, Algorithms for VLSI Design Automation, John Wiley & Sons, Inc., New York, NY, 1999
Indradeep Ghosh , Niraj K. Jha, High-level test synthesis: a survey, Integration, the VLSI Journal, v.26 n.1-2, p.79-99, Dec. 1998[doi>10.1016/S0167-9260(98)00022-4]
Patrick Girard, Survey of Low-Power Testing of VLSI Circuits, IEEE Design & Test, v.19 n.3, p.82-92, May 2002[doi>10.1109/MDT.2002.1003802]
Xinli Gu , Erik Larsson , Krzysztof Kuchinski , Zebo Peng, A Controller Testability Analysis and Enhancement Technique, Proceedings of the 1997 European conference on Design and Test, p.153, March 17-20, 1997
H. Harmanani and W. Marrouche. 2004. Distributed control in testable high-level synthesis with low area and power overhead. In Proceedings of the 2<sup>nd</sup> Annual IEEE Northeast Workshop on Circuits and Systems. 65--68.
Ian G. Harris , Alex Orailoglu, Microarchitectural synthesis of VLSI designs with high test concurrency, Proceedings of the 31st annual Design Automation Conference, p.206-211, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196353]
Sybille Hellebrand , Hans-Joachim Wunderlich, An efficient procedure for the synthesis of fast self-testable controller structures, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.110-116, November 06-10, 1994, San Jose, California, USA
Frank F. Hsu , Elizabeth M. Rudnick , Janak H. Patel, Enhancing high-level control-flow for improved testability, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.322-328, November 10-14, 1996, San Jose, California, USA
Frank F. Hsu , Elizabeth M. Rudnick , Janak H. Patel, Testability Insertion in Behavioral Descriptions, Proceedings of the 9th international symposium on System synthesis, p.139, November 06-08, 1996
Li-Ren Huang , Jing-Yang Jou , Sy-Yen Kuo , Wen-Bin Liao, Easily Testable Data Path Allocation Using Input/Output Registers, Proceedings of the 5th Asian Test Symposium, p.142, November 20-22, 1996
M. Joseph , Narasimha B. Bhat , K. Chandra Sekaran, Technology driven High-Level Synthesis, Proceedings of the 15th International Conference on Advanced Computing and Communications, p.485-490, December 18-21, 2007[doi>10.1109/ADCOM.2007.117]
P. K. Lala , A. Walker, A Unified Scheme for Designing Testable State Machines, Proceedings of the 10th Asian Test Symposium, p.273, November 19-21, 2001
P. K. Lala , A. Mathews , J. P. Parkerson, An approach for implementing state machines with online testability, VLSI Design, 2010, p.1-7, January 2010[doi>10.1155/2010/639747]
D. Lee and M. Yannakakis 1996. Principles and methods of testing finite state machines—A survey. Proc. IEEE 84, 8, 1090--1123.
Tien-Chien Lee , Niraj K. Jha , Wayne H. Wolf, Behavioral synthesis of highly testable data paths under the non-scan and partial scan environments, Proceedings of the 30th international Design Automation Conference, p.292-297, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164897]
Tien-Chien Lee , Wayne Wolf , Niraj K. Jha , John M. Acken, Behavioral Synthesis for Easy Testability in Data Path Allocation, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.29-32, October 11-14, 1992
T.-C. Lee , W. H. Wolf , N. K. Jha, Behavioral synthesis for easy testability in data path scheduling, 1992 IEEE/ACM international conference proceedings on Computer-aided design, p.616-619, December 1992, Santa Clara, California, USA
Youn-Long Lin, Recent developments in high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.1, p.2-21, Jan. 1997[doi>10.1145/250243.250245]
A. Majumdar, R. Jain, and K. Saluja. 1992. Incorporating testability considerations in high-level synthesis. In Proceedings of the 22<sup>nd</sup> International Symposium on Fault-Tolerant Computing. 272--279.
Y. Makris, I. Bayraktaroglu, and A. Orailoglu. 2004. Enhancing reliability of rtl controller-datapath circuits via invariant-based concurrent test. IEEE Trans. Reliab. 53, 2, 269--278.
Yiorgos Makris , Jamison Collins , Alex Orailoğlu, Fast Hierarchical Test Path Construction for Circuits with DFT-Free Controller-Datapath Interface, Journal of Electronic Testing: Theory and Applications, v.18 n.1, p.29-42, February 2002[doi>10.1023/A:1013723905896]
Anmol Mathur , Masahiro Fujita , Edmund Clarke , Pascal Urard, Functional Equivalence Verification Tools in High-Level Synthesis Flows, IEEE Design & Test, v.26 n.4, p.88-95, July 2009[doi>10.1109/MDT.2009.79]
M. C. Mcfarland, A. C. Parker, and R. Camposano. 1990. The high level synthesis of digital systems. Proc. IEEE 78, 2, 301--318.
C. Rama Mohan , S. Mitra , P. Pal Chaudhuri, On Incorporation of BIST for the Synthesis of Easily and Fully Testable Controllers, Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications, p.547, January 04-07, 1997
Debaditya Mukherjee , Massoud Pedram , Melvin Breuer, Merging multiple FSM controllers for DFT/BIST hardware, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.720-725, November 07-11, 1993, Santa Clara, California, USA
Mehrdad Nourani , Joan Carletta , Christos Papachristou, Integrated test of interacting controllers and datapaths, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.3, p.401-422, July 2001[doi>10.1145/383251.383258]
Petros Oikonomakos , Mark Zwolinski, On the Design of Self-Checking Controllers with Datapath Interactions, IEEE Transactions on Computers, v.55 n.11, p.1423-1434, November 2006[doi>10.1109/TC.2006.185]
K. Olcoz , J. F. Tirado, Register Allocation with Simultaneous BIST Intrusion, Proceedings of the 24th Conference on EUROMICRO, p.10099, August 25-27, 1998
C. Papachristou. 1989. Rescheduling transformations for high level synthesis. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'89). Vol. 2. 766--769.
Christos A. Papachristou , Scott Chiu , Haidar Harmanani, A data path synthesis method for self-testable designs, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.378-384, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127698]
Ishwar Parulkar , Sandeep Gupta , Melvin A. Breuer, Data path allocation for synthesizing RTL design with low BIST area overhead, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.395-401, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217561]
I. Parulkar , S. K. Gupta , M. A. Breuer, Scheduling and module assignment for reducing BIST resources, Proceedings of the conference on Design, automation and test in Europe, p.66-73, February 23-26, 1998, Le Palais des Congrés de Paris, France
Z. Peng. 1995. High level test synthesis using design transformations. In Proceedings of the 2<sup>nd</sup> International Test Synthesis Workshop.
M. Potkonjak , S. Dey , R. K. Roy, Considering testability at behavioral level: use of transformations for partial scan cost minimization under timing and area constraints, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.5, p.531-546, November 2006[doi>10.1109/43.384414]
A. Punitha and M. Joseph. 2009. Survey of memory, power and temperature optimization techniques in high level synthesis. Int. J. Recent Trends Engin. 2, 8, 22--26.
Srivaths Ravi , Indradeep Ghosh , Rabindra K. Roy , Sujit Dey, Controller Resynthesis for Testability Enhancement of RTLController/Data Path Circuits, Journal of Electronic Testing: Theory and Applications, v.13 n.2, p.201-212, Oct. 1998[doi>10.1023/A:1008314022796]
C. P. Ravikumar , V. Saxena, Synthesis of Testable Pipelined Datapaths Using Genetic Search, Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication, p.205, January 03-06, 1996
Rabindra K. Roy, Advantages of High-Level Test Synthesis over Design for Test, Proceedings of the  IEEE International Test Conference on Driving Down the Cost of Test, p.293, October 21-25, 1995
S. Safari, H. Esmaeilzadeh, and A.-H. Jahangir. 2003. A novel improvement technique for high level test synthesis. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'03). Vol. 5. 609--612.
Soujanna Sarkar , Shashank Dabral , Praveen K. Tiwari , Raj S. Mitra, Lessons and Experiences with High-Level Synthesis, IEEE Design & Test, v.26 n.4, p.34-45, July 2009[doi>10.1109/MDT.2009.84]
Q. Sun. 2009. An improved resource allocation algorithm for testability. In Proceedings of the 8<sup>th</sup> IEEE International Conference on ASIC. 1251--1254.
Q. Sun, T. Zhou, and H. Li. 2007. A novel register allocation algorithm for testability. Tsinghua Sci. Technol. 12, S1, 57--60.
T. Thomas, P. Vishakantantaiah, and J. A. Abraham. 1994. Impact of behavioral modifications for testability. In Proceedings of the 12<sup>th</sup> IEEE VLSI Test Symposium. 427--432.
P. Vishakantaiah , J. Abraham , M. Abadir, Automatic test knowledge extraction from VHDL (ATKET), Proceedings of the 29th ACM/IEEE Design Automation Conference, p.273-278, June 08-12, 1992, Anaheim, California, USA
P. Vishakantiah, T. Thomas, J. A. Abraham, and M. Abadir. 1993. Ambiant: Automatic generation of behavioral modifications for testability. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors. 63--66.
Kenneth D. Wagner , Sujit Dey, High-level synthesis for testability: a survey and perspective, Proceedings of the 33rd annual Design Automation Conference, p.131-136, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240543]
S. J. Wang and C. C. Lien. 2000. Testability improvement by branch point control for conditional statements with multiple branches. J. Inf. Sci. Engin. 16, 4, 719--731.
N. H. E. Weste and K. Eshraghian. 1994. Principles of CMOS VLSI Design- A System Perspective 2<sup>nd</sup> Ed. Addison Wesley.
Laurence Tianruo Yang , Jon Muzio, An Integrated High-Level Test Synthesis for Built-in Self-Testable Designs, Proceedings of the 14th symposium on Integrated circuits and systems design, p.115, September 10-15, 2001
T. Yang , Z. Peng, An efficient algorithm to integrated scheduling and allocation in high-level test synthesis, Proceedings of the conference on Design, automation and test in Europe, p.74-81, February 23-26, 1998, Le Palais des Congrés de Paris, France
L. T. Yang and Z. Peng. 1998b. Integrated scheduling and allocation of high level test synthesis. In Proceedings of the 11<sup>th</sup> Annual IEEE International Conference on ASIC. 81--87.
Tianruo Yang , Zebo Peng, An improved register-transfer level functional partitioning approach for testability, Journal of Systems Architecture: the EUROMICRO Journal, v.46 n.3, p.209-223, Jan. 2000[doi>10.1016/S1383-7621(98)00079-4]
