$version Generated by VerilatedVcd $end
$date Fri Jun 26 14:47:11 2020
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 ( clk $end
  $var wire  1 ) done $end
  $scope module main $end
   $var wire  1 ( clk $end
   $var wire  4 # count_out [3:0] $end
   $var wire  1 ) done $end
   $var wire  1 $ enable_seq $end
   $var wire  1 * once_every_two_cycles $end
   $var wire  1 % seq_out $end
   $scope module c $end
    $var wire  1 ( clk $end
    $var wire  1 , clr $end
    $var wire  4 # count [3:0] $end
    $var wire  1 + enb $end
   $upscope $end
   $scope module pseq $end
    $var wire  1 ( clk $end
    $var wire  4 - inp [3:0] $end
    $var wire  4 & inp_copy [3:0] $end
    $var wire  1 $ ld $end
    $var wire  4 ' ns [3:0] $end
    $var wire  1 % out $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
1$
0%
b0000 &
b1011 '
1(
0)
0*
1+
0,
b1011 -
#1
0(
#2
b0001 #
0$
1%
b1011 &
b1101 '
1(
#3
0(
#4
b0010 #
b1101 &
b1110 '
1(
#5
0(
#6
b0011 #
0%
b1110 &
b0111 '
1(
#7
0(
#8
b0100 #
1$
1%
b0111 &
b1011 '
1(
#9
0(
#10
b0101 #
0$
b1011 &
b1101 '
1(
#11
0(
#12
b0110 #
b1101 &
b1110 '
1(
#13
0(
#14
b0111 #
0%
b1110 &
b0111 '
1(
#15
0(
#16
b1000 #
1$
1%
b0111 &
b1011 '
1(
1)
#17
0(
