###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID vlsipool-k05)
#  Generated on:      Fri Mar  7 16:21:53 2025
#  Design:            PE_prowess
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir /net/badwater/z/hyunwon/Documents/TSMC_Prowess/tsmc28/apr_div/reports
###############################################################

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.027  | -0.027  | -0.012  |  0.059  |
|           TNS (ns):| -1.186  | -1.079  | -0.107  |  0.000  |
|    Violating Paths:|   113   |   97    |   16    |    0    |
|          All Paths:|  2676   |  2171   |   42    |   463   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      9 (9)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 87.579%
       (98.389% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
