
# CONSTANTS
# const0_0::add_340_343_344_PE.data.in.0 T73_op2
# const3_3::mul_3423_343_PE.data.in.1 T74_op2
# const5_5::mul_3475_348_PE.data.in.1 T42_op2
# const7_7::mul_3527_353_PE.data.in.1 T21_op2

# REGISTERS []

# PE tiles
T21_mul(wire,const7_7)     # mul_3527_353_PE
T41_add(wire,wire)         # add_350_353_354_PE
T42_mul(wire,const5_5)     # mul_3475_348_PE
T55_add(wire,wire)         # add_345_348_349_PE
T73_add(wire,const0_0)     # add_340_343_344_PE
T74_mul(wire,const3_3)     # mul_3423_343_PE

# LUT tiles for wen_lut's [25, 58]
T25_lutFF(const0,const0,const0)
T58_lutFF(const0,const0,const0)

# MEM tiles
T24_mem_10   # lb_p4csus$mem_1$cgramem fifo_depth=10
T57_mem_10   # lb_p4csus$mem_2$cgramem fifo_depth=10

# ROUTING

# INPUT::lb_p4csus$mem_1$cgramem
T21_in_s2t0 -> T21_out_s0t0
T22_in_s2t0 -> T22_out_s0t0
T23_in_s2t0 -> T23_out_s0t0
T24_in_s2t0 -> T24_mem_in

# wen_lut::lb_p4csus$mem_1$cgramem
T25_pe_out_b0 -> T25_out_s2t0_b0
T24_in_s0t0_b0 -> T24_out_s2t0_b0
T24_out_s2t0_b0 -> T24_wen

# INPUT::mul_3527_353_PE.data.in.0
T21_in_s2t0 -> T21_op1

# add_340_343_344_PE::add_345_348_349_PE.data.in.0
T73_pe_out -> T73_out_s3t4
T55_in_s1t4 -> T55_out_s2t4
T55_out_s2t4 -> T55_op1

# add_345_348_349_PE::add_350_353_354_PE.data.in.0
T55_pe_out -> T55_out_s3t0
T41_in_s1t0 -> T41_out_s2t0
T41_out_s2t0 -> T41_op1

# add_350_353_354_PE::OUTPUT
T41_pe_out -> T41_out_s0t0
T42_in_s2t0 -> T42_out_s0t0
T24_in_s6t0 -> T24_out_s4t0
T43_in_s2t0 -> T43_out_s0t0
T44_in_s2t0 -> T44_out_s0t0
T45_in_s2t0 -> T45_out_s0t0
T28_in_s6t0 -> T28_out_s4t0
T46_in_s2t0 -> T46_out_s0t0
T47_in_s2t0 -> T47_out_s0t0
T48_in_s2t0 -> T48_out_s0t0
T32_in_s6t0 -> T32_out_s4t0
T49_in_s2t0 -> T49_out_s0t0
T50_in_s2t0 -> T50_out_s0t0
T51_in_s2t0 -> T51_out_s0t0
T36_in_s6t0 -> T36_out_s7t0
T36_in_s1t0 -> T36_out_s0t0

# lb_p4csus$mem_1$cgramem::lb_p4csus$mem_2$cgramem
T24_mem_out -> T24_out_s5t0
T57_in_s3t0 -> T57_out_s2t0
T57_out_s2t0 -> T57_mem_in

# wen_lut::lb_p4csus$mem_2$cgramem
T58_pe_out_b0 -> T58_out_s2t0_b0
T57_in_s0t0_b0 -> T57_out_s2t0_b0
T57_out_s2t0_b0 -> T57_wen

# lb_p4csus$mem_1$cgramem::mul_3475_348_PE.data.in.0
T24_mem_out -> T24_out_s6t1
T42_in_s0t1 -> T42_out_s2t1
T42_out_s2t1 -> T42_op1

# lb_p4csus$mem_2$cgramem::mul_3423_343_PE.data.in.0
T57_mem_out -> T57_out_s6t2
T74_in_s0t2 -> T74_out_s2t2
T74_out_s2t2 -> T74_op1

# mul_3423_343_PE::add_340_343_344_PE.data.in.1
T74_pe_out -> T74_out_s2t3
T73_in_s0t3 -> T73_out_s2t3
T73_out_s2t3 -> T73_op1

# mul_3475_348_PE::add_345_348_349_PE.data.in.1
T42_pe_out -> T42_out_s1t1
T56_in_s3t1 -> T56_out_s2t1
T55_in_s0t1 -> T55_out_s1t1
T55_out_s1t1 -> T55_op2

# mul_3527_353_PE::add_350_353_354_PE.data.in.1
T21_pe_out -> T21_out_s1t2
T40_in_s3t2 -> T40_out_s0t2
T41_in_s2t2 -> T41_out_s1t2
T41_out_s1t2 -> T41_op2

# INPUT  tile  21 ( 2, 2) / in_BUS16_S2_T0 / wire_2_1_BUS16_S0_T0
# OUTPUT tile  36 ( 2,17) / out_0_BUS16_S0_T0 / wire_2_17_BUS16_S0_T0
