Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:56:43 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.792        0.000                      0                39995        0.042        0.000                      0                39995        2.927        0.000                       0                 19701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.792        0.000                      0                39995        0.042        0.000                      0                39995        2.927        0.000                       0                 19701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.212ns (19.583%)  route 4.977ns (80.417%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X9Y100         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm17/out_reg[2]/Q
                         net (fo=15, routed)          0.399     0.529    fsm17/fsm17_out[2]
    SLICE_X11Y100        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     0.612 r  fsm17/out[0]_i_2__8/O
                         net (fo=4, routed)           0.210     0.822    fsm2/out_reg[0]_5
    SLICE_X11Y100        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     0.964 r  fsm2/out[3]_i_3__7/O
                         net (fo=9, routed)           0.380     1.344    fsm2/out_reg[0]_0
    SLICE_X13Y101        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.408 f  fsm2/C4_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.073     1.481    fsm1/out_reg[0]_10
    SLICE_X13Y100        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.519 r  fsm1/C4_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=19, routed)          0.126     1.645    fsm0/out_reg[0]_4
    SLICE_X13Y99         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     1.759 r  fsm0/out[1]_i_3__4/O
                         net (fo=8, routed)           0.413     2.172    fsm/out_reg[0]_7
    SLICE_X15Y98         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.212 r  fsm/done_i_2/O
                         net (fo=16, routed)          0.213     2.425    r1/mem[7][7][0][31]_i_7__0_2
    SLICE_X15Y92         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     2.464 r  r1/mem[7][7][0][31]_i_17__0/O
                         net (fo=16, routed)          0.398     2.862    r1/mem[7][7][0][31]_i_17__0_n_0
    SLICE_X17Y82         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.924 r  r1/mem[7][1][3][31]_i_4__0/O
                         net (fo=144, routed)         0.851     3.775    A0_0_1/out_reg[31]_i_43__0_0
    SLICE_X19Y52         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.875 r  A0_0_1/out[5]_i_84__0/O
                         net (fo=1, routed)           0.018     3.893    A0_0_1/out[5]_i_84__0_n_0
    SLICE_X19Y52         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.973 r  A0_0_1/out_reg[5]_i_37__0/O
                         net (fo=1, routed)           0.000     3.973    A0_0_1/out_reg[5]_i_37__0_n_0
    SLICE_X19Y52         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     4.001 r  A0_0_1/out_reg[5]_i_13__0/O
                         net (fo=1, routed)           0.756     4.757    A0_0_1/out_reg[5]_i_13__0_n_0
    SLICE_X14Y80         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     4.823 r  A0_0_1/out[5]_i_3__0/O
                         net (fo=1, routed)           0.569     5.392    A0_0_1/out[5]_i_3__0_n_0
    SLICE_X15Y91         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     5.571 r  A0_0_1/out[5]_i_1__0/O
                         net (fo=3, routed)           0.536     6.107    A0_0_1/A0_0_1_read_data[5]
    SLICE_X14Y109        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.084     6.191 r  A0_0_1/out[5]_i_1__3/O
                         net (fo=1, routed)           0.035     6.226    A_sh_read0_0/out_reg[5]_0
    SLICE_X14Y109        FDRE                                         r  A_sh_read0_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X14Y109        FDRE                                         r  A_sh_read0_0/out_reg[5]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X14Y109        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 1.228ns (19.893%)  route 4.945ns (80.107%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X9Y100         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm17/out_reg[2]/Q
                         net (fo=15, routed)          0.399     0.529    fsm17/fsm17_out[2]
    SLICE_X11Y100        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     0.612 f  fsm17/out[0]_i_2__8/O
                         net (fo=4, routed)           0.210     0.822    fsm2/out_reg[0]_5
    SLICE_X11Y100        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     0.964 f  fsm2/out[3]_i_3__7/O
                         net (fo=9, routed)           0.380     1.344    fsm2/out_reg[0]_0
    SLICE_X13Y101        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.408 r  fsm2/C4_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.073     1.481    fsm1/out_reg[0]_10
    SLICE_X13Y100        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.519 f  fsm1/C4_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=19, routed)          0.126     1.645    fsm0/out_reg[0]_4
    SLICE_X13Y99         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     1.759 f  fsm0/out[1]_i_3__4/O
                         net (fo=8, routed)           0.413     2.172    fsm/out_reg[0]_7
    SLICE_X15Y98         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.212 f  fsm/done_i_2/O
                         net (fo=16, routed)          0.193     2.405    cond_computed0/done_reg
    SLICE_X15Y96         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     2.444 f  cond_computed0/done_i_1__0/O
                         net (fo=305, routed)         0.687     3.131    r1/A0_0_1_write_en
    SLICE_X22Y83         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     3.170 r  r1/mem[7][5][1][31]_i_4__0/O
                         net (fo=144, routed)         0.813     3.983    A0_0_1/out_reg[31]_i_55__0_0
    SLICE_X34Y64         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     4.099 r  A0_0_1/out[17]_i_108__0/O
                         net (fo=1, routed)           0.018     4.117    A0_0_1/out[17]_i_108__0_n_0
    SLICE_X34Y64         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     4.197 r  A0_0_1/out_reg[17]_i_49__0/O
                         net (fo=1, routed)           0.000     4.197    A0_0_1/out_reg[17]_i_49__0_n_0
    SLICE_X34Y64         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     4.225 r  A0_0_1/out_reg[17]_i_19__0/O
                         net (fo=1, routed)           0.711     4.936    A0_0_1/out_reg[17]_i_19__0_n_0
    SLICE_X23Y91         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     5.052 r  A0_0_1/out[17]_i_5__0/O
                         net (fo=1, routed)           0.496     5.548    A0_0_1/out[17]_i_5__0_n_0
    SLICE_X14Y91         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     5.589 r  A0_0_1/out[17]_i_1__0/O
                         net (fo=3, routed)           0.388     5.977    A0_0_1/A0_0_1_read_data[17]
    SLICE_X14Y106        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     6.172 r  A0_0_1/out[17]_i_1__3/O
                         net (fo=1, routed)           0.038     6.210    A_sh_read0_0/out_reg[17]_0
    SLICE_X14Y106        FDRE                                         r  A_sh_read0_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X14Y106        FDRE                                         r  A_sh_read0_0/out_reg[17]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X14Y106        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 1.162ns (18.861%)  route 4.999ns (81.139%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X9Y100         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm17/out_reg[2]/Q
                         net (fo=15, routed)          0.399     0.529    fsm17/fsm17_out[2]
    SLICE_X11Y100        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     0.612 f  fsm17/out[0]_i_2__8/O
                         net (fo=4, routed)           0.210     0.822    fsm2/out_reg[0]_5
    SLICE_X11Y100        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     0.964 f  fsm2/out[3]_i_3__7/O
                         net (fo=9, routed)           0.380     1.344    fsm2/out_reg[0]_0
    SLICE_X13Y101        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.408 r  fsm2/C4_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.073     1.481    fsm1/out_reg[0]_10
    SLICE_X13Y100        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.519 f  fsm1/C4_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=19, routed)          0.126     1.645    fsm0/out_reg[0]_4
    SLICE_X13Y99         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     1.759 f  fsm0/out[1]_i_3__4/O
                         net (fo=8, routed)           0.413     2.172    fsm/out_reg[0]_7
    SLICE_X15Y98         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.212 f  fsm/done_i_2/O
                         net (fo=16, routed)          0.193     2.405    cond_computed0/done_reg
    SLICE_X15Y96         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     2.444 f  cond_computed0/done_i_1__0/O
                         net (fo=305, routed)         0.687     3.131    r1/A0_0_1_write_en
    SLICE_X22Y83         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     3.170 r  r1/mem[7][5][1][31]_i_4__0/O
                         net (fo=144, routed)         0.694     3.864    A0_0_1/out_reg[31]_i_55__0_0
    SLICE_X32Y62         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     3.964 r  A0_0_1/out[0]_i_108__0/O
                         net (fo=1, routed)           0.010     3.974    A0_0_1/out[0]_i_108__0_n_0
    SLICE_X32Y62         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     4.049 r  A0_0_1/out_reg[0]_i_49__0/O
                         net (fo=1, routed)           0.000     4.049    A0_0_1/out_reg[0]_i_49__0_n_0
    SLICE_X32Y62         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     4.076 r  A0_0_1/out_reg[0]_i_19__0/O
                         net (fo=1, routed)           0.622     4.698    A0_0_1/out_reg[0]_i_19__0_n_0
    SLICE_X23Y83         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.877 r  A0_0_1/out[0]_i_5__0/O
                         net (fo=1, routed)           0.533     5.410    A0_0_1/out[0]_i_5__0_n_0
    SLICE_X14Y83         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     5.476 r  A0_0_1/out[0]_i_1__0/O
                         net (fo=3, routed)           0.601     6.077    A0_0_1/A0_0_1_read_data[0]
    SLICE_X15Y107        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     6.140 r  A0_0_1/out[0]_i_1__4/O
                         net (fo=1, routed)           0.058     6.198    A_sh_read0_0/out_reg[0]_2
    SLICE_X15Y107        FDRE                                         r  A_sh_read0_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X15Y107        FDRE                                         r  A_sh_read0_0/out_reg[0]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X15Y107        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.315ns (21.386%)  route 4.834ns (78.614%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X9Y100         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm17/out_reg[2]/Q
                         net (fo=15, routed)          0.399     0.529    fsm17/fsm17_out[2]
    SLICE_X11Y100        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     0.612 r  fsm17/out[0]_i_2__8/O
                         net (fo=4, routed)           0.210     0.822    fsm2/out_reg[0]_5
    SLICE_X11Y100        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     0.964 r  fsm2/out[3]_i_3__7/O
                         net (fo=9, routed)           0.380     1.344    fsm2/out_reg[0]_0
    SLICE_X13Y101        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.408 f  fsm2/C4_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.073     1.481    fsm1/out_reg[0]_10
    SLICE_X13Y100        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.519 r  fsm1/C4_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=19, routed)          0.126     1.645    fsm0/out_reg[0]_4
    SLICE_X13Y99         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     1.759 r  fsm0/out[1]_i_3__4/O
                         net (fo=8, routed)           0.413     2.172    fsm/out_reg[0]_7
    SLICE_X15Y98         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.212 r  fsm/done_i_2/O
                         net (fo=16, routed)          0.272     2.484    r1/mem[7][7][0][31]_i_7__0_2
    SLICE_X15Y92         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     2.547 r  r1/mem[7][7][0][31]_i_16__0/O
                         net (fo=16, routed)          0.604     3.151    r1/mem[7][7][0][31]_i_16__0_n_0
    SLICE_X14Y82         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.115     3.266 r  r1/mem[7][3][3][31]_i_3__0/O
                         net (fo=144, routed)         0.742     4.008    A0_0_1/out_reg[31]_i_41__0_1
    SLICE_X7Y58          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     4.121 r  A0_0_1/out[12]_i_79__0/O
                         net (fo=1, routed)           0.011     4.132    A0_0_1/out[12]_i_79__0_n_0
    SLICE_X7Y58          MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     4.208 r  A0_0_1/out_reg[12]_i_34__0/O
                         net (fo=1, routed)           0.000     4.208    A0_0_1/out_reg[12]_i_34__0_n_0
    SLICE_X7Y58          MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     4.235 r  A0_0_1/out_reg[12]_i_12__0/O
                         net (fo=1, routed)           0.602     4.837    A0_0_1/out_reg[12]_i_12__0_n_0
    SLICE_X17Y79         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     4.937 r  A0_0_1/out[12]_i_3__0/O
                         net (fo=1, routed)           0.364     5.301    A0_0_1/out[12]_i_3__0_n_0
    SLICE_X17Y90         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     5.401 r  A0_0_1/out[12]_i_1__0/O
                         net (fo=3, routed)           0.556     5.957    A0_0_1/A0_0_1_read_data[12]
    SLICE_X14Y109        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     6.104 r  A0_0_1/out[12]_i_1__3/O
                         net (fo=1, routed)           0.082     6.186    A_sh_read0_0/out_reg[12]_0
    SLICE_X14Y109        FDRE                                         r  A_sh_read0_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X14Y109        FDRE                                         r  A_sh_read0_0/out_reg[12]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X14Y109        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 1.364ns (22.313%)  route 4.749ns (77.687%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X9Y100         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm17/out_reg[2]/Q
                         net (fo=15, routed)          0.399     0.529    fsm17/fsm17_out[2]
    SLICE_X11Y100        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     0.612 r  fsm17/out[0]_i_2__8/O
                         net (fo=4, routed)           0.210     0.822    fsm2/out_reg[0]_5
    SLICE_X11Y100        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     0.964 r  fsm2/out[3]_i_3__7/O
                         net (fo=9, routed)           0.380     1.344    fsm2/out_reg[0]_0
    SLICE_X13Y101        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.408 f  fsm2/C4_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.073     1.481    fsm1/out_reg[0]_10
    SLICE_X13Y100        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.519 r  fsm1/C4_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=19, routed)          0.126     1.645    fsm0/out_reg[0]_4
    SLICE_X13Y99         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     1.759 r  fsm0/out[1]_i_3__4/O
                         net (fo=8, routed)           0.413     2.172    fsm/out_reg[0]_7
    SLICE_X15Y98         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.212 r  fsm/done_i_2/O
                         net (fo=16, routed)          0.272     2.484    r1/mem[7][7][0][31]_i_7__0_2
    SLICE_X16Y92         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     2.547 r  r1/mem[7][7][0][31]_i_11__0/O
                         net (fo=1, routed)           0.238     2.785    r1/mem[7][7][0][31]_i_11__0_n_0
    SLICE_X16Y88         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.933 r  r1/mem[7][7][0][31]_i_3__0/O
                         net (fo=1280, routed)        1.036     3.969    A0_0_1/out_reg[0]_i_14__0_0
    SLICE_X23Y50         MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.086     4.055 r  A0_0_1/out_reg[1]_i_25__0/O
                         net (fo=1, routed)           0.000     4.055    A0_0_1/out_reg[1]_i_25__0_n_0
    SLICE_X23Y50         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     4.082 r  A0_0_1/out_reg[1]_i_7__0/O
                         net (fo=1, routed)           0.572     4.654    A0_0_1/out_reg[1]_i_7__0_n_0
    SLICE_X20Y74         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     4.805 r  A0_0_1/out[1]_i_2__0/O
                         net (fo=1, routed)           0.493     5.298    A0_0_1/out[1]_i_2__0_n_0
    SLICE_X17Y85         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     5.477 r  A0_0_1/out[1]_i_1__0/O
                         net (fo=3, routed)           0.515     5.992    A0_0_1/A0_0_1_read_data[1]
    SLICE_X15Y107        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     6.128 r  A0_0_1/out[1]_i_1__5/O
                         net (fo=1, routed)           0.022     6.150    A_sh_read0_0/out_reg[1]_0
    SLICE_X15Y107        FDRE                                         r  A_sh_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X15Y107        FDRE                                         r  A_sh_read0_0/out_reg[1]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X15Y107        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 1.222ns (19.997%)  route 4.889ns (80.003%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X9Y100         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm17/out_reg[2]/Q
                         net (fo=15, routed)          0.399     0.529    fsm17/fsm17_out[2]
    SLICE_X11Y100        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     0.612 f  fsm17/out[0]_i_2__8/O
                         net (fo=4, routed)           0.210     0.822    fsm2/out_reg[0]_5
    SLICE_X11Y100        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     0.964 f  fsm2/out[3]_i_3__7/O
                         net (fo=9, routed)           0.380     1.344    fsm2/out_reg[0]_0
    SLICE_X13Y101        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.408 r  fsm2/C4_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.073     1.481    fsm1/out_reg[0]_10
    SLICE_X13Y100        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.519 f  fsm1/C4_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=19, routed)          0.126     1.645    fsm0/out_reg[0]_4
    SLICE_X13Y99         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     1.759 f  fsm0/out[1]_i_3__4/O
                         net (fo=8, routed)           0.413     2.172    fsm/out_reg[0]_7
    SLICE_X15Y98         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.212 f  fsm/done_i_2/O
                         net (fo=16, routed)          0.193     2.405    cond_computed0/done_reg
    SLICE_X15Y96         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     2.444 f  cond_computed0/done_i_1__0/O
                         net (fo=305, routed)         0.687     3.131    r1/A0_0_1_write_en
    SLICE_X22Y83         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     3.170 r  r1/mem[7][5][1][31]_i_4__0/O
                         net (fo=144, routed)         0.738     3.908    A0_0_1/out_reg[31]_i_55__0_0
    SLICE_X32Y65         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     3.947 r  A0_0_1/out[26]_i_109__0/O
                         net (fo=1, routed)           0.011     3.958    A0_0_1/out[26]_i_109__0_n_0
    SLICE_X32Y65         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     4.034 r  A0_0_1/out_reg[26]_i_49__0/O
                         net (fo=1, routed)           0.000     4.034    A0_0_1/out_reg[26]_i_49__0_n_0
    SLICE_X32Y65         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     4.061 r  A0_0_1/out_reg[26]_i_19__0/O
                         net (fo=1, routed)           0.517     4.578    A0_0_1/out_reg[26]_i_19__0_n_0
    SLICE_X22Y83         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.757 r  A0_0_1/out[26]_i_5__0/O
                         net (fo=1, routed)           0.532     5.289    A0_0_1/out[26]_i_5__0_n_0
    SLICE_X14Y81         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     5.440 r  A0_0_1/out[26]_i_1__0/O
                         net (fo=3, routed)           0.533     5.973    A0_0_1/A0_0_1_read_data[26]
    SLICE_X14Y106        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.071 r  A0_0_1/out[26]_i_1__3/O
                         net (fo=1, routed)           0.077     6.148    A_sh_read0_0/out_reg[26]_0
    SLICE_X14Y106        FDRE                                         r  A_sh_read0_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X14Y106        FDRE                                         r  A_sh_read0_0/out_reg[26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X14Y106        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 1.218ns (19.948%)  route 4.888ns (80.052%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X9Y100         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm17/out_reg[2]/Q
                         net (fo=15, routed)          0.399     0.529    fsm17/fsm17_out[2]
    SLICE_X11Y100        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     0.612 f  fsm17/out[0]_i_2__8/O
                         net (fo=4, routed)           0.210     0.822    fsm2/out_reg[0]_5
    SLICE_X11Y100        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     0.964 f  fsm2/out[3]_i_3__7/O
                         net (fo=9, routed)           0.380     1.344    fsm2/out_reg[0]_0
    SLICE_X13Y101        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.408 r  fsm2/C4_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.073     1.481    fsm1/out_reg[0]_10
    SLICE_X13Y100        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.519 f  fsm1/C4_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=19, routed)          0.126     1.645    fsm0/out_reg[0]_4
    SLICE_X13Y99         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     1.759 f  fsm0/out[1]_i_3__4/O
                         net (fo=8, routed)           0.413     2.172    fsm/out_reg[0]_7
    SLICE_X15Y98         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.212 f  fsm/done_i_2/O
                         net (fo=16, routed)          0.193     2.405    cond_computed0/done_reg
    SLICE_X15Y96         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     2.444 f  cond_computed0/done_i_1__0/O
                         net (fo=305, routed)         0.543     2.987    r1/A0_0_1_write_en
    SLICE_X18Y86         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.027 r  r1/mem[7][5][2][31]_i_4__0/O
                         net (fo=144, routed)         0.749     3.776    A0_0_1/out_reg[31]_i_31_0
    SLICE_X26Y50         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     3.876 r  A0_0_1/out[30]_i_62__0/O
                         net (fo=1, routed)           0.011     3.887    A0_0_1/out[30]_i_62__0_n_0
    SLICE_X26Y50         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.963 r  A0_0_1/out_reg[30]_i_26__0/O
                         net (fo=1, routed)           0.000     3.963    A0_0_1/out_reg[30]_i_26__0_n_0
    SLICE_X26Y50         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.990 r  A0_0_1/out_reg[30]_i_7__0/O
                         net (fo=1, routed)           0.737     4.727    A0_0_1/out_reg[30]_i_7__0_n_0
    SLICE_X14Y70         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     4.878 r  A0_0_1/out[30]_i_2__0/O
                         net (fo=1, routed)           0.371     5.249    A0_0_1/out[30]_i_2__0_n_0
    SLICE_X13Y82         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     5.396 r  A0_0_1/out[30]_i_1__0/O
                         net (fo=3, routed)           0.623     6.019    A0_0_1/A0_0_1_read_data[30]
    SLICE_X17Y102        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     6.083 r  A0_0_1/out[30]_i_1__3/O
                         net (fo=1, routed)           0.060     6.143    A_sh_read0_0/out_reg[30]_0
    SLICE_X17Y102        FDRE                                         r  A_sh_read0_0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.025     7.025    A_sh_read0_0/clk
    SLICE_X17Y102        FDRE                                         r  A_sh_read0_0/out_reg[30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y102        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 1.266ns (20.781%)  route 4.826ns (79.219%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X9Y100         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm17/out_reg[2]/Q
                         net (fo=15, routed)          0.399     0.529    fsm17/fsm17_out[2]
    SLICE_X11Y100        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     0.612 f  fsm17/out[0]_i_2__8/O
                         net (fo=4, routed)           0.210     0.822    fsm2/out_reg[0]_5
    SLICE_X11Y100        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     0.964 f  fsm2/out[3]_i_3__7/O
                         net (fo=9, routed)           0.380     1.344    fsm2/out_reg[0]_0
    SLICE_X13Y101        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.408 r  fsm2/C4_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.073     1.481    fsm1/out_reg[0]_10
    SLICE_X13Y100        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.519 f  fsm1/C4_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=19, routed)          0.126     1.645    fsm0/out_reg[0]_4
    SLICE_X13Y99         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     1.759 f  fsm0/out[1]_i_3__4/O
                         net (fo=8, routed)           0.413     2.172    fsm/out_reg[0]_7
    SLICE_X15Y98         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.212 f  fsm/done_i_2/O
                         net (fo=16, routed)          0.193     2.405    cond_computed0/done_reg
    SLICE_X15Y96         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     2.444 f  cond_computed0/done_i_1__0/O
                         net (fo=305, routed)         0.603     3.047    r1/A0_0_1_write_en
    SLICE_X23Y82         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     3.161 r  r1/mem[7][5][1][31]_i_3__0/O
                         net (fo=144, routed)         0.717     3.878    A0_0_1/out_reg[31]_i_55__0_1
    SLICE_X35Y58         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     3.978 r  A0_0_1/out[16]_i_106__0/O
                         net (fo=1, routed)           0.011     3.989    A0_0_1/out[16]_i_106__0_n_0
    SLICE_X35Y58         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.076     4.065 r  A0_0_1/out_reg[16]_i_48__0/O
                         net (fo=1, routed)           0.000     4.065    A0_0_1/out_reg[16]_i_48__0_n_0
    SLICE_X35Y58         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     4.092 r  A0_0_1/out_reg[16]_i_19__0/O
                         net (fo=1, routed)           0.662     4.754    A0_0_1/out_reg[16]_i_19__0_n_0
    SLICE_X26Y81         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     4.928 r  A0_0_1/out[16]_i_5__0/O
                         net (fo=1, routed)           0.393     5.321    A0_0_1/out[16]_i_5__0_n_0
    SLICE_X16Y81         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     5.385 r  A0_0_1/out[16]_i_1__0/O
                         net (fo=3, routed)           0.564     5.949    A0_0_1/A0_0_1_read_data[16]
    SLICE_X14Y106        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.098     6.047 r  A0_0_1/out[16]_i_1__3/O
                         net (fo=1, routed)           0.082     6.129    A_sh_read0_0/out_reg[16]_0
    SLICE_X14Y106        FDRE                                         r  A_sh_read0_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X14Y106        FDRE                                         r  A_sh_read0_0/out_reg[16]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X14Y106        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 1.188ns (19.539%)  route 4.892ns (80.461%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X9Y100         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm17/out_reg[2]/Q
                         net (fo=15, routed)          0.399     0.529    fsm17/fsm17_out[2]
    SLICE_X11Y100        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     0.612 f  fsm17/out[0]_i_2__8/O
                         net (fo=4, routed)           0.210     0.822    fsm2/out_reg[0]_5
    SLICE_X11Y100        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     0.964 f  fsm2/out[3]_i_3__7/O
                         net (fo=9, routed)           0.380     1.344    fsm2/out_reg[0]_0
    SLICE_X13Y101        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.408 r  fsm2/C4_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.073     1.481    fsm1/out_reg[0]_10
    SLICE_X13Y100        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.519 f  fsm1/C4_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=19, routed)          0.126     1.645    fsm0/out_reg[0]_4
    SLICE_X13Y99         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     1.759 f  fsm0/out[1]_i_3__4/O
                         net (fo=8, routed)           0.413     2.172    fsm/out_reg[0]_7
    SLICE_X15Y98         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.212 f  fsm/done_i_2/O
                         net (fo=16, routed)          0.193     2.405    cond_computed0/done_reg
    SLICE_X15Y96         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     2.444 f  cond_computed0/done_i_1__0/O
                         net (fo=305, routed)         0.687     3.131    r1/A0_0_1_write_en
    SLICE_X22Y83         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     3.170 r  r1/mem[7][5][1][31]_i_4__0/O
                         net (fo=144, routed)         0.667     3.837    A0_0_1/out_reg[31]_i_55__0_0
    SLICE_X35Y64         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.986 r  A0_0_1/out[18]_i_109__0/O
                         net (fo=1, routed)           0.011     3.997    A0_0_1/out[18]_i_109__0_n_0
    SLICE_X35Y64         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     4.073 r  A0_0_1/out_reg[18]_i_49__0/O
                         net (fo=1, routed)           0.000     4.073    A0_0_1/out_reg[18]_i_49__0_n_0
    SLICE_X35Y64         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     4.100 r  A0_0_1/out_reg[18]_i_19__0/O
                         net (fo=1, routed)           0.722     4.822    A0_0_1/out_reg[18]_i_19__0_n_0
    SLICE_X27Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     4.922 r  A0_0_1/out[18]_i_5__0/O
                         net (fo=1, routed)           0.483     5.405    A0_0_1/out[18]_i_5__0_n_0
    SLICE_X15Y86         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     5.468 r  A0_0_1/out[18]_i_1__0/O
                         net (fo=3, routed)           0.505     5.973    A0_0_1/A0_0_1_read_data[18]
    SLICE_X13Y96         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     6.094 r  A0_0_1/out[18]_i_1__3/O
                         net (fo=1, routed)           0.023     6.117    A_sh_read0_0/out_reg[18]_0
    SLICE_X13Y96         FDRE                                         r  A_sh_read0_0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X13Y96         FDRE                                         r  A_sh_read0_0/out_reg[18]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X13Y96         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 1.271ns (20.936%)  route 4.800ns (79.064%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X9Y100         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm17/out_reg[2]/Q
                         net (fo=15, routed)          0.399     0.529    fsm17/fsm17_out[2]
    SLICE_X11Y100        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     0.612 f  fsm17/out[0]_i_2__8/O
                         net (fo=4, routed)           0.210     0.822    fsm2/out_reg[0]_5
    SLICE_X11Y100        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     0.964 f  fsm2/out[3]_i_3__7/O
                         net (fo=9, routed)           0.380     1.344    fsm2/out_reg[0]_0
    SLICE_X13Y101        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     1.408 r  fsm2/C4_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.073     1.481    fsm1/out_reg[0]_10
    SLICE_X13Y100        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     1.519 f  fsm1/C4_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=19, routed)          0.126     1.645    fsm0/out_reg[0]_4
    SLICE_X13Y99         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     1.759 f  fsm0/out[1]_i_3__4/O
                         net (fo=8, routed)           0.413     2.172    fsm/out_reg[0]_7
    SLICE_X15Y98         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.212 f  fsm/done_i_2/O
                         net (fo=16, routed)          0.193     2.405    cond_computed0/done_reg
    SLICE_X15Y96         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     2.444 f  cond_computed0/done_i_1__0/O
                         net (fo=305, routed)         0.603     3.047    r1/A0_0_1_write_en
    SLICE_X23Y82         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     3.161 r  r1/mem[7][5][1][31]_i_3__0/O
                         net (fo=144, routed)         0.796     3.957    A0_0_1/out_reg[31]_i_55__0_1
    SLICE_X35Y59         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     4.070 r  A0_0_1/out[15]_i_107__0/O
                         net (fo=1, routed)           0.011     4.081    A0_0_1/out[15]_i_107__0_n_0
    SLICE_X35Y59         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     4.157 r  A0_0_1/out_reg[15]_i_48__0/O
                         net (fo=1, routed)           0.000     4.157    A0_0_1/out_reg[15]_i_48__0_n_0
    SLICE_X35Y59         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     4.184 r  A0_0_1/out_reg[15]_i_19__0/O
                         net (fo=1, routed)           0.627     4.811    A0_0_1/out_reg[15]_i_19__0_n_0
    SLICE_X26Y88         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     4.960 r  A0_0_1/out[15]_i_5__0/O
                         net (fo=1, routed)           0.399     5.359    A0_0_1/out[15]_i_5__0_n_0
    SLICE_X15Y87         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     5.475 r  A0_0_1/out[15]_i_1__0/O
                         net (fo=3, routed)           0.511     5.986    A0_0_1/A0_0_1_read_data[15]
    SLICE_X13Y96         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     6.049 r  A0_0_1/out[15]_i_1__3/O
                         net (fo=1, routed)           0.059     6.108    A_sh_read0_0/out_reg[15]_0
    SLICE_X13Y96         FDRE                                         r  A_sh_read0_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X13Y96         FDRE                                         r  A_sh_read0_0/out_reg[15]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X13Y96         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  0.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    mult_pipe0/clk
    SLICE_X7Y52          FDRE                                         r  mult_pipe0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[10]/Q
                         net (fo=1, routed)           0.056     0.107    bin_read0_0/Q[10]
    SLICE_X6Y52          FDRE                                         r  bin_read0_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    bin_read0_0/clk
    SLICE_X6Y52          FDRE                                         r  bin_read0_0/out_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X6Y52          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed16/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    cond_computed16/clk
    SLICE_X11Y49         FDRE                                         r  cond_computed16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed16/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    fsm14/cond_computed16_out
    SLICE_X11Y49         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  fsm14/out[0]_i_1__97/O
                         net (fo=1, routed)           0.015     0.106    cond_computed16/out_reg[0]_1
    SLICE_X11Y49         FDRE                                         r  cond_computed16/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    cond_computed16/clk
    SLICE_X11Y49         FDRE                                         r  cond_computed16/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X11Y49         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed16/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed17/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed17/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    cond_computed17/clk
    SLICE_X11Y46         FDRE                                         r  cond_computed17/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed17/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    fsm14/cond_computed17_out
    SLICE_X11Y46         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  fsm14/out[0]_i_1__100/O
                         net (fo=1, routed)           0.015     0.106    cond_computed17/out_reg[0]_1
    SLICE_X11Y46         FDRE                                         r  cond_computed17/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    cond_computed17/clk
    SLICE_X11Y46         FDRE                                         r  cond_computed17/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X11Y46         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed17/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    cond_computed4/clk
    SLICE_X13Y42         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed4/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    fsm1/cond_computed4_out
    SLICE_X13Y42         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  fsm1/out[0]_i_1__45/O
                         net (fo=1, routed)           0.015     0.106    cond_computed4/out_reg[0]_1
    SLICE_X13Y42         FDRE                                         r  cond_computed4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    cond_computed4/clk
    SLICE_X13Y42         FDRE                                         r  cond_computed4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X13Y42         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    bin_read1_0/clk
    SLICE_X6Y50          FDRE                                         r  bin_read1_0/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read1_0/out_reg[29]/Q
                         net (fo=1, routed)           0.058     0.109    v_1_00/out_reg[29]_1
    SLICE_X7Y50          FDRE                                         r  v_1_00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    v_1_00/clk
    SLICE_X7Y50          FDRE                                         r  v_1_00/out_reg[29]/C
                         clock pessimism              0.000     0.018    
    SLICE_X7Y50          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    v_1_00/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed21/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed21/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    cond_computed21/clk
    SLICE_X10Y65         FDRE                                         r  cond_computed21/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed21/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    fsm16/cond_computed21_out
    SLICE_X10Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  fsm16/out[0]_i_1__117/O
                         net (fo=1, routed)           0.015     0.108    cond_computed21/out_reg[0]_0
    SLICE_X10Y65         FDRE                                         r  cond_computed21/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    cond_computed21/clk
    SLICE_X10Y65         FDRE                                         r  cond_computed21/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X10Y65         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed21/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read3_0/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_10/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.041ns (41.837%)  route 0.057ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    bin_read3_0/clk
    SLICE_X6Y49          FDRE                                         r  bin_read3_0/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bin_read3_0/out_reg[17]/Q
                         net (fo=1, routed)           0.057     0.110    v_1_10/out_reg[17]_1
    SLICE_X7Y49          FDRE                                         r  v_1_10/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.019     0.019    v_1_10/clk
    SLICE_X7Y49          FDRE                                         r  v_1_10/out_reg[17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X7Y49          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    v_1_10/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bin_read2_0/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_10/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.013     0.013    bin_read2_0/clk
    SLICE_X4Y55          FDRE                                         r  bin_read2_0/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read2_0/out_reg[19]/Q
                         net (fo=1, routed)           0.058     0.110    v_0_10/out_reg[19]_1
    SLICE_X3Y55          FDRE                                         r  v_0_10/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    v_0_10/clk
    SLICE_X3Y55          FDRE                                         r  v_0_10/out_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X3Y55          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0_10/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cond_computed21/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg21/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    cond_computed21/clk
    SLICE_X10Y65         FDRE                                         r  cond_computed21/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed21/out_reg[0]/Q
                         net (fo=4, routed)           0.028     0.079    done_reg21/cond_computed21_out
    SLICE_X10Y65         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  done_reg21/out[0]_i_1__119/O
                         net (fo=1, routed)           0.016     0.109    done_reg21/out[0]_i_1__119_n_0
    SLICE_X10Y65         FDRE                                         r  done_reg21/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    done_reg21/clk
    SLICE_X10Y65         FDRE                                         r  done_reg21/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X10Y65         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg21/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bin_read3_0/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    bin_read3_0/clk
    SLICE_X6Y49          FDRE                                         r  bin_read3_0/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bin_read3_0/out_reg[27]/Q
                         net (fo=1, routed)           0.059     0.111    v_1_10/out_reg[27]_1
    SLICE_X7Y49          FDRE                                         r  v_1_10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.019     0.019    v_1_10/clk
    SLICE_X7Y49          FDRE                                         r  v_1_10/out_reg[27]/C
                         clock pessimism              0.000     0.019    
    SLICE_X7Y49          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    v_1_10/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X9Y56  sum0/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X9Y56  sum0/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X9Y56  sum0/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X9Y56  sum0/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X9Y56  sum0/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X9Y56  sum0/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X9Y56  sum0/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X9Y56  sum0/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X9Y56  sum0/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X9Y56  sum0/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X9Y56  sum0/mem_reg_0_3_13_13/SP/CLK



