mtk_clk_register_factors	,	F_7
of_clk_add_provider	,	F_10
"%s(): could not register clock provider: %d\n"	,	L_2
mtk_clk_register_gates	,	F_12
CLK_TOP_NR_CLK	,	V_17
root_clk_alias	,	V_18
__iomem	,	T_2
mtk_alloc_clk_data	,	F_6
clk_onecell_data	,	V_12
CLK_APMIXED_NR_CLK	,	V_28
clk_data	,	V_13
infra_clks	,	V_24
ARRAY_SIZE	,	F_8
mtk_pericfg_init	,	F_14
CLK_APMIXED_ARMCA7PLL	,	V_5
top_muxes	,	V_20
node	,	V_11
mtk_topckgen_init	,	F_3
mt8173_clk_lock	,	V_21
CLK_INFRA_NR_CLK	,	V_23
__func__	,	V_16
plls	,	V_29
pr_err	,	F_5
CLK_APMIXED_ARMCA15PLL	,	V_4
peri_gates	,	V_26
clks	,	V_3
top_divs	,	V_19
CLK_TOP_MEM_SEL	,	V_6
CLK_TOP_DDRPHYCFG_SEL	,	V_7
device_node	,	V_10
mt8173_pll_clk_data	,	V_2
CLK_PERI_NR_CLK	,	V_25
mtk_infrasys_init	,	F_11
mtk_clk_register_plls	,	F_16
CLK_TOP_RTC_SEL	,	V_9
mtk_clk_enable_critical	,	F_1
clk_prepare_enable	,	F_2
mtk_register_reset_controller	,	F_13
mt8173_top_clk_data	,	V_1
peri_clks	,	V_27
r	,	V_15
mtk_apmixedsys_init	,	F_15
__init	,	T_1
of_iomap	,	F_4
mtk_clk_register_composites	,	F_9
of_clk_src_onecell_get	,	V_22
CLK_TOP_CCI400_SEL	,	V_8
base	,	V_14
"%s(): ioremap failed\n"	,	L_1
