Analysis & Synthesis report for adpll
Tue Dec 19 15:31:33 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1|mSetup_ST
 12. State Machine - |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 13. Registers Protected by Synthesis
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst
 22. Source assignments for LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core
 23. Source assignments for dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 24. Source assignments for dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 25. Source assignments for dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 26. Source assignments for dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 27. Source assignments for dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|altsyncram_ogm1:FIFOram
 28. Source assignments for dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|altsyncram_ogm1:FIFOram
 29. Source assignments for sld_signaltap:auto_signaltap_0
 30. Source assignments for dds_synthesizer:VCOSin|altsyncram:Mux12_rtl_0|altsyncram_5pv:auto_generated
 31. Parameter Settings for User Entity Instance: Top-level Entity: |adpll_top
 32. Parameter Settings for User Entity Instance: dds_synthesizer:RF_IN
 33. Parameter Settings for User Entity Instance: dds_synthesizer:VCOSin
 34. Parameter Settings for User Entity Instance: dds_synthesizer:VCOCos
 35. Parameter Settings for User Entity Instance: dds_synthesizer:DDSPhaseMod
 36. Parameter Settings for User Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst
 37. Parameter Settings for User Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 38. Parameter Settings for User Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 39. Parameter Settings for User Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11
 40. Parameter Settings for User Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_cma0_delay
 41. Parameter Settings for User Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 42. Parameter Settings for User Entity Instance: sample_avg:sample_avg_i1
 43. Parameter Settings for User Entity Instance: sample_avg:sample_avg_i1|average2:\GEN_REG:0:REG0
 44. Parameter Settings for User Entity Instance: sample_avg:sample_avg_i1|average2:\GEN_REG:1:REG0
 45. Parameter Settings for User Entity Instance: sample_avg:sample_avg_i1|average2:\GEN_REG:2:REG0
 46. Parameter Settings for User Entity Instance: sample_avg:sample_avg_i1|average2:\GEN_REG:3:REG0
 47. Parameter Settings for User Entity Instance: sample_avg:sample_avg_i1|average2:\GEN_REG:4:REG0
 48. Parameter Settings for User Entity Instance: sample_avg:sample_avg_i1|average2:\GEN_REG:5:REG0
 49. Parameter Settings for User Entity Instance: Lowpass:LPFPLL
 50. Parameter Settings for User Entity Instance: pll_sysclk:pll_sysclk_i1|altpll:altpll_component
 51. Parameter Settings for User Entity Instance: sample_avg:sample_avg_i2
 52. Parameter Settings for User Entity Instance: sample_avg:sample_avg_i2|average2:\GEN_REG:0:REG0
 53. Parameter Settings for User Entity Instance: sample_avg:sample_avg_i2|average2:\GEN_REG:1:REG0
 54. Parameter Settings for User Entity Instance: sample_avg:sample_avg_i2|average2:\GEN_REG:2:REG0
 55. Parameter Settings for User Entity Instance: sample_avg:sample_avg_i2|average2:\GEN_REG:3:REG0
 56. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 57. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 58. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 59. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 60. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 61. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 62. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 63. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 64. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 65. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 66. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 67. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Audio_Clock:Audio_Clock|altpll:altpll_component
 68. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|avconf:avconf_i1
 69. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|gen48khz:gen48khz_i1
 70. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component
 71. Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component
 72. Parameter Settings for User Entity Instance: pll_sma:pll_sma_i1|altpll:altpll_component
 73. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 74. Parameter Settings for Inferred Entity Instance: dds_synthesizer:VCOSin|altsyncram:Mux12_rtl_0
 75. Parameter Settings for Inferred Entity Instance: Lowpass:LPFPLL|lpm_mult:Mult0
 76. Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult0
 77. Parameter Settings for Inferred Entity Instance: MultPhaseDet:MixerSin|lpm_mult:Mult0
 78. Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult1
 79. Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult2
 80. Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult3
 81. Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult4
 82. Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult5
 83. Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult6
 84. Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult7
 85. Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult8
 86. Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult9
 87. Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult10
 88. Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult11
 89. Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult12
 90. Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult13
 91. Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult14
 92. altpll Parameter Settings by Entity Instance
 93. scfifo Parameter Settings by Entity Instance
 94. altsyncram Parameter Settings by Entity Instance
 95. lpm_mult Parameter Settings by Entity Instance
 96. Port Connectivity Checks: "pll_sma:pll_sma_i1"
 97. Port Connectivity Checks: "dac_i2s:dac_i2s_i1|fifo:fifo_right"
 98. Port Connectivity Checks: "dac_i2s:dac_i2s_i1|fifo:fifo_left"
 99. Port Connectivity Checks: "dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0"
100. Port Connectivity Checks: "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Audio_Clock:Audio_Clock"
101. Port Connectivity Checks: "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
102. Port Connectivity Checks: "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
103. Port Connectivity Checks: "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1"
104. Port Connectivity Checks: "dac_i2s:dac_i2s_i1"
105. Port Connectivity Checks: "pll_sysclk:pll_sysclk_i1"
106. Port Connectivity Checks: "sample_avg:sample_avg_i1"
107. Port Connectivity Checks: "LPF2:LPFSin"
108. Port Connectivity Checks: "MultPhaseDet:MixerSin"
109. Port Connectivity Checks: "dds_synthesizer:DDSPhaseMod"
110. Port Connectivity Checks: "dds_synthesizer:VCOCos"
111. Port Connectivity Checks: "dds_synthesizer:VCOSin"
112. Port Connectivity Checks: "dds_synthesizer:RF_IN"
113. SignalTap II Logic Analyzer Settings
114. Post-Synthesis Netlist Statistics for Top Partition
115. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
116. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
117. Elapsed Time Per Partition
118. Connections to In-System Debugging Instance "auto_signaltap_0"
119. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 19 15:31:33 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; adpll                                       ;
; Top-level Entity Name              ; adpll_top                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,924                                       ;
;     Total combinational functions  ; 1,933                                       ;
;     Dedicated logic registers      ; 2,340                                       ;
; Total registers                    ; 2340                                        ;
; Total pins                         ; 102                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 278,784                                     ;
; Embedded Multiplier 9-bit elements ; 34                                          ;
; Total PLLs                         ; 3                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; adpll_top          ; adpll              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; i2s/avconf/I2C_Controller.v                                        ; yes             ; User Verilog HDL File                        ; D:/FPGA/adpll/i2s/avconf/I2C_Controller.v                                                ;             ;
; i2s/avconf/avconf.v                                                ; yes             ; User Verilog HDL File                        ; D:/FPGA/adpll/i2s/avconf/avconf.v                                                        ;             ;
; i2s/Audio_Controller/Audio_Controller.v                            ; yes             ; User Verilog HDL File                        ; D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v                                    ;             ;
; i2s/Audio_Controller/Audio_Clock.v                                 ; yes             ; User Wizard-Generated File                   ; D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v                                         ;             ;
; i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v                         ; yes             ; User Verilog HDL File                        ; D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v                                 ;             ;
; i2s/Audio_Controller/Altera_UP_Clock_Edge.v                        ; yes             ; User Verilog HDL File                        ; D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Clock_Edge.v                                ;             ;
; i2s/Audio_Controller/Altera_UP_Audio_Out_Serializer.v              ; yes             ; User Verilog HDL File                        ; D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_Out_Serializer.v                      ;             ;
; i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v             ; yes             ; User Verilog HDL File                        ; D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v                     ;             ;
; i2s/Audio_Controller/Altera_UP_Audio_Bit_Counter.v                 ; yes             ; User Verilog HDL File                        ; D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_Bit_Counter.v                         ;             ;
; i2s/gen48khz.vhd                                                   ; yes             ; User VHDL File                               ; D:/FPGA/adpll/i2s/gen48khz.vhd                                                           ;             ;
; i2s/fifo.vhd                                                       ; yes             ; User Wizard-Generated File                   ; D:/FPGA/adpll/i2s/fifo.vhd                                                               ;             ;
; i2s/dac_i2s.vhd                                                    ; yes             ; User VHDL File                               ; D:/FPGA/adpll/i2s/dac_i2s.vhd                                                            ;             ;
; sine_lut_16_x_14.vhd                                               ; yes             ; User VHDL File                               ; D:/FPGA/adpll/sine_lut_16_x_14.vhd                                                       ;             ;
; sample_avg.vhd                                                     ; yes             ; User VHDL File                               ; D:/FPGA/adpll/sample_avg.vhd                                                             ;             ;
; MultPhaseDet.vhd                                                   ; yes             ; User VHDL File                               ; D:/FPGA/adpll/MultPhaseDet.vhd                                                           ;             ;
; LPF2.vhd                                                           ; yes             ; User Wizard-Generated File                   ; D:/FPGA/adpll/LPF2.vhd                                                                   ; LPF2        ;
; LPF2/dspba_library_package.vhd                                     ; yes             ; User VHDL File                               ; D:/FPGA/adpll/LPF2/dspba_library_package.vhd                                             ; LPF2        ;
; LPF2/dspba_library.vhd                                             ; yes             ; User VHDL File                               ; D:/FPGA/adpll/LPF2/dspba_library.vhd                                                     ; LPF2        ;
; LPF2/auk_dspip_math_pkg_hpfir.vhd                                  ; yes             ; User VHDL File                               ; D:/FPGA/adpll/LPF2/auk_dspip_math_pkg_hpfir.vhd                                          ; LPF2        ;
; LPF2/auk_dspip_lib_pkg_hpfir.vhd                                   ; yes             ; User VHDL File                               ; D:/FPGA/adpll/LPF2/auk_dspip_lib_pkg_hpfir.vhd                                           ; LPF2        ;
; LPF2/auk_dspip_avalon_streaming_controller_hpfir.vhd               ; yes             ; User VHDL File                               ; D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_controller_hpfir.vhd                       ; LPF2        ;
; LPF2/auk_dspip_avalon_streaming_sink_hpfir.vhd                     ; yes             ; User VHDL File                               ; D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_sink_hpfir.vhd                             ; LPF2        ;
; LPF2/auk_dspip_avalon_streaming_source_hpfir.vhd                   ; yes             ; User VHDL File                               ; D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_source_hpfir.vhd                           ; LPF2        ;
; LPF2/auk_dspip_roundsat_hpfir.vhd                                  ; yes             ; User VHDL File                               ; D:/FPGA/adpll/LPF2/auk_dspip_roundsat_hpfir.vhd                                          ; LPF2        ;
; LPF2/LPF2_0002_rtl_core.vhd                                        ; yes             ; User VHDL File                               ; D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd                                                ; LPF2        ;
; LPF2/LPF2_0002_ast.vhd                                             ; yes             ; User VHDL File                               ; D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd                                                     ; LPF2        ;
; LPF2/LPF2_0002.vhd                                                 ; yes             ; User VHDL File                               ; D:/FPGA/adpll/LPF2/LPF2_0002.vhd                                                         ; LPF2        ;
; Lowpass.vhd                                                        ; yes             ; User VHDL File                               ; D:/FPGA/adpll/Lowpass.vhd                                                                ;             ;
; dds_synthesizer.vhd                                                ; yes             ; User VHDL File                               ; D:/FPGA/adpll/dds_synthesizer.vhd                                                        ;             ;
; adpll_top.vhd                                                      ; yes             ; User VHDL File                               ; D:/FPGA/adpll/adpll_top.vhd                                                              ;             ;
; pll_sysclk.vhd                                                     ; yes             ; User Wizard-Generated File                   ; D:/FPGA/adpll/pll_sysclk.vhd                                                             ;             ;
; pll_sma.vhd                                                        ; yes             ; User Wizard-Generated File                   ; D:/FPGA/adpll/pll_sma.vhd                                                                ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                        ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;             ;
; db/pll_sysclk_altpll.v                                             ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/pll_sysclk_altpll.v                                                     ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf                        ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_regfifo.inc                     ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_dpfifo.inc                      ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_i2fifo.inc                      ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_fffifo.inc                      ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_f2fifo.inc                      ;             ;
; db/scfifo_n441.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/scfifo_n441.tdf                                                         ;             ;
; db/a_dpfifo_as31.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/a_dpfifo_as31.tdf                                                       ;             ;
; db/altsyncram_7tb1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/altsyncram_7tb1.tdf                                                     ;             ;
; db/cmpr_ks8.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/cmpr_ks8.tdf                                                            ;             ;
; db/cntr_v9b.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/cntr_v9b.tdf                                                            ;             ;
; db/cntr_ca7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/cntr_ca7.tdf                                                            ;             ;
; db/cntr_0ab.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/cntr_0ab.tdf                                                            ;             ;
; db/scfifo_bk31.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/scfifo_bk31.tdf                                                         ;             ;
; db/a_dpfifo_iq31.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/a_dpfifo_iq31.tdf                                                       ;             ;
; db/a_fefifo_h4f.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/a_fefifo_h4f.tdf                                                        ;             ;
; db/cntr_9o7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/cntr_9o7.tdf                                                            ;             ;
; db/altsyncram_ogm1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/altsyncram_ogm1.tdf                                                     ;             ;
; db/cntr_tnb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/cntr_tnb.tdf                                                            ;             ;
; db/pll_sma_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/pll_sma_altpll.v                                                        ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_8b24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/altsyncram_8b24.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/mux_tsc.tdf                                                             ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/decode_dvf.tdf                                                          ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_dgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/cntr_dgi.tdf                                                            ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/cmpr_qgc.tdf                                                            ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/cntr_m9j.tdf                                                            ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/cntr_ggi.tdf                                                            ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/cmpr_rgc.tdf                                                            ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/cntr_23j.tdf                                                            ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/cmpr_ngc.tdf                                                            ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sld9e0bd25c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/FPGA/adpll/db/ip/sld9e0bd25c/alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v                     ; alt_sld_fab ;
; db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv              ; alt_sld_fab ;
; db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv           ; alt_sld_fab ;
; db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd         ; alt_sld_fab ;
; db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv           ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
; db/altsyncram_5pv.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/altsyncram_5pv.tdf                                                      ;             ;
; db/decode_c8a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/decode_c8a.tdf                                                          ;             ;
; db/mux_fob.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/mux_fob.tdf                                                             ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf                      ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.inc                      ;             ;
; db/mult_e8t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/mult_e8t.tdf                                                            ;             ;
; db/mult_v5t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/mult_v5t.tdf                                                            ;             ;
; db/mult_56t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/mult_56t.tdf                                                            ;             ;
; db/mult_16t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/mult_16t.tdf                                                            ;             ;
; db/mult_36t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/mult_36t.tdf                                                            ;             ;
; db/mult_26t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/mult_26t.tdf                                                            ;             ;
; db/mult_06t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/FPGA/adpll/db/mult_06t.tdf                                                            ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,924                                                                                              ;
;                                             ;                                                                                                    ;
; Total combinational functions               ; 1933                                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                                    ;
;     -- 4 input functions                    ; 396                                                                                                ;
;     -- 3 input functions                    ; 1123                                                                                               ;
;     -- <=2 input functions                  ; 414                                                                                                ;
;                                             ;                                                                                                    ;
; Logic elements by mode                      ;                                                                                                    ;
;     -- normal mode                          ; 926                                                                                                ;
;     -- arithmetic mode                      ; 1007                                                                                               ;
;                                             ;                                                                                                    ;
; Total registers                             ; 2340                                                                                               ;
;     -- Dedicated logic registers            ; 2340                                                                                               ;
;     -- I/O registers                        ; 0                                                                                                  ;
;                                             ;                                                                                                    ;
; I/O pins                                    ; 102                                                                                                ;
; Total memory bits                           ; 278784                                                                                             ;
;                                             ;                                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 34                                                                                                 ;
;                                             ;                                                                                                    ;
; Total PLLs                                  ; 3                                                                                                  ;
;     -- PLLs                                 ; 3                                                                                                  ;
;                                             ;                                                                                                    ;
; Maximum fan-out node                        ; pll_sysclk:pll_sysclk_i1|altpll:altpll_component|pll_sysclk_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1788                                                                                               ;
; Total fan-out                               ; 16833                                                                                              ;
; Average fan-out                             ; 3.58                                                                                               ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |adpll_top                                                                                                                              ; 1933 (32)           ; 2340 (56)                 ; 278784      ; 34           ; 0       ; 17        ; 102  ; 0            ; |adpll_top                                                                                                                                                                                                                                                                                                                                            ; adpll_top                               ; work         ;
;    |LPF2:LPFSin|                                                                                                                        ; 521 (0)             ; 780 (0)                   ; 0           ; 30           ; 0       ; 15        ; 0    ; 0            ; |adpll_top|LPF2:LPFSin                                                                                                                                                                                                                                                                                                                                ; LPF2                                    ; lpf2         ;
;       |LPF2_0002:lpf2_inst|                                                                                                             ; 521 (0)             ; 780 (0)                   ; 0           ; 30           ; 0       ; 15        ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst                                                                                                                                                                                                                                                                                                            ; LPF2_0002                               ; lpf2         ;
;          |LPF2_0002_ast:LPF2_0002_ast_inst|                                                                                             ; 521 (0)             ; 780 (0)                   ; 0           ; 30           ; 0       ; 15        ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst                                                                                                                                                                                                                                                                           ; LPF2_0002_ast                           ; lpf2         ;
;             |LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|                                                                       ; 521 (521)           ; 762 (761)                 ; 0           ; 30           ; 0       ; 15        ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                                                       ; LPF2_0002_rtl_core                      ; lpf2         ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_11|                                                                                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11                                                                                                                                                                                  ; dspba_delay                             ; lpf2         ;
;                |lpm_mult:Mult0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult0                                                                                                                                                                                                        ; lpm_mult                                ; work         ;
;                   |mult_v5t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult0|mult_v5t:auto_generated                                                                                                                                                                                ; mult_v5t                                ; work         ;
;                |lpm_mult:Mult10|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult10                                                                                                                                                                                                       ; lpm_mult                                ; work         ;
;                   |mult_36t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult10|mult_36t:auto_generated                                                                                                                                                                               ; mult_36t                                ; work         ;
;                |lpm_mult:Mult11|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult11                                                                                                                                                                                                       ; lpm_mult                                ; work         ;
;                   |mult_36t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult11|mult_36t:auto_generated                                                                                                                                                                               ; mult_36t                                ; work         ;
;                |lpm_mult:Mult12|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult12                                                                                                                                                                                                       ; lpm_mult                                ; work         ;
;                   |mult_26t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult12|mult_26t:auto_generated                                                                                                                                                                               ; mult_26t                                ; work         ;
;                |lpm_mult:Mult13|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult13                                                                                                                                                                                                       ; lpm_mult                                ; work         ;
;                   |mult_26t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult13|mult_26t:auto_generated                                                                                                                                                                               ; mult_26t                                ; work         ;
;                |lpm_mult:Mult14|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult14                                                                                                                                                                                                       ; lpm_mult                                ; work         ;
;                   |mult_06t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult14|mult_06t:auto_generated                                                                                                                                                                               ; mult_06t                                ; work         ;
;                |lpm_mult:Mult1|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult1                                                                                                                                                                                                        ; lpm_mult                                ; work         ;
;                   |mult_16t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult1|mult_16t:auto_generated                                                                                                                                                                                ; mult_16t                                ; work         ;
;                |lpm_mult:Mult2|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult2                                                                                                                                                                                                        ; lpm_mult                                ; work         ;
;                   |mult_16t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult2|mult_16t:auto_generated                                                                                                                                                                                ; mult_16t                                ; work         ;
;                |lpm_mult:Mult3|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult3                                                                                                                                                                                                        ; lpm_mult                                ; work         ;
;                   |mult_36t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult3|mult_36t:auto_generated                                                                                                                                                                                ; mult_36t                                ; work         ;
;                |lpm_mult:Mult4|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult4                                                                                                                                                                                                        ; lpm_mult                                ; work         ;
;                   |mult_36t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult4|mult_36t:auto_generated                                                                                                                                                                                ; mult_36t                                ; work         ;
;                |lpm_mult:Mult5|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult5                                                                                                                                                                                                        ; lpm_mult                                ; work         ;
;                   |mult_36t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult5|mult_36t:auto_generated                                                                                                                                                                                ; mult_36t                                ; work         ;
;                |lpm_mult:Mult6|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult6                                                                                                                                                                                                        ; lpm_mult                                ; work         ;
;                   |mult_36t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult6|mult_36t:auto_generated                                                                                                                                                                                ; mult_36t                                ; work         ;
;                |lpm_mult:Mult7|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult7                                                                                                                                                                                                        ; lpm_mult                                ; work         ;
;                   |mult_36t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult7|mult_36t:auto_generated                                                                                                                                                                                ; mult_36t                                ; work         ;
;                |lpm_mult:Mult8|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult8                                                                                                                                                                                                        ; lpm_mult                                ; work         ;
;                   |mult_36t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult8|mult_36t:auto_generated                                                                                                                                                                                ; mult_36t                                ; work         ;
;                |lpm_mult:Mult9|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult9                                                                                                                                                                                                        ; lpm_mult                                ; work         ;
;                   |mult_36t:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult9|mult_36t:auto_generated                                                                                                                                                                                ; mult_36t                                ; work         ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                                            ; auk_dspip_avalon_streaming_source_hpfir ; lpf2         ;
;    |Lowpass:LPFPLL|                                                                                                                     ; 72 (72)             ; 106 (106)                 ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|Lowpass:LPFPLL                                                                                                                                                                                                                                                                                                                             ; Lowpass                                 ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|Lowpass:LPFPLL|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;          |mult_e8t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|Lowpass:LPFPLL|lpm_mult:Mult0|mult_e8t:auto_generated                                                                                                                                                                                                                                                                                      ; mult_e8t                                ; work         ;
;    |MultPhaseDet:MixerSin|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|MultPhaseDet:MixerSin                                                                                                                                                                                                                                                                                                                      ; MultPhaseDet                            ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|MultPhaseDet:MixerSin|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                       ; lpm_mult                                ; work         ;
;          |mult_56t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |adpll_top|MultPhaseDet:MixerSin|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                                                                                                                                                               ; mult_56t                                ; work         ;
;    |dac_i2s:dac_i2s_i1|                                                                                                                 ; 399 (0)             ; 211 (0)                   ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1                                                                                                                                                                                                                                                                                                                         ; dac_i2s                                 ; work         ;
;       |Audio_Controller:Audio_Controller_i1|                                                                                            ; 165 (2)             ; 110 (2)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1                                                                                                                                                                                                                                                                                    ; Audio_Controller                        ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|                                                                          ; 163 (57)            ; 104 (38)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                                                                                                                ; Altera_UP_Audio_Out_Serializer          ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|                                                                           ; 53 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                ; Altera_UP_SYNC_FIFO                     ; work         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 53 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                               ; scfifo                                  ; work         ;
;                   |scfifo_n441:auto_generated|                                                                                          ; 53 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                                                                                                                    ; scfifo_n441                             ; work         ;
;                      |a_dpfifo_as31:dpfifo|                                                                                             ; 53 (30)             ; 33 (13)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                                                                                                               ; a_dpfifo_as31                           ; work         ;
;                         |altsyncram_7tb1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram                                                                                       ; altsyncram_7tb1                         ; work         ;
;                         |cntr_0ab:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr                                                                                               ; cntr_0ab                                ; work         ;
;                         |cntr_ca7:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter                                                                                        ; cntr_ca7                                ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                           ; cntr_v9b                                ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|                                                                          ; 53 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                                                                                                               ; Altera_UP_SYNC_FIFO                     ; work         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 53 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                              ; scfifo                                  ; work         ;
;                   |scfifo_n441:auto_generated|                                                                                          ; 53 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                                                                                                                   ; scfifo_n441                             ; work         ;
;                      |a_dpfifo_as31:dpfifo|                                                                                             ; 53 (30)             ; 33 (13)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                                                                                                              ; a_dpfifo_as31                           ; work         ;
;                         |altsyncram_7tb1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram                                                                                      ; altsyncram_7tb1                         ; work         ;
;                         |cntr_0ab:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr                                                                                              ; cntr_0ab                                ; work         ;
;                         |cntr_ca7:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter                                                                                       ; cntr_ca7                                ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                          ; cntr_v9b                                ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                                                                                                               ; Altera_UP_Clock_Edge                    ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|                                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                    ; Altera_UP_Clock_Edge                    ; work         ;
;          |Audio_Clock:Audio_Clock|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Audio_Clock:Audio_Clock                                                                                                                                                                                                                                                            ; Audio_Clock                             ; work         ;
;             |altpll:altpll_component|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                                                                                                    ; altpll                                  ; work         ;
;       |avconf:avconf_i1|                                                                                                                ; 190 (141)           ; 75 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1                                                                                                                                                                                                                                                                                                        ; avconf                                  ; work         ;
;          |I2C_Controller:u0|                                                                                                            ; 49 (49)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0                                                                                                                                                                                                                                                                                      ; I2C_Controller                          ; work         ;
;       |fifo:fifo_left|                                                                                                                  ; 13 (0)              ; 8 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left                                                                                                                                                                                                                                                                                                          ; fifo                                    ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 13 (0)              ; 8 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component                                                                                                                                                                                                                                                                                  ; scfifo                                  ; work         ;
;             |scfifo_bk31:auto_generated|                                                                                                ; 13 (0)              ; 8 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated                                                                                                                                                                                                                                                       ; scfifo_bk31                             ; work         ;
;                |a_dpfifo_iq31:dpfifo|                                                                                                   ; 13 (2)              ; 8 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo                                                                                                                                                                                                                                  ; a_dpfifo_iq31                           ; work         ;
;                   |a_fefifo_h4f:fifo_state|                                                                                             ; 7 (5)               ; 4 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|a_fefifo_h4f:fifo_state                                                                                                                                                                                                          ; a_fefifo_h4f                            ; work         ;
;                      |cntr_9o7:count_usedw|                                                                                             ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw                                                                                                                                                                                     ; cntr_9o7                                ; work         ;
;                   |altsyncram_ogm1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|altsyncram_ogm1:FIFOram                                                                                                                                                                                                          ; altsyncram_ogm1                         ; work         ;
;                   |cntr_tnb:rd_ptr_count|                                                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|cntr_tnb:rd_ptr_count                                                                                                                                                                                                            ; cntr_tnb                                ; work         ;
;                   |cntr_tnb:wr_ptr|                                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|cntr_tnb:wr_ptr                                                                                                                                                                                                                  ; cntr_tnb                                ; work         ;
;       |fifo:fifo_right|                                                                                                                 ; 13 (0)              ; 8 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right                                                                                                                                                                                                                                                                                                         ; fifo                                    ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 13 (0)              ; 8 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component                                                                                                                                                                                                                                                                                 ; scfifo                                  ; work         ;
;             |scfifo_bk31:auto_generated|                                                                                                ; 13 (0)              ; 8 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated                                                                                                                                                                                                                                                      ; scfifo_bk31                             ; work         ;
;                |a_dpfifo_iq31:dpfifo|                                                                                                   ; 13 (2)              ; 8 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo                                                                                                                                                                                                                                 ; a_dpfifo_iq31                           ; work         ;
;                   |a_fefifo_h4f:fifo_state|                                                                                             ; 7 (5)               ; 4 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|a_fefifo_h4f:fifo_state                                                                                                                                                                                                         ; a_fefifo_h4f                            ; work         ;
;                      |cntr_9o7:count_usedw|                                                                                             ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw                                                                                                                                                                                    ; cntr_9o7                                ; work         ;
;                   |altsyncram_ogm1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|altsyncram_ogm1:FIFOram                                                                                                                                                                                                         ; altsyncram_ogm1                         ; work         ;
;                   |cntr_tnb:rd_ptr_count|                                                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|cntr_tnb:rd_ptr_count                                                                                                                                                                                                           ; cntr_tnb                                ; work         ;
;                   |cntr_tnb:wr_ptr|                                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|cntr_tnb:wr_ptr                                                                                                                                                                                                                 ; cntr_tnb                                ; work         ;
;       |gen48khz:gen48khz_i1|                                                                                                            ; 18 (18)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dac_i2s:dac_i2s_i1|gen48khz:gen48khz_i1                                                                                                                                                                                                                                                                                                    ; gen48khz                                ; work         ;
;    |dds_synthesizer:VCOSin|                                                                                                             ; 104 (104)           ; 78 (77)                   ; 212992      ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dds_synthesizer:VCOSin                                                                                                                                                                                                                                                                                                                     ; dds_synthesizer                         ; work         ;
;       |altsyncram:Mux12_rtl_0|                                                                                                          ; 0 (0)               ; 1 (0)                     ; 212992      ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dds_synthesizer:VCOSin|altsyncram:Mux12_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                              ; work         ;
;          |altsyncram_5pv:auto_generated|                                                                                                ; 0 (0)               ; 1 (1)                     ; 212992      ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|dds_synthesizer:VCOSin|altsyncram:Mux12_rtl_0|altsyncram_5pv:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_5pv                          ; work         ;
;    |pll_sma:pll_sma_i1|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|pll_sma:pll_sma_i1                                                                                                                                                                                                                                                                                                                         ; pll_sma                                 ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|pll_sma:pll_sma_i1|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; altpll                                  ; work         ;
;          |pll_sma_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|pll_sma:pll_sma_i1|altpll:altpll_component|pll_sma_altpll:auto_generated                                                                                                                                                                                                                                                                   ; pll_sma_altpll                          ; work         ;
;    |pll_sysclk:pll_sysclk_i1|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|pll_sysclk:pll_sysclk_i1                                                                                                                                                                                                                                                                                                                   ; pll_sysclk                              ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|pll_sysclk:pll_sysclk_i1|altpll:altpll_component                                                                                                                                                                                                                                                                                           ; altpll                                  ; work         ;
;          |pll_sysclk_altpll:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|pll_sysclk:pll_sysclk_i1|altpll:altpll_component|pll_sysclk_altpll:auto_generated                                                                                                                                                                                                                                                          ; pll_sysclk_altpll                       ; work         ;
;    |sample_avg:sample_avg_i1|                                                                                                           ; 134 (0)             ; 232 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sample_avg:sample_avg_i1                                                                                                                                                                                                                                                                                                                   ; sample_avg                              ; work         ;
;       |average2:\GEN_REG:0:REG0|                                                                                                        ; 19 (19)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sample_avg:sample_avg_i1|average2:\GEN_REG:0:REG0                                                                                                                                                                                                                                                                                          ; average2                                ; work         ;
;       |average2:\GEN_REG:1:REG0|                                                                                                        ; 23 (23)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sample_avg:sample_avg_i1|average2:\GEN_REG:1:REG0                                                                                                                                                                                                                                                                                          ; average2                                ; work         ;
;       |average2:\GEN_REG:2:REG0|                                                                                                        ; 23 (23)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sample_avg:sample_avg_i1|average2:\GEN_REG:2:REG0                                                                                                                                                                                                                                                                                          ; average2                                ; work         ;
;       |average2:\GEN_REG:3:REG0|                                                                                                        ; 23 (23)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sample_avg:sample_avg_i1|average2:\GEN_REG:3:REG0                                                                                                                                                                                                                                                                                          ; average2                                ; work         ;
;       |average2:\GEN_REG:4:REG0|                                                                                                        ; 23 (23)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sample_avg:sample_avg_i1|average2:\GEN_REG:4:REG0                                                                                                                                                                                                                                                                                          ; average2                                ; work         ;
;       |average2:\GEN_REG:5:REG0|                                                                                                        ; 23 (23)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sample_avg:sample_avg_i1|average2:\GEN_REG:5:REG0                                                                                                                                                                                                                                                                                          ; average2                                ; work         ;
;    |sample_avg:sample_avg_i2|                                                                                                           ; 139 (0)             ; 251 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sample_avg:sample_avg_i2                                                                                                                                                                                                                                                                                                                   ; sample_avg                              ; work         ;
;       |average2:\GEN_REG:0:REG0|                                                                                                        ; 34 (34)             ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sample_avg:sample_avg_i2|average2:\GEN_REG:0:REG0                                                                                                                                                                                                                                                                                          ; average2                                ; work         ;
;       |average2:\GEN_REG:1:REG0|                                                                                                        ; 35 (35)             ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sample_avg:sample_avg_i2|average2:\GEN_REG:1:REG0                                                                                                                                                                                                                                                                                          ; average2                                ; work         ;
;       |average2:\GEN_REG:2:REG0|                                                                                                        ; 35 (35)             ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sample_avg:sample_avg_i2|average2:\GEN_REG:2:REG0                                                                                                                                                                                                                                                                                          ; average2                                ; work         ;
;       |average2:\GEN_REG:3:REG0|                                                                                                        ; 35 (35)             ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sample_avg:sample_avg_i2|average2:\GEN_REG:3:REG0                                                                                                                                                                                                                                                                                          ; average2                                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                          ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 406 (2)             ; 535 (28)                  ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                           ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 404 (0)             ; 507 (0)                   ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                      ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 404 (88)            ; 507 (140)                 ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                     ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                              ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                              ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                 ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                                 ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                              ; work         ;
;                |altsyncram_8b24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8b24:auto_generated                                                                                                                                                 ; altsyncram_8b24                         ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                            ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                      ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 34 (1)              ; 86 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 28 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 28 (0)              ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                               ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 5 (5)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                            ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 101 (9)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                  ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                             ; work         ;
;                   |cntr_dgi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_dgi:auto_generated                                                             ; cntr_dgi                                ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                             ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                             ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                                ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                             ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                                ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Name                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                     ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                     ;
; dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|altsyncram_ogm1:FIFOram|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 4            ; 32           ; 4            ; 32           ; 128    ; None                     ;
; dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|altsyncram_ogm1:FIFOram|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 4            ; 32           ; 4            ; 32           ; 128    ; None                     ;
; dds_synthesizer:VCOSin|altsyncram:Mux12_rtl_0|altsyncram_5pv:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; ROM              ; 16384        ; 13           ; --           ; --           ; 212992 ; adpll.adpll_top0.rtl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8b24:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 4096         ; 14           ; 4096         ; 14           ; 57344  ; None                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 17          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 34          ;
; Signed Embedded Multipliers           ; 17          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name           ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed     ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed     ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed     ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed     ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed     ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_fir_compiler_ii ; 16.1    ; N/A          ; N/A          ; |adpll_top|LPF2:LPFSin                                                                                                                                                                                                                                                         ; LPF2.vhd        ;
; Altera ; ALTPLL                 ; 16.1    ; N/A          ; N/A          ; |adpll_top|pll_sma:pll_sma_i1                                                                                                                                                                                                                                                  ; pll_sma.vhd     ;
; Altera ; ALTPLL                 ; 16.1    ; N/A          ; N/A          ; |adpll_top|pll_sysclk:pll_sysclk_i1                                                                                                                                                                                                                                            ; pll_sysclk.vhd  ;
+--------+------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1|mSetup_ST ;
+----------------+----------------+----------------+-----------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001        ;
+----------------+----------------+----------------+-----------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                     ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                     ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                     ;
+----------------+----------------+----------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |adpll_top|LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                   ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                  ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                  ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                  ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                  ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                  ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][3]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][4]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][5]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][6]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][7]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][8]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][9]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][10]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][11]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][12]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][13]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][14]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][15]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[1][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[1][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[1][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][3]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][4]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][5]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][6]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][7]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][8]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][9]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][10]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][11]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][12]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][13]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][14]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][15]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[2][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[2][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[2][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][3]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][4]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][5]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][6]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][7]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][8]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][9]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][10]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][11]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][12]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][13]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][14]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][15]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[3][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[3][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[3][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][3]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][4]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][5]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][6]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][7]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][8]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][9]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][10]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][11]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][12]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][13]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][14]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][15]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[4][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[4][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[4][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][3]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][4]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][5]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][6]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][7]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][8]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][9]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][10]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][11]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][12]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][13]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][14]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][15]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[5][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[5][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[5][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][3]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][4]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][5]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][6]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][7]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][8]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][9]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][10]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][11]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][12]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][13]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][14]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][15]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][3]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][4]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][5]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][6]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][7]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][8]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][9]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][10]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][11]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][12]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][13]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][14]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][15]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[6][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[6][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[6][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][3]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][4]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][5]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][6]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][7]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][8]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][9]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][10]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][11]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][12]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][13]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][14]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][15]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[7][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[7][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[7][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][3]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][4]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][5]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][6]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][7]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][8]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][9]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][10]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][11]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][12]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][13]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][14]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][15]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[8][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[8][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[8][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][3]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][4]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][5]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][6]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][7]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][8]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][9]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][10]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][11]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][12]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][13]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][14]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][15]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[9][2]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[9][1]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[9][0]   ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][0]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][1]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][2]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][3]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][4]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][5]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][6]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][7]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][8]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][9]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][10] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][11] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][12] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][13] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][14] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][15] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[10][2]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[10][1]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[10][0]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][0]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][1]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][2]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][3]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][4]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][5]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][6]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][7]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][8]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][9]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][10] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][11] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][12] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][13] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][14] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][15] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[11][2]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[11][1]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[11][0]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][0]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][1]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][2]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][3]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][4]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][5]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][6]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][7]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][8]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][9]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][10] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][11] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][12] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][13] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][14] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][15] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[12][2]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[12][1]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[12][0]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][0]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][1]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][2]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][3]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][4]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][5]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][6]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][7]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][8]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][9]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][10] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][11] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][12] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][13] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][14] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][15] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[13][2]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[13][1]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[13][0]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][0]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][1]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][2]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][3]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][4]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][5]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][6]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][7]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][8]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][9]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][10] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][11] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][12] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][13] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][14] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][15] ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[14][2]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[14][1]  ; yes                                                              ; yes                                        ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[14][0]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 285                                                                                                     ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                      ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[8]     ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[2]     ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[9]     ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[1]     ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[7]     ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[0]     ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[10]    ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[4]     ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[11]    ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[3]     ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[6]     ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[5]     ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[15]    ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[13]    ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[14]    ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[12]    ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|Mux2 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                          ;                        ;
+-----------------------------------------------------+------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dds_synthesizer:VCOSin|lut_out[13]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; dds_synthesizer:VCOSin|lut_out_delay[13]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|audio_in_available                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|done_adc_channel_sync                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..32]                                                                                                                                      ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6,7]                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6,7]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                    ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                     ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0..6]                           ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                     ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                      ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0..6]                            ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                    ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5]     ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                           ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                       ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                        ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[1][35]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[1][34]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[1][33]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][35]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][34]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][33]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[3][35]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[3][34]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[3][33]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][35]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][34]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][33]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[5][35]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[5][34]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[5][33]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][35]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][34]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][33]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[7][35]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[7][34]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[7][33]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][35]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][34]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][33]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[9][35]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[9][34]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[9][33]                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][35]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][34]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][33]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[11][35]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[11][34]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[11][33]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][35]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][34]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][33]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[13][35]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[13][34]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[13][33]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][35]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][34]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][33]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][35]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][34]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][33]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][31]                                                                                                                               ; Merged with LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][32]                                           ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                             ; Merged with dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SD[18]                                                                                                                            ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|mI2C_DATA[20,21]                                                                                                                                                                                                                        ; Merged with dac_i2s:dac_i2s_i1|avconf:avconf_i1|mI2C_DATA[18]                                                                                                                                       ;
; dds_synthesizer:VCOSin|lut_out_inv_delay[0]                                                                                                                                                                                                                                 ; Merged with dds_synthesizer:VCOSin|lut_out_delay[0]                                                                                                                                                 ;
; Lowpass:LPFPLL|temp[0]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Lowpass:LPFPLL|CURRENT_OUTPUT[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Lowpass:LPFPLL|LAST_OUTPUT[0]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; dds_synthesizer:VCOSin|lut_out[0..12]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                         ;
; sample_avg:sample_avg_i2|average2:\GEN_REG:0:REG0|sample[0]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[15][0]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[15][1]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[15][2]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][0]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][1]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][2]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][4]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][5]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][6]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][8]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][9]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][11]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][12]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][13]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][14]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][15]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][16]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][17]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][18]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][19]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][20]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][21]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][22]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][23]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][24]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][25]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][26]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][27]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][28]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][29]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][30]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][32]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][15]                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][14]                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][13]                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][12]                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][11]                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][10]                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][9]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][8]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][7]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][6]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][5]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][4]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][3]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][2]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][1]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][0]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; dds_synthesizer:VCOSin|lut_out[12]~36                                                                                                                                                                                                                                       ; Merged with dds_synthesizer:VCOSin|lut_out[11]~33                                                                                                                                                   ;
; dds_synthesizer:VCOSin|lut_out[11]~33                                                                                                                                                                                                                                       ; Merged with dds_synthesizer:VCOSin|lut_out[10]~30                                                                                                                                                   ;
; dds_synthesizer:VCOSin|lut_out[10]~30                                                                                                                                                                                                                                       ; Merged with dds_synthesizer:VCOSin|lut_out[9]~27                                                                                                                                                    ;
; dds_synthesizer:VCOSin|lut_out[9]~27                                                                                                                                                                                                                                        ; Merged with dds_synthesizer:VCOSin|lut_out[8]~24                                                                                                                                                    ;
; dds_synthesizer:VCOSin|lut_out[8]~24                                                                                                                                                                                                                                        ; Merged with dds_synthesizer:VCOSin|lut_out[7]~21                                                                                                                                                    ;
; dds_synthesizer:VCOSin|lut_out[7]~21                                                                                                                                                                                                                                        ; Merged with dds_synthesizer:VCOSin|lut_out[6]~18                                                                                                                                                    ;
; dds_synthesizer:VCOSin|lut_out[6]~18                                                                                                                                                                                                                                        ; Merged with dds_synthesizer:VCOSin|lut_out[5]~15                                                                                                                                                    ;
; dds_synthesizer:VCOSin|lut_out[5]~15                                                                                                                                                                                                                                        ; Merged with dds_synthesizer:VCOSin|lut_out[4]~12                                                                                                                                                    ;
; dds_synthesizer:VCOSin|lut_out[4]~12                                                                                                                                                                                                                                        ; Merged with dds_synthesizer:VCOSin|lut_out[3]~9                                                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[3]~9                                                                                                                                                                                                                                         ; Merged with dds_synthesizer:VCOSin|lut_out[2]~6                                                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[2]~6                                                                                                                                                                                                                                         ; Merged with dds_synthesizer:VCOSin|lut_out[0]~0                                                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[0]~0                                                                                                                                                                                                                                         ; Merged with dds_synthesizer:VCOSin|lut_out[1]~3                                                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[0]~2                                                                                                                                                                                                                                         ; Merged with dds_synthesizer:VCOSin|lut_out[1]~5                                                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[2]~8                                                                                                                                                                                                                                         ; Merged with dds_synthesizer:VCOSin|lut_out[1]~5                                                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[3]~11                                                                                                                                                                                                                                        ; Merged with dds_synthesizer:VCOSin|lut_out[1]~5                                                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[4]~14                                                                                                                                                                                                                                        ; Merged with dds_synthesizer:VCOSin|lut_out[1]~5                                                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[5]~17                                                                                                                                                                                                                                        ; Merged with dds_synthesizer:VCOSin|lut_out[1]~5                                                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[6]~20                                                                                                                                                                                                                                        ; Merged with dds_synthesizer:VCOSin|lut_out[1]~5                                                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[7]~23                                                                                                                                                                                                                                        ; Merged with dds_synthesizer:VCOSin|lut_out[1]~5                                                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[8]~26                                                                                                                                                                                                                                        ; Merged with dds_synthesizer:VCOSin|lut_out[1]~5                                                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[9]~29                                                                                                                                                                                                                                        ; Merged with dds_synthesizer:VCOSin|lut_out[1]~5                                                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[10]~32                                                                                                                                                                                                                                       ; Merged with dds_synthesizer:VCOSin|lut_out[1]~5                                                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[11]~35                                                                                                                                                                                                                                       ; Merged with dds_synthesizer:VCOSin|lut_out[1]~5                                                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[12]~38                                                                                                                                                                                                                                       ; Merged with dds_synthesizer:VCOSin|lut_out[1]~5                                                                                                                                                     ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][32]                                                                                                                               ; Merged with LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][29]                                           ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][31]                                                                                                                               ; Merged with LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][29]                                           ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][30]                                                                                                                               ; Merged with LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][29]                                           ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[13][32]                                                                                                                               ; Merged with LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[13][31]                                           ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|mSetup_ST~9                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|mSetup_ST~10                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; dds_synthesizer:VCOSin|lut_out[1]~3                                                                                                                                                                                                                                         ; Merged with LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11|delay_signals[0][0]           ;
; dac_i2s:dac_i2s_i1|gen48khz:gen48khz_i1|counter[0]                                                                                                                                                                                                                          ; Merged with dds_synthesizer:VCOSin|ftw_accu[0]                                                                                                                                                      ;
; sample_avg:sample_avg_i1|average2:\GEN_REG:0:REG0|counter[0]                                                                                                                                                                                                                ; Merged with dds_synthesizer:VCOSin|ftw_accu[0]                                                                                                                                                      ;
; sample_avg:sample_avg_i1|average2:\GEN_REG:0:REG0|counter[1]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 280                                                                                                                                                                                                                                     ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 28                                                                                                                                                                                                                                      ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[15][35]                ; Lost Fanouts              ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][15],                                 ;
;                                                                                                                                                              ;                           ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][14],                                 ;
;                                                                                                                                                              ;                           ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][13],                                 ;
;                                                                                                                                                              ;                           ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][12],                                 ;
;                                                                                                                                                              ;                           ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][11],                                 ;
;                                                                                                                                                              ;                           ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][10],                                 ;
;                                                                                                                                                              ;                           ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][9],                                  ;
;                                                                                                                                                              ;                           ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][8],                                  ;
;                                                                                                                                                              ;                           ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][7]                                   ;
; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                           ; Lost Fanouts              ; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,       ;
;                                                                                                                                                              ;                           ; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3], ;
;                                                                                                                                                              ;                           ; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4], ;
;                                                                                                                                                              ;                           ; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                          ;
;                                                                                                                                                              ;                           ; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                            ;
; Lowpass:LPFPLL|temp[0]                                                                                                                                       ; Stuck at GND              ; Lowpass:LPFPLL|CURRENT_OUTPUT[0], Lowpass:LPFPLL|LAST_OUTPUT[0],                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; sample_avg:sample_avg_i2|average2:\GEN_REG:0:REG0|sample[0]                                                                                                                     ;
; dds_synthesizer:VCOSin|lut_out[13]                                                                                                                           ; Stuck at GND              ; dds_synthesizer:VCOSin|lut_out_delay[13]                                                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                 ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|mI2C_DATA[23]                                                                                                            ; Stuck at GND              ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SD[23]                                                                                                                    ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                 ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|mI2C_DATA[19]                                                                                                            ; Stuck at GND              ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SD[19]                                                                                                                    ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                 ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|mI2C_DATA[17]                                                                                                            ; Stuck at GND              ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SD[17]                                                                                                                    ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                 ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|mI2C_DATA[16]                                                                                                            ; Stuck at GND              ; dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SD[16]                                                                                                                    ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                   ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2340  ;
; Number of registers using Synchronous Clear  ; 106   ;
; Number of registers using Synchronous Load   ; 145   ;
; Number of registers using Asynchronous Clear ; 1722  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1567  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                             ; 18      ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                             ; 17      ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                             ; 20      ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                             ; 17      ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                             ; 13      ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                             ; 11      ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                                      ; 3       ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|END                                                                                                                                                                                                                                                                       ; 5       ;
; dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 24                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                      ;
+---------------------------------------+------------------------------------+------+
; Register Name                         ; Megafunction                       ; Type ;
+---------------------------------------+------------------------------------+------+
; dds_synthesizer:VCOSin|lut_out[0]~1   ; dds_synthesizer:VCOSin|Mux12_rtl_0 ; ROM  ;
; dds_synthesizer:VCOSin|lut_out[1]~4   ; dds_synthesizer:VCOSin|Mux12_rtl_0 ; ROM  ;
; dds_synthesizer:VCOSin|lut_out[2]~7   ; dds_synthesizer:VCOSin|Mux12_rtl_0 ; ROM  ;
; dds_synthesizer:VCOSin|lut_out[3]~10  ; dds_synthesizer:VCOSin|Mux12_rtl_0 ; ROM  ;
; dds_synthesizer:VCOSin|lut_out[4]~13  ; dds_synthesizer:VCOSin|Mux12_rtl_0 ; ROM  ;
; dds_synthesizer:VCOSin|lut_out[5]~16  ; dds_synthesizer:VCOSin|Mux12_rtl_0 ; ROM  ;
; dds_synthesizer:VCOSin|lut_out[6]~19  ; dds_synthesizer:VCOSin|Mux12_rtl_0 ; ROM  ;
; dds_synthesizer:VCOSin|lut_out[7]~22  ; dds_synthesizer:VCOSin|Mux12_rtl_0 ; ROM  ;
; dds_synthesizer:VCOSin|lut_out[8]~25  ; dds_synthesizer:VCOSin|Mux12_rtl_0 ; ROM  ;
; dds_synthesizer:VCOSin|lut_out[9]~28  ; dds_synthesizer:VCOSin|Mux12_rtl_0 ; ROM  ;
; dds_synthesizer:VCOSin|lut_out[10]~31 ; dds_synthesizer:VCOSin|Mux12_rtl_0 ; ROM  ;
; dds_synthesizer:VCOSin|lut_out[11]~34 ; dds_synthesizer:VCOSin|Mux12_rtl_0 ; ROM  ;
; dds_synthesizer:VCOSin|lut_out[12]~37 ; dds_synthesizer:VCOSin|Mux12_rtl_0 ; ROM  ;
+---------------------------------------+------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |adpll_top|dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |adpll_top|dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |adpll_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |adpll_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst ;
+-----------------+-------+------+--------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                     ;
+-----------------+-------+------+--------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                      ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                      ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                      ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                      ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                      ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                      ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                      ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                      ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                      ;
+-----------------+-------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                 ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                 ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][15]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][14]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][13]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][12]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][11]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][10]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][9]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][8]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][7]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][6]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][5]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][4]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][3]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[0][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][15]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][14]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][13]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][12]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][11]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][10]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][9]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][8]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][7]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][6]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][5]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][4]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][3]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[1][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][15]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][14]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][13]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][12]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][11]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][10]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][9]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][8]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][7]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][6]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][5]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][4]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][3]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[2][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][15]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][14]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][13]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][12]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][11]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][10]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][9]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][8]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][7]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][6]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][5]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][4]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][3]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[3][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][15]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][14]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][13]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][12]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][11]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][10]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][9]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][8]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][7]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][6]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][5]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][4]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][3]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[4][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][15]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][14]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][13]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][12]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][11]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][10]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][9]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][8]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][7]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][6]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][5]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][4]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][3]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[5][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][15]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][14]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][13]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][12]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][11]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][10]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][9]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][8]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][7]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][6]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][5]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][4]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][3]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[6][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][15]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][14]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][13]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][12]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][11]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][10]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][9]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][8]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][7]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][6]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][5]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][4]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][3]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[7][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][15]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][14]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][13]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][12]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][11]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][10]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][9]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][8]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][7]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][6]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][5]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][4]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][3]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[8][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][15]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][14]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][13]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][12]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][11]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][10]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][9]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][8]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][7]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][6]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][5]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][4]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][3]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[9][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][15]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][14]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][13]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][12]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][11]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][10]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][9]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][8]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][7]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][6]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][5]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][4]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][3]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][2]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][1]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[10][0]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][15]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][14]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][13]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][12]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][11]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][10]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][9]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][8]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][7]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][6]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][5]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][4]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][3]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][2]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][1]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[11][0]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][15]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][14]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][13]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][12]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][11]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][10]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][9]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][8]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][7]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][6]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][5]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][4]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][3]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][2]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][1]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[12][0]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][15]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][14]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][13]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][12]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][11]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][10]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][9]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][8]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][7]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][6]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][5]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][4]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][3]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][2]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][1]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[13][0]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][15]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][14]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][13]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][12]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][11]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][10]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][9]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][8]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][7]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][6]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][5]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][4]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][3]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][2]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][1]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[14][0]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][15]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][14]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][13]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][12]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][11]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][10]                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][9]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][8]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][7]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][6]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][5]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][4]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][3]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][2]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][1]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_a0[15][0]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[0][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[0][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[0][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[1][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[1][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[1][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[2][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[2][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[2][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[3][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[3][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[3][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[4][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[4][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[4][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[5][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[5][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[5][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[6][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[6][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[6][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[7][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[7][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[7][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[8][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[8][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[8][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[9][2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[9][1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[9][0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[10][2]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[10][1]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[10][0]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[11][2]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[11][1]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[11][0]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[12][2]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[12][1]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[12][0]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[13][2]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[13][1]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[13][0]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[14][2]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[14][1]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[14][0]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[15][2]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[15][1]                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_cma0_c0[15][0]                                                          ;
+-----------------------------------------+--------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|altsyncram_ogm1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|altsyncram_ogm1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dds_synthesizer:VCOSin|altsyncram:Mux12_rtl_0|altsyncram_5pv:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |adpll_top ;
+----------------+----------+-----------------------------------------------+
; Parameter Name ; Value    ; Type                                          ;
+----------------+----------+-----------------------------------------------+
; SIMULATION     ; 0        ; Signed Integer                                ;
; FTW_WIDTH      ; 32       ; Signed Integer                                ;
; LOOPF_WIDTH    ; 30       ; Signed Integer                                ;
; DDS_CLOCK      ; 50000000 ; Signed Integer                                ;
+----------------+----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_synthesizer:RF_IN ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; ftw_width      ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_synthesizer:VCOSin ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; ftw_width      ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_synthesizer:VCOCos ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; ftw_width      ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_synthesizer:DDSPhaseMod ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; ftw_width      ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst ;
+---------------------+-----------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                        ;
+---------------------+-----------+-----------------------------------------------------------------------------+
; INWIDTH             ; 16        ; Signed Integer                                                              ;
; OUT_WIDTH_UNTRIMMED ; 36        ; Signed Integer                                                              ;
; BANKINWIDTH         ; 0         ; Signed Integer                                                              ;
; REM_LSB_BIT_g       ; 1         ; Signed Integer                                                              ;
; REM_LSB_TYPE_g      ; trunc     ; String                                                                      ;
; REM_MSB_BIT_g       ; 3         ; Signed Integer                                                              ;
; REM_MSB_TYPE_g      ; trunc     ; String                                                                      ;
; PHYSCHANIN          ; 1         ; Signed Integer                                                              ;
; PHYSCHANOUT         ; 1         ; Signed Integer                                                              ;
; CHANSPERPHYIN       ; 1         ; Signed Integer                                                              ;
; CHANSPERPHYOUT      ; 1         ; Signed Integer                                                              ;
; OUTPUTFIFODEPTH     ; 4         ; Signed Integer                                                              ;
; USE_PACKETS         ; 0         ; Signed Integer                                                              ;
; MODE_WIDTH          ; 0         ; Signed Integer                                                              ;
; ENABLE_BACKPRESSURE ; false     ; Enumerated                                                                  ;
; LOG2_CHANSPERPHYOUT ; 1         ; Signed Integer                                                              ;
; NUMCHANS            ; 1         ; Signed Integer                                                              ;
; DEVICE_FAMILY       ; Cyclone V ; String                                                                      ;
; COMPLEX_CONST       ; 1         ; Signed Integer                                                              ;
+---------------------+-----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 16    ; Signed Integer                                                                                                                 ;
; data_width      ; 16    ; Signed Integer                                                                                                                 ;
; data_port_count ; 1     ; Signed Integer                                                                                                                 ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                         ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 32    ; Signed Integer                                                                                                               ;
; data_width            ; 32    ; Signed Integer                                                                                                               ;
; data_port_count       ; 1     ; Signed Integer                                                                                                               ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                               ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                               ;
; have_counter_g        ; false ; Enumerated                                                                                                                   ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                               ;
; use_packets           ; 0     ; Signed Integer                                                                                                               ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                   ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_cma0_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 36    ; Signed Integer                                                                                                                                                            ;
; depth          ; 0     ; Signed Integer                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 36    ; Signed Integer                                                                                                                                          ;
; rem_lsb_bit_g  ; 1     ; Signed Integer                                                                                                                                          ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                  ;
; rem_msb_bit_g  ; 3     ; Signed Integer                                                                                                                                          ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sample_avg:sample_avg_i1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; d_width        ; 18    ; Signed Integer                               ;
; stage          ; 6     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sample_avg:sample_avg_i1|average2:\GEN_REG:0:REG0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; d_width        ; 18    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sample_avg:sample_avg_i1|average2:\GEN_REG:1:REG0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; d_width        ; 18    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sample_avg:sample_avg_i1|average2:\GEN_REG:2:REG0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; d_width        ; 18    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sample_avg:sample_avg_i1|average2:\GEN_REG:3:REG0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; d_width        ; 18    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sample_avg:sample_avg_i1|average2:\GEN_REG:4:REG0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; d_width        ; 18    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sample_avg:sample_avg_i1|average2:\GEN_REG:5:REG0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; d_width        ; 18    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lowpass:LPFPLL ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; loopf_width    ; 30    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_sysclk:pll_sysclk_i1|altpll:altpll_component ;
+-------------------------------+------------------------------+--------------------------------+
; Parameter Name                ; Value                        ; Type                           ;
+-------------------------------+------------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                        ;
; PLL_TYPE                      ; AUTO                         ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_sysclk ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                        ;
; LOCK_HIGH                     ; 1                            ; Untyped                        ;
; LOCK_LOW                      ; 1                            ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                        ;
; SKIP_VCO                      ; OFF                          ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                        ;
; BANDWIDTH                     ; 0                            ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                        ;
; DOWN_SPREAD                   ; 0                            ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                            ; Signed Integer                 ;
; CLK2_MULTIPLY_BY              ; 1                            ; Signed Integer                 ;
; CLK1_MULTIPLY_BY              ; 1                            ; Signed Integer                 ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                            ; Signed Integer                 ;
; CLK2_DIVIDE_BY                ; 1                            ; Signed Integer                 ;
; CLK1_DIVIDE_BY                ; 1                            ; Signed Integer                 ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 15000                        ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 10000                        ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 5000                         ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                           ; Signed Integer                 ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer                 ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer                 ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                        ;
; DPA_DIVIDER                   ; 0                            ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                        ;
; VCO_MIN                       ; 0                            ; Untyped                        ;
; VCO_MAX                       ; 0                            ; Untyped                        ;
; VCO_CENTER                    ; 0                            ; Untyped                        ;
; PFD_MIN                       ; 0                            ; Untyped                        ;
; PFD_MAX                       ; 0                            ; Untyped                        ;
; M_INITIAL                     ; 0                            ; Untyped                        ;
; M                             ; 0                            ; Untyped                        ;
; N                             ; 1                            ; Untyped                        ;
; M2                            ; 1                            ; Untyped                        ;
; N2                            ; 1                            ; Untyped                        ;
; SS                            ; 1                            ; Untyped                        ;
; C0_HIGH                       ; 0                            ; Untyped                        ;
; C1_HIGH                       ; 0                            ; Untyped                        ;
; C2_HIGH                       ; 0                            ; Untyped                        ;
; C3_HIGH                       ; 0                            ; Untyped                        ;
; C4_HIGH                       ; 0                            ; Untyped                        ;
; C5_HIGH                       ; 0                            ; Untyped                        ;
; C6_HIGH                       ; 0                            ; Untyped                        ;
; C7_HIGH                       ; 0                            ; Untyped                        ;
; C8_HIGH                       ; 0                            ; Untyped                        ;
; C9_HIGH                       ; 0                            ; Untyped                        ;
; C0_LOW                        ; 0                            ; Untyped                        ;
; C1_LOW                        ; 0                            ; Untyped                        ;
; C2_LOW                        ; 0                            ; Untyped                        ;
; C3_LOW                        ; 0                            ; Untyped                        ;
; C4_LOW                        ; 0                            ; Untyped                        ;
; C5_LOW                        ; 0                            ; Untyped                        ;
; C6_LOW                        ; 0                            ; Untyped                        ;
; C7_LOW                        ; 0                            ; Untyped                        ;
; C8_LOW                        ; 0                            ; Untyped                        ;
; C9_LOW                        ; 0                            ; Untyped                        ;
; C0_INITIAL                    ; 0                            ; Untyped                        ;
; C1_INITIAL                    ; 0                            ; Untyped                        ;
; C2_INITIAL                    ; 0                            ; Untyped                        ;
; C3_INITIAL                    ; 0                            ; Untyped                        ;
; C4_INITIAL                    ; 0                            ; Untyped                        ;
; C5_INITIAL                    ; 0                            ; Untyped                        ;
; C6_INITIAL                    ; 0                            ; Untyped                        ;
; C7_INITIAL                    ; 0                            ; Untyped                        ;
; C8_INITIAL                    ; 0                            ; Untyped                        ;
; C9_INITIAL                    ; 0                            ; Untyped                        ;
; C0_MODE                       ; BYPASS                       ; Untyped                        ;
; C1_MODE                       ; BYPASS                       ; Untyped                        ;
; C2_MODE                       ; BYPASS                       ; Untyped                        ;
; C3_MODE                       ; BYPASS                       ; Untyped                        ;
; C4_MODE                       ; BYPASS                       ; Untyped                        ;
; C5_MODE                       ; BYPASS                       ; Untyped                        ;
; C6_MODE                       ; BYPASS                       ; Untyped                        ;
; C7_MODE                       ; BYPASS                       ; Untyped                        ;
; C8_MODE                       ; BYPASS                       ; Untyped                        ;
; C9_MODE                       ; BYPASS                       ; Untyped                        ;
; C0_PH                         ; 0                            ; Untyped                        ;
; C1_PH                         ; 0                            ; Untyped                        ;
; C2_PH                         ; 0                            ; Untyped                        ;
; C3_PH                         ; 0                            ; Untyped                        ;
; C4_PH                         ; 0                            ; Untyped                        ;
; C5_PH                         ; 0                            ; Untyped                        ;
; C6_PH                         ; 0                            ; Untyped                        ;
; C7_PH                         ; 0                            ; Untyped                        ;
; C8_PH                         ; 0                            ; Untyped                        ;
; C9_PH                         ; 0                            ; Untyped                        ;
; L0_HIGH                       ; 1                            ; Untyped                        ;
; L1_HIGH                       ; 1                            ; Untyped                        ;
; G0_HIGH                       ; 1                            ; Untyped                        ;
; G1_HIGH                       ; 1                            ; Untyped                        ;
; G2_HIGH                       ; 1                            ; Untyped                        ;
; G3_HIGH                       ; 1                            ; Untyped                        ;
; E0_HIGH                       ; 1                            ; Untyped                        ;
; E1_HIGH                       ; 1                            ; Untyped                        ;
; E2_HIGH                       ; 1                            ; Untyped                        ;
; E3_HIGH                       ; 1                            ; Untyped                        ;
; L0_LOW                        ; 1                            ; Untyped                        ;
; L1_LOW                        ; 1                            ; Untyped                        ;
; G0_LOW                        ; 1                            ; Untyped                        ;
; G1_LOW                        ; 1                            ; Untyped                        ;
; G2_LOW                        ; 1                            ; Untyped                        ;
; G3_LOW                        ; 1                            ; Untyped                        ;
; E0_LOW                        ; 1                            ; Untyped                        ;
; E1_LOW                        ; 1                            ; Untyped                        ;
; E2_LOW                        ; 1                            ; Untyped                        ;
; E3_LOW                        ; 1                            ; Untyped                        ;
; L0_INITIAL                    ; 1                            ; Untyped                        ;
; L1_INITIAL                    ; 1                            ; Untyped                        ;
; G0_INITIAL                    ; 1                            ; Untyped                        ;
; G1_INITIAL                    ; 1                            ; Untyped                        ;
; G2_INITIAL                    ; 1                            ; Untyped                        ;
; G3_INITIAL                    ; 1                            ; Untyped                        ;
; E0_INITIAL                    ; 1                            ; Untyped                        ;
; E1_INITIAL                    ; 1                            ; Untyped                        ;
; E2_INITIAL                    ; 1                            ; Untyped                        ;
; E3_INITIAL                    ; 1                            ; Untyped                        ;
; L0_MODE                       ; BYPASS                       ; Untyped                        ;
; L1_MODE                       ; BYPASS                       ; Untyped                        ;
; G0_MODE                       ; BYPASS                       ; Untyped                        ;
; G1_MODE                       ; BYPASS                       ; Untyped                        ;
; G2_MODE                       ; BYPASS                       ; Untyped                        ;
; G3_MODE                       ; BYPASS                       ; Untyped                        ;
; E0_MODE                       ; BYPASS                       ; Untyped                        ;
; E1_MODE                       ; BYPASS                       ; Untyped                        ;
; E2_MODE                       ; BYPASS                       ; Untyped                        ;
; E3_MODE                       ; BYPASS                       ; Untyped                        ;
; L0_PH                         ; 0                            ; Untyped                        ;
; L1_PH                         ; 0                            ; Untyped                        ;
; G0_PH                         ; 0                            ; Untyped                        ;
; G1_PH                         ; 0                            ; Untyped                        ;
; G2_PH                         ; 0                            ; Untyped                        ;
; G3_PH                         ; 0                            ; Untyped                        ;
; E0_PH                         ; 0                            ; Untyped                        ;
; E1_PH                         ; 0                            ; Untyped                        ;
; E2_PH                         ; 0                            ; Untyped                        ;
; E3_PH                         ; 0                            ; Untyped                        ;
; M_PH                          ; 0                            ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                        ;
; CLK0_COUNTER                  ; G0                           ; Untyped                        ;
; CLK1_COUNTER                  ; G0                           ; Untyped                        ;
; CLK2_COUNTER                  ; G0                           ; Untyped                        ;
; CLK3_COUNTER                  ; G0                           ; Untyped                        ;
; CLK4_COUNTER                  ; G0                           ; Untyped                        ;
; CLK5_COUNTER                  ; G0                           ; Untyped                        ;
; CLK6_COUNTER                  ; E0                           ; Untyped                        ;
; CLK7_COUNTER                  ; E1                           ; Untyped                        ;
; CLK8_COUNTER                  ; E2                           ; Untyped                        ;
; CLK9_COUNTER                  ; E3                           ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                        ;
; M_TIME_DELAY                  ; 0                            ; Untyped                        ;
; N_TIME_DELAY                  ; 0                            ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                        ;
; VCO_POST_SCALE                ; 0                            ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                        ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                        ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped                        ;
; PORT_CLK3                     ; PORT_USED                    ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                        ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                        ;
; CBXI_PARAMETER                ; pll_sysclk_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                 ;
+-------------------------------+------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sample_avg:sample_avg_i2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; d_width        ; 30    ; Signed Integer                               ;
; stage          ; 4     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sample_avg:sample_avg_i2|average2:\GEN_REG:0:REG0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; d_width        ; 30    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sample_avg:sample_avg_i2|average2:\GEN_REG:1:REG0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; d_width        ; 30    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sample_avg:sample_avg_i2|average2:\GEN_REG:2:REG0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; d_width        ; 30    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sample_avg:sample_avg_i2|average2:\GEN_REG:3:REG0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; d_width        ; 30    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                  ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                 ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                                   ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                   ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                   ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                              ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                    ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                                                    ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                                           ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                    ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                    ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                               ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                     ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                                                     ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                                     ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                                     ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                                            ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                  ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                             ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                   ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                                                   ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                                   ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                          ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                                          ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                   ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                   ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                              ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                    ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                                                    ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                                           ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                                 ;
+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                              ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                              ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                              ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                              ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                              ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                              ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                              ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                              ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                              ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                              ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                              ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                              ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                              ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                              ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                              ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                              ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                              ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                              ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                              ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                              ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                              ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                              ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                              ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                              ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                              ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                              ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                              ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                              ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                                       ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                              ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                              ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                              ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                              ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                              ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                              ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                              ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                              ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                              ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                                       ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                              ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                              ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                              ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                              ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                              ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                              ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                              ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                              ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                              ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                              ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                              ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                              ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                              ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                              ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                              ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                              ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                              ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                              ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                              ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                              ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                              ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                              ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                              ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                              ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                              ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                              ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                              ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                              ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                              ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                              ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                              ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                              ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                              ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                              ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                              ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                              ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                              ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                              ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                              ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                              ;
; VCO_MIN                       ; 0                             ; Untyped                                                                              ;
; VCO_MAX                       ; 0                             ; Untyped                                                                              ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                              ;
; PFD_MIN                       ; 0                             ; Untyped                                                                              ;
; PFD_MAX                       ; 0                             ; Untyped                                                                              ;
; M_INITIAL                     ; 0                             ; Untyped                                                                              ;
; M                             ; 0                             ; Untyped                                                                              ;
; N                             ; 1                             ; Untyped                                                                              ;
; M2                            ; 1                             ; Untyped                                                                              ;
; N2                            ; 1                             ; Untyped                                                                              ;
; SS                            ; 1                             ; Untyped                                                                              ;
; C0_HIGH                       ; 0                             ; Untyped                                                                              ;
; C1_HIGH                       ; 0                             ; Untyped                                                                              ;
; C2_HIGH                       ; 0                             ; Untyped                                                                              ;
; C3_HIGH                       ; 0                             ; Untyped                                                                              ;
; C4_HIGH                       ; 0                             ; Untyped                                                                              ;
; C5_HIGH                       ; 0                             ; Untyped                                                                              ;
; C6_HIGH                       ; 0                             ; Untyped                                                                              ;
; C7_HIGH                       ; 0                             ; Untyped                                                                              ;
; C8_HIGH                       ; 0                             ; Untyped                                                                              ;
; C9_HIGH                       ; 0                             ; Untyped                                                                              ;
; C0_LOW                        ; 0                             ; Untyped                                                                              ;
; C1_LOW                        ; 0                             ; Untyped                                                                              ;
; C2_LOW                        ; 0                             ; Untyped                                                                              ;
; C3_LOW                        ; 0                             ; Untyped                                                                              ;
; C4_LOW                        ; 0                             ; Untyped                                                                              ;
; C5_LOW                        ; 0                             ; Untyped                                                                              ;
; C6_LOW                        ; 0                             ; Untyped                                                                              ;
; C7_LOW                        ; 0                             ; Untyped                                                                              ;
; C8_LOW                        ; 0                             ; Untyped                                                                              ;
; C9_LOW                        ; 0                             ; Untyped                                                                              ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                              ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                              ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                              ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                              ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                              ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                              ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                              ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                              ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                              ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                              ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; C0_PH                         ; 0                             ; Untyped                                                                              ;
; C1_PH                         ; 0                             ; Untyped                                                                              ;
; C2_PH                         ; 0                             ; Untyped                                                                              ;
; C3_PH                         ; 0                             ; Untyped                                                                              ;
; C4_PH                         ; 0                             ; Untyped                                                                              ;
; C5_PH                         ; 0                             ; Untyped                                                                              ;
; C6_PH                         ; 0                             ; Untyped                                                                              ;
; C7_PH                         ; 0                             ; Untyped                                                                              ;
; C8_PH                         ; 0                             ; Untyped                                                                              ;
; C9_PH                         ; 0                             ; Untyped                                                                              ;
; L0_HIGH                       ; 1                             ; Untyped                                                                              ;
; L1_HIGH                       ; 1                             ; Untyped                                                                              ;
; G0_HIGH                       ; 1                             ; Untyped                                                                              ;
; G1_HIGH                       ; 1                             ; Untyped                                                                              ;
; G2_HIGH                       ; 1                             ; Untyped                                                                              ;
; G3_HIGH                       ; 1                             ; Untyped                                                                              ;
; E0_HIGH                       ; 1                             ; Untyped                                                                              ;
; E1_HIGH                       ; 1                             ; Untyped                                                                              ;
; E2_HIGH                       ; 1                             ; Untyped                                                                              ;
; E3_HIGH                       ; 1                             ; Untyped                                                                              ;
; L0_LOW                        ; 1                             ; Untyped                                                                              ;
; L1_LOW                        ; 1                             ; Untyped                                                                              ;
; G0_LOW                        ; 1                             ; Untyped                                                                              ;
; G1_LOW                        ; 1                             ; Untyped                                                                              ;
; G2_LOW                        ; 1                             ; Untyped                                                                              ;
; G3_LOW                        ; 1                             ; Untyped                                                                              ;
; E0_LOW                        ; 1                             ; Untyped                                                                              ;
; E1_LOW                        ; 1                             ; Untyped                                                                              ;
; E2_LOW                        ; 1                             ; Untyped                                                                              ;
; E3_LOW                        ; 1                             ; Untyped                                                                              ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                              ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                              ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                              ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                              ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                              ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                              ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                              ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                              ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                              ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                              ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                              ;
; L0_PH                         ; 0                             ; Untyped                                                                              ;
; L1_PH                         ; 0                             ; Untyped                                                                              ;
; G0_PH                         ; 0                             ; Untyped                                                                              ;
; G1_PH                         ; 0                             ; Untyped                                                                              ;
; G2_PH                         ; 0                             ; Untyped                                                                              ;
; G3_PH                         ; 0                             ; Untyped                                                                              ;
; E0_PH                         ; 0                             ; Untyped                                                                              ;
; E1_PH                         ; 0                             ; Untyped                                                                              ;
; E2_PH                         ; 0                             ; Untyped                                                                              ;
; E3_PH                         ; 0                             ; Untyped                                                                              ;
; M_PH                          ; 0                             ; Untyped                                                                              ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                              ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                              ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                              ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                              ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                              ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                              ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                              ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                              ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                              ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                              ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                              ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                              ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                              ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                              ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                              ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                              ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                              ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                              ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                              ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                              ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                              ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                              ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                              ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                              ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                              ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                              ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                              ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                              ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                              ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                              ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                              ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                              ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                              ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                              ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                              ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                              ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                              ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                              ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                              ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                              ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                              ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                              ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                              ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                              ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                              ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                              ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                              ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                              ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                              ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                              ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                              ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                              ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                              ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                              ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                              ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                              ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                              ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                              ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                              ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                              ;
; CBXI_PARAMETER                ; NOTHING                       ; Untyped                                                                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                              ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                              ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped                                                                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                                       ;
+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|avconf:avconf_i1 ;
+-----------------+-----------+----------------------------------------------------+
; Parameter Name  ; Value     ; Type                                               ;
+-----------------+-----------+----------------------------------------------------+
; USE_MIC_INPUT   ; 0         ; Unsigned Binary                                    ;
; AUD_LINE_IN_LC  ; 000011111 ; Unsigned Binary                                    ;
; AUD_LINE_IN_RC  ; 000011111 ; Unsigned Binary                                    ;
; AUD_LINE_OUT_LC ; 001111111 ; Unsigned Binary                                    ;
; AUD_LINE_OUT_RC ; 001111111 ; Unsigned Binary                                    ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                                    ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                    ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                    ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                    ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                    ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                    ;
; CLK_Freq        ; 50000000  ; Signed Integer                                     ;
; I2C_Freq        ; 400000    ; Signed Integer                                     ;
; LUT_SIZE        ; 50        ; Signed Integer                                     ;
; SET_LIN_L       ; 0         ; Signed Integer                                     ;
; SET_LIN_R       ; 1         ; Signed Integer                                     ;
; SET_HEAD_L      ; 2         ; Signed Integer                                     ;
; SET_HEAD_R      ; 3         ; Signed Integer                                     ;
; A_PATH_CTRL     ; 4         ; Signed Integer                                     ;
; D_PATH_CTRL     ; 5         ; Signed Integer                                     ;
; POWER_ON        ; 6         ; Signed Integer                                     ;
; SET_FORMAT      ; 7         ; Signed Integer                                     ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                                     ;
; SET_ACTIVE      ; 9         ; Signed Integer                                     ;
; SET_VIDEO       ; 10        ; Signed Integer                                     ;
+-----------------+-----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|gen48khz:gen48khz_i1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; clkcounter     ; 1000  ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                          ;
+-------------------------+--------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                ;
; lpm_width               ; 32           ; Signed Integer                                                ;
; LPM_NUMWORDS            ; 4            ; Signed Integer                                                ;
; LPM_WIDTHU              ; 2            ; Signed Integer                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                       ;
; CBXI_PARAMETER          ; scfifo_bk31  ; Untyped                                                       ;
+-------------------------+--------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                           ;
+-------------------------+--------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                 ;
; lpm_width               ; 32           ; Signed Integer                                                 ;
; LPM_NUMWORDS            ; 4            ; Signed Integer                                                 ;
; LPM_WIDTHU              ; 2            ; Signed Integer                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                        ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                        ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                        ;
; CBXI_PARAMETER          ; scfifo_bk31  ; Untyped                                                        ;
+-------------------------+--------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_sma:pll_sma_i1|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------+
; Parameter Name                ; Value                     ; Type                        ;
+-------------------------------+---------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                     ;
; PLL_TYPE                      ; AUTO                      ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_sma ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                     ;
; LOCK_HIGH                     ; 1                         ; Untyped                     ;
; LOCK_LOW                      ; 1                         ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                     ;
; SKIP_VCO                      ; OFF                       ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                     ;
; BANDWIDTH                     ; 0                         ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                     ;
; DOWN_SPREAD                   ; 0                         ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK0_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK0_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK0_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                     ;
; DPA_DIVIDER                   ; 0                         ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; VCO_MIN                       ; 0                         ; Untyped                     ;
; VCO_MAX                       ; 0                         ; Untyped                     ;
; VCO_CENTER                    ; 0                         ; Untyped                     ;
; PFD_MIN                       ; 0                         ; Untyped                     ;
; PFD_MAX                       ; 0                         ; Untyped                     ;
; M_INITIAL                     ; 1                         ; Signed Integer              ;
; M                             ; 19                        ; Signed Integer              ;
; N                             ; 2                         ; Signed Integer              ;
; M2                            ; 1                         ; Untyped                     ;
; N2                            ; 1                         ; Untyped                     ;
; SS                            ; 1                         ; Untyped                     ;
; C0_HIGH                       ; 3                         ; Signed Integer              ;
; C1_HIGH                       ; 0                         ; Untyped                     ;
; C2_HIGH                       ; 0                         ; Untyped                     ;
; C3_HIGH                       ; 0                         ; Untyped                     ;
; C4_HIGH                       ; 0                         ; Untyped                     ;
; C5_HIGH                       ; 0                         ; Untyped                     ;
; C6_HIGH                       ; 0                         ; Untyped                     ;
; C7_HIGH                       ; 0                         ; Untyped                     ;
; C8_HIGH                       ; 0                         ; Untyped                     ;
; C9_HIGH                       ; 0                         ; Untyped                     ;
; C0_LOW                        ; 2                         ; Signed Integer              ;
; C1_LOW                        ; 0                         ; Untyped                     ;
; C2_LOW                        ; 0                         ; Untyped                     ;
; C3_LOW                        ; 0                         ; Untyped                     ;
; C4_LOW                        ; 0                         ; Untyped                     ;
; C5_LOW                        ; 0                         ; Untyped                     ;
; C6_LOW                        ; 0                         ; Untyped                     ;
; C7_LOW                        ; 0                         ; Untyped                     ;
; C8_LOW                        ; 0                         ; Untyped                     ;
; C9_LOW                        ; 0                         ; Untyped                     ;
; C0_INITIAL                    ; 1                         ; Signed Integer              ;
; C1_INITIAL                    ; 0                         ; Untyped                     ;
; C2_INITIAL                    ; 0                         ; Untyped                     ;
; C3_INITIAL                    ; 0                         ; Untyped                     ;
; C4_INITIAL                    ; 0                         ; Untyped                     ;
; C5_INITIAL                    ; 0                         ; Untyped                     ;
; C6_INITIAL                    ; 0                         ; Untyped                     ;
; C7_INITIAL                    ; 0                         ; Untyped                     ;
; C8_INITIAL                    ; 0                         ; Untyped                     ;
; C9_INITIAL                    ; 0                         ; Untyped                     ;
; C0_MODE                       ; odd                       ; Untyped                     ;
; C1_MODE                       ; BYPASS                    ; Untyped                     ;
; C2_MODE                       ; BYPASS                    ; Untyped                     ;
; C3_MODE                       ; BYPASS                    ; Untyped                     ;
; C4_MODE                       ; BYPASS                    ; Untyped                     ;
; C5_MODE                       ; BYPASS                    ; Untyped                     ;
; C6_MODE                       ; BYPASS                    ; Untyped                     ;
; C7_MODE                       ; BYPASS                    ; Untyped                     ;
; C8_MODE                       ; BYPASS                    ; Untyped                     ;
; C9_MODE                       ; BYPASS                    ; Untyped                     ;
; C0_PH                         ; 0                         ; Signed Integer              ;
; C1_PH                         ; 0                         ; Untyped                     ;
; C2_PH                         ; 0                         ; Untyped                     ;
; C3_PH                         ; 0                         ; Untyped                     ;
; C4_PH                         ; 0                         ; Untyped                     ;
; C5_PH                         ; 0                         ; Untyped                     ;
; C6_PH                         ; 0                         ; Untyped                     ;
; C7_PH                         ; 0                         ; Untyped                     ;
; C8_PH                         ; 0                         ; Untyped                     ;
; C9_PH                         ; 0                         ; Untyped                     ;
; L0_HIGH                       ; 1                         ; Untyped                     ;
; L1_HIGH                       ; 1                         ; Untyped                     ;
; G0_HIGH                       ; 1                         ; Untyped                     ;
; G1_HIGH                       ; 1                         ; Untyped                     ;
; G2_HIGH                       ; 1                         ; Untyped                     ;
; G3_HIGH                       ; 1                         ; Untyped                     ;
; E0_HIGH                       ; 1                         ; Untyped                     ;
; E1_HIGH                       ; 1                         ; Untyped                     ;
; E2_HIGH                       ; 1                         ; Untyped                     ;
; E3_HIGH                       ; 1                         ; Untyped                     ;
; L0_LOW                        ; 1                         ; Untyped                     ;
; L1_LOW                        ; 1                         ; Untyped                     ;
; G0_LOW                        ; 1                         ; Untyped                     ;
; G1_LOW                        ; 1                         ; Untyped                     ;
; G2_LOW                        ; 1                         ; Untyped                     ;
; G3_LOW                        ; 1                         ; Untyped                     ;
; E0_LOW                        ; 1                         ; Untyped                     ;
; E1_LOW                        ; 1                         ; Untyped                     ;
; E2_LOW                        ; 1                         ; Untyped                     ;
; E3_LOW                        ; 1                         ; Untyped                     ;
; L0_INITIAL                    ; 1                         ; Untyped                     ;
; L1_INITIAL                    ; 1                         ; Untyped                     ;
; G0_INITIAL                    ; 1                         ; Untyped                     ;
; G1_INITIAL                    ; 1                         ; Untyped                     ;
; G2_INITIAL                    ; 1                         ; Untyped                     ;
; G3_INITIAL                    ; 1                         ; Untyped                     ;
; E0_INITIAL                    ; 1                         ; Untyped                     ;
; E1_INITIAL                    ; 1                         ; Untyped                     ;
; E2_INITIAL                    ; 1                         ; Untyped                     ;
; E3_INITIAL                    ; 1                         ; Untyped                     ;
; L0_MODE                       ; BYPASS                    ; Untyped                     ;
; L1_MODE                       ; BYPASS                    ; Untyped                     ;
; G0_MODE                       ; BYPASS                    ; Untyped                     ;
; G1_MODE                       ; BYPASS                    ; Untyped                     ;
; G2_MODE                       ; BYPASS                    ; Untyped                     ;
; G3_MODE                       ; BYPASS                    ; Untyped                     ;
; E0_MODE                       ; BYPASS                    ; Untyped                     ;
; E1_MODE                       ; BYPASS                    ; Untyped                     ;
; E2_MODE                       ; BYPASS                    ; Untyped                     ;
; E3_MODE                       ; BYPASS                    ; Untyped                     ;
; L0_PH                         ; 0                         ; Untyped                     ;
; L1_PH                         ; 0                         ; Untyped                     ;
; G0_PH                         ; 0                         ; Untyped                     ;
; G1_PH                         ; 0                         ; Untyped                     ;
; G2_PH                         ; 0                         ; Untyped                     ;
; G3_PH                         ; 0                         ; Untyped                     ;
; E0_PH                         ; 0                         ; Untyped                     ;
; E1_PH                         ; 0                         ; Untyped                     ;
; E2_PH                         ; 0                         ; Untyped                     ;
; E3_PH                         ; 0                         ; Untyped                     ;
; M_PH                          ; 0                         ; Signed Integer              ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; CLK0_COUNTER                  ; c0                        ; Untyped                     ;
; CLK1_COUNTER                  ; G0                        ; Untyped                     ;
; CLK2_COUNTER                  ; G0                        ; Untyped                     ;
; CLK3_COUNTER                  ; G0                        ; Untyped                     ;
; CLK4_COUNTER                  ; G0                        ; Untyped                     ;
; CLK5_COUNTER                  ; G0                        ; Untyped                     ;
; CLK6_COUNTER                  ; E0                        ; Untyped                     ;
; CLK7_COUNTER                  ; E1                        ; Untyped                     ;
; CLK8_COUNTER                  ; E2                        ; Untyped                     ;
; CLK9_COUNTER                  ; E3                        ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; M_TIME_DELAY                  ; 0                         ; Untyped                     ;
; N_TIME_DELAY                  ; 0                         ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 1                         ; Signed Integer              ;
; LOOP_FILTER_R_BITS            ; 24                        ; Signed Integer              ;
; LOOP_FILTER_C_BITS            ; 0                         ; Signed Integer              ;
; VCO_POST_SCALE                ; 2                         ; Signed Integer              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                     ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                     ;
; CBXI_PARAMETER                ; pll_sma_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE              ;
+-------------------------------+---------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                         ;
+-------------------------------------------------+----------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 14                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 14                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                    ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                 ; Untyped        ;
; sld_segment_size                                ; 4096                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                 ; String         ;
; sld_inversion_mask_length                       ; 68                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 14                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                    ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dds_synthesizer:VCOSin|altsyncram:Mux12_rtl_0 ;
+------------------------------------+--------------------------+--------------------------------+
; Parameter Name                     ; Value                    ; Type                           ;
+------------------------------------+--------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                        ;
; OPERATION_MODE                     ; ROM                      ; Untyped                        ;
; WIDTH_A                            ; 13                       ; Untyped                        ;
; WIDTHAD_A                          ; 14                       ; Untyped                        ;
; NUMWORDS_A                         ; 16384                    ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                        ;
; WIDTH_B                            ; 1                        ; Untyped                        ;
; WIDTHAD_B                          ; 1                        ; Untyped                        ;
; NUMWORDS_B                         ; 1                        ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                        ;
; BYTE_SIZE                          ; 8                        ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                        ;
; INIT_FILE                          ; adpll.adpll_top0.rtl.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_5pv           ; Untyped                        ;
+------------------------------------+--------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Lowpass:LPFPLL|lpm_mult:Mult0      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 18           ; Untyped             ;
; LPM_WIDTHP                                     ; 26           ; Untyped             ;
; LPM_WIDTHR                                     ; 26           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_e8t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTHA                                     ; 14           ; Untyped                                                                                                              ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHP                                     ; 30           ; Untyped                                                                                                              ;
; LPM_WIDTHR                                     ; 30           ; Untyped                                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_v5t     ; Untyped                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MultPhaseDet:MixerSin|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 14           ; Untyped               ;
; LPM_WIDTHB                                     ; 14           ; Untyped               ;
; LPM_WIDTHP                                     ; 28           ; Untyped               ;
; LPM_WIDTHR                                     ; 28           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTHA                                     ; 15           ; Untyped                                                                                                              ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHP                                     ; 31           ; Untyped                                                                                                              ;
; LPM_WIDTHR                                     ; 31           ; Untyped                                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_16t     ; Untyped                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTHA                                     ; 15           ; Untyped                                                                                                              ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHP                                     ; 31           ; Untyped                                                                                                              ;
; LPM_WIDTHR                                     ; 31           ; Untyped                                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_16t     ; Untyped                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                                                                                              ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                                                                                              ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                                                                                              ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                                                                                              ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                                                                                              ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                                                                                              ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                                                                              ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                                                                                              ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult10 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                                               ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                                                                               ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                                                                                               ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult11 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                                               ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                                                                               ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                                                                                               ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult12 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                                               ;
; LPM_WIDTHB                                     ; 15           ; Untyped                                                                                                               ;
; LPM_WIDTHP                                     ; 31           ; Untyped                                                                                                               ;
; LPM_WIDTHR                                     ; 31           ; Untyped                                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult13 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                                               ;
; LPM_WIDTHB                                     ; 15           ; Untyped                                                                                                               ;
; LPM_WIDTHP                                     ; 31           ; Untyped                                                                                                               ;
; LPM_WIDTHR                                     ; 31           ; Untyped                                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult14 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                                                                                               ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                                                               ;
; LPM_WIDTHP                                     ; 30           ; Untyped                                                                                                               ;
; LPM_WIDTHR                                     ; 30           ; Untyped                                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_06t     ; Untyped                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                            ;
+-------------------------------+---------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                   ;
+-------------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 3                                                                                                       ;
; Entity Instance               ; pll_sysclk:pll_sysclk_i1|altpll:altpll_component                                                        ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                       ;
; Entity Instance               ; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                       ;
; Entity Instance               ; pll_sma:pll_sma_i1|altpll:altpll_component                                                              ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                       ;
+-------------------------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                          ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 6                                                                                                                                                                              ;
; Entity Instance            ; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                   ;
;     -- lpm_width           ; 32                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                             ;
; Entity Instance            ; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                   ;
;     -- lpm_width           ; 32                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                             ;
; Entity Instance            ; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                   ;
;     -- lpm_width           ; 32                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                             ;
; Entity Instance            ; dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                   ;
;     -- lpm_width           ; 32                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                             ;
; Entity Instance            ; dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component                                                                                                                      ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                   ;
;     -- lpm_width           ; 32                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 4                                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                                                             ;
; Entity Instance            ; dac_i2s:dac_i2s_i1|fifo:fifo_right|scfifo:scfifo_component                                                                                                                     ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                   ;
;     -- lpm_width           ; 32                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 4                                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                                                             ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; dds_synthesizer:VCOSin|altsyncram:Mux12_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 13                                            ;
;     -- NUMWORDS_A                         ; 16384                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                               ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 17                                                                                                                                   ;
; Entity Instance                       ; Lowpass:LPFPLL|lpm_mult:Mult0                                                                                                        ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 18                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 26                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 14                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 30                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; MultPhaseDet:MixerSin|lpm_mult:Mult0                                                                                                 ;
;     -- LPM_WIDTHA                     ; 14                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 15                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 31                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 15                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 31                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 15                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 31                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult13 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 15                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 31                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
; Entity Instance                       ; LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 30                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                   ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_sma:pll_sma_i1"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_i2s:dac_i2s_i1|fifo:fifo_right"                                                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_i2s:dac_i2s_i1|fifo:fifo_left"                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0"                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+--------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                        ;
+--------+--------+----------+--------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                         ;
; locked ; Output ; Info     ; Explicitly unconnected                                                         ;
+--------+--------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"   ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1"                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_audio_in_memory  ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_audio_in          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clear_audio_out_memory ; Input  ; Info     ; Stuck at GND                                                                        ;
; audio_in_available     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; left_channel_audio_in  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_audio_in ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dac_i2s:dac_i2s_i1"                                                                                         ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; right_channel_audio_in[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; left_channel_audio_in[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; audio_left                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_left_en                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_right                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_right_en               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_sysclk:pll_sysclk_i1"                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "sample_avg:sample_avg_i1" ;
+------------+-------+----------+----------------------+
; Port       ; Type  ; Severity ; Details              ;
+------------+-------+----------+----------------------+
; data_in_en ; Input ; Info     ; Stuck at VCC         ;
+------------+-------+----------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPF2:LPFSin"                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_sink_valid         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ast_sink_error         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_source_data[13..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_valid       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_error       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MultPhaseDet:MixerSin"                                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; sout[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_synthesizer:DDSPhaseMod"                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ftw_i[11..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ftw_i[1..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ftw_i[31..17] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ftw_i[13..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ftw_i[6..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; ftw_i[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ftw_i[15]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ftw_i[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ftw_i[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ftw_i[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; phase_i       ; Input  ; Info     ; Stuck at GND                                                                        ;
; phase_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_synthesizer:VCOCos"                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; phase_i[13..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phase_i[2..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; phase_i[15]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; phase_i[14]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phase_i[3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phase_i[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phase_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ampl_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_synthesizer:VCOSin"                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; phase_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; phase_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_synthesizer:RF_IN"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ftw_i[5..0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ftw_i[8]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; ftw_i[7]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ftw_i[6]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; phase_i[15..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phase_i[12..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; phase_i[13]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phase_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ampl_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 14                  ; 14               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 116                         ;
; cycloneiii_ff         ; 1714                        ;
;     CLR               ; 407                         ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 52                          ;
;     ENA CLR           ; 1063                        ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR SLD      ; 31                          ;
;     ENA SLD           ; 40                          ;
;     SCLR              ; 11                          ;
;     plain             ; 88                          ;
; cycloneiii_io_obuf    ; 7                           ;
; cycloneiii_lcell_comb ; 1404                        ;
;     arith             ; 913                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 815                         ;
;     normal            ; 491                         ;
;         0 data inputs ; 49                          ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 145                         ;
;         4 data inputs ; 193                         ;
; cycloneiii_mac_mult   ; 17                          ;
; cycloneiii_mac_out    ; 17                          ;
; cycloneiii_pll        ; 3                           ;
; cycloneiii_ram_block  ; 154                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.23                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 154                                                    ;
; cycloneiii_ff         ; 535                                                    ;
;     CLR               ; 68                                                     ;
;     ENA               ; 138                                                    ;
;     ENA CLR           ; 124                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 13                                                     ;
;     SLD               ; 9                                                      ;
;     plain             ; 147                                                    ;
; cycloneiii_lcell_comb ; 406                                                    ;
;     arith             ; 86                                                     ;
;         2 data inputs ; 85                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 320                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 35                                                     ;
;         3 data inputs ; 125                                                    ;
;         4 data inputs ; 149                                                    ;
; cycloneiii_ram_block  ; 14                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 5.10                                                   ;
; Average LUT depth     ; 2.08                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 126                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 118                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 37                                       ;
;         4 data inputs ; 54                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.80                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:05     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                 ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; CLOCK_50                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; MultPhaseDet:MixerSin|REF[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[0]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[0]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[10]                    ; N/A     ;
; MultPhaseDet:MixerSin|REF[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[10]                    ; N/A     ;
; MultPhaseDet:MixerSin|REF[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[11]                    ; N/A     ;
; MultPhaseDet:MixerSin|REF[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[11]                    ; N/A     ;
; MultPhaseDet:MixerSin|REF[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[12]                    ; N/A     ;
; MultPhaseDet:MixerSin|REF[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[12]                    ; N/A     ;
; MultPhaseDet:MixerSin|REF[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[13]                    ; N/A     ;
; MultPhaseDet:MixerSin|REF[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[13]                    ; N/A     ;
; MultPhaseDet:MixerSin|REF[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[1]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[1]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[2]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[2]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[3]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[3]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[4]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[4]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[5]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[5]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[6]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[6]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[7]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[7]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[8]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[8]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[9]                     ; N/A     ;
; MultPhaseDet:MixerSin|REF[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_adc_a_data[9]                     ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Dec 19 15:30:57 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adpll -c adpll
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file i2s/avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: D:/FPGA/adpll/i2s/avconf/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file i2s/avconf/avconf.v
    Info (12023): Found entity 1: avconf File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2s/audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file i2s/audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file i2s/audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file i2s/audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file i2s/audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file i2s/audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file i2s/audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file i2s/gen48khz.vhd
    Info (12022): Found design unit 1: gen48khz-rtl File: D:/FPGA/adpll/i2s/gen48khz.vhd Line: 17
    Info (12023): Found entity 1: gen48khz File: D:/FPGA/adpll/i2s/gen48khz.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file i2s/fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN File: D:/FPGA/adpll/i2s/fifo.vhd Line: 58
    Info (12023): Found entity 1: fifo File: D:/FPGA/adpll/i2s/fifo.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file i2s/dac_i2s.vhd
    Info (12022): Found design unit 1: dac_i2s-rtl File: D:/FPGA/adpll/i2s/dac_i2s.vhd Line: 37
    Info (12023): Found entity 1: dac_i2s File: D:/FPGA/adpll/i2s/dac_i2s.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file sine_lut_16_x_14.vhd
    Info (12022): Found design unit 1: sine_lut_pkg File: D:/FPGA/adpll/sine_lut_16_x_14.vhd Line: 11
    Info (12022): Found design unit 2: sine_lut_pkg-body File: D:/FPGA/adpll/sine_lut_16_x_14.vhd Line: 16407
Info (12021): Found 4 design units, including 2 entities, in source file sample_avg.vhd
    Info (12022): Found design unit 1: sample_avg-Behavioral File: D:/FPGA/adpll/sample_avg.vhd Line: 23
    Info (12022): Found design unit 2: average2-Behavioral File: D:/FPGA/adpll/sample_avg.vhd Line: 95
    Info (12023): Found entity 1: sample_avg File: D:/FPGA/adpll/sample_avg.vhd Line: 7
    Info (12023): Found entity 2: average2 File: D:/FPGA/adpll/sample_avg.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file rc.vhd
    Info (12022): Found design unit 1: rc-Behavioral File: D:/FPGA/adpll/rc.vhd Line: 16
    Info (12023): Found entity 1: rc File: D:/FPGA/adpll/rc.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file multphasedet.vhd
    Info (12022): Found design unit 1: MultPhaseDet-Behavioral File: D:/FPGA/adpll/MultPhaseDet.vhd Line: 16
    Info (12023): Found entity 1: MultPhaseDet File: D:/FPGA/adpll/MultPhaseDet.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file lpf2.vhd
    Info (12022): Found design unit 1: LPF2-rtl File: D:/FPGA/adpll/LPF2.vhd Line: 24
    Info (12023): Found entity 1: LPF2 File: D:/FPGA/adpll/LPF2.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file lpf2/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (lpf2) File: D:/FPGA/adpll/LPF2/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file lpf2/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: D:/FPGA/adpll/LPF2/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: D:/FPGA/adpll/LPF2/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: D:/FPGA/adpll/LPF2/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: D:/FPGA/adpll/LPF2/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 0 entities, in source file lpf2/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (lpf2) File: D:/FPGA/adpll/LPF2/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: D:/FPGA/adpll/LPF2/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file lpf2/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (lpf2) File: D:/FPGA/adpll/LPF2/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file lpf2/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file lpf2/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file lpf2/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: D:/FPGA/adpll/LPF2/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file lpf2/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: D:/FPGA/adpll/LPF2/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: D:/FPGA/adpll/LPF2/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lpf2/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/FPGA/adpll/LPF2/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file lpf2/lpf2_0002_rtl_core.vhd
    Info (12022): Found design unit 1: LPF2_0002_rtl_core-normal File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 49
    Info (12023): Found entity 1: LPF2_0002_rtl_core File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file lpf2/lpf2_0002_ast.vhd
    Info (12022): Found design unit 1: LPF2_0002_ast-struct File: D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: LPF2_0002_ast File: D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file lpf2/lpf2_0002.vhd
    Info (12022): Found design unit 1: LPF2_0002-syn File: D:/FPGA/adpll/LPF2/LPF2_0002.vhd Line: 33
    Info (12023): Found entity 1: LPF2_0002 File: D:/FPGA/adpll/LPF2/LPF2_0002.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file lowpass.vhd
    Info (12022): Found design unit 1: Lowpass-Behavioral File: D:/FPGA/adpll/Lowpass.vhd Line: 21
    Info (12023): Found entity 1: Lowpass File: D:/FPGA/adpll/Lowpass.vhd Line: 8
Info (12021): Found 4 design units, including 1 entities, in source file dds_synthesizer.vhd
    Info (12022): Found design unit 1: dds_synthesizer_pkg File: D:/FPGA/adpll/dds_synthesizer.vhd Line: 25
    Info (12022): Found design unit 2: dds_synthesizer_pkg-body File: D:/FPGA/adpll/dds_synthesizer.vhd Line: 41
    Info (12022): Found design unit 3: dds_synthesizer-dds_synthesizer_arch File: D:/FPGA/adpll/dds_synthesizer.vhd Line: 66
    Info (12023): Found entity 1: dds_synthesizer File: D:/FPGA/adpll/dds_synthesizer.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file adpll_top.vhd
    Info (12022): Found design unit 1: adpll_top-Behavioral File: D:/FPGA/adpll/adpll_top.vhd Line: 72
    Info (12023): Found entity 1: adpll_top File: D:/FPGA/adpll/adpll_top.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pll_sysclk.vhd
    Info (12022): Found design unit 1: pll_sysclk-SYN File: D:/FPGA/adpll/pll_sysclk.vhd Line: 56
    Info (12023): Found entity 1: pll_sysclk File: D:/FPGA/adpll/pll_sysclk.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pll_sma.vhd
    Info (12022): Found design unit 1: pll_sma-SYN File: D:/FPGA/adpll/pll_sma.vhd Line: 53
    Info (12023): Found entity 1: pll_sma File: D:/FPGA/adpll/pll_sma.vhd Line: 43
Info (12127): Elaborating entity "adpll_top" for the top level hierarchy
Warning (10542): VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable "RECIPROCAL" because variable was never assigned a value File: c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd Line: 2373
Warning (10036): Verilog HDL or VHDL warning at adpll_top.vhd(211): object "sys_clk_90deg" assigned a value but never read File: D:/FPGA/adpll/adpll_top.vhd Line: 211
Warning (10036): Verilog HDL or VHDL warning at adpll_top.vhd(220): object "s_vco_cos" assigned a value but never read File: D:/FPGA/adpll/adpll_top.vhd Line: 220
Warning (10492): VHDL Process Statement warning at adpll_top.vhd(319): signal "ADA_DCO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/FPGA/adpll/adpll_top.vhd Line: 319
Info (12128): Elaborating entity "dds_synthesizer" for hierarchy "dds_synthesizer:RF_IN" File: D:/FPGA/adpll/adpll_top.vhd Line: 338
Info (12128): Elaborating entity "MultPhaseDet" for hierarchy "MultPhaseDet:MixerSin" File: D:/FPGA/adpll/adpll_top.vhd Line: 392
Info (12128): Elaborating entity "LPF2" for hierarchy "LPF2:LPFSin" File: D:/FPGA/adpll/adpll_top.vhd Line: 402
Info (12128): Elaborating entity "LPF2_0002" for hierarchy "LPF2:LPFSin|LPF2_0002:lpf2_inst" File: D:/FPGA/adpll/LPF2.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at LPF2_0002.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: D:/FPGA/adpll/LPF2/LPF2_0002.vhd Line: 54
Info (12128): Elaborating entity "LPF2_0002_ast" for hierarchy "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst" File: D:/FPGA/adpll/LPF2/LPF2_0002.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at LPF2_0002_ast.vhd(208): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd Line: 208
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd Line: 137
Info (12128): Elaborating entity "LPF2_0002_rtl_core" for hierarchy "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core" File: D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd Line: 218
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 131
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_cma0_delay" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 344
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: D:/FPGA/adpll/LPF2/LPF2_0002_ast.vhd Line: 244
Info (12128): Elaborating entity "sample_avg" for hierarchy "sample_avg:sample_avg_i1" File: D:/FPGA/adpll/adpll_top.vhd Line: 413
Info (12128): Elaborating entity "average2" for hierarchy "sample_avg:sample_avg_i1|average2:\GEN_REG:0:REG0" File: D:/FPGA/adpll/sample_avg.vhd Line: 56
Info (12128): Elaborating entity "Lowpass" for hierarchy "Lowpass:LPFPLL" File: D:/FPGA/adpll/adpll_top.vhd Line: 429
Info (12128): Elaborating entity "pll_sysclk" for hierarchy "pll_sysclk:pll_sysclk_i1" File: D:/FPGA/adpll/adpll_top.vhd Line: 474
Info (12128): Elaborating entity "altpll" for hierarchy "pll_sysclk:pll_sysclk_i1|altpll:altpll_component" File: D:/FPGA/adpll/pll_sysclk.vhd Line: 163
Info (12130): Elaborated megafunction instantiation "pll_sysclk:pll_sysclk_i1|altpll:altpll_component" File: D:/FPGA/adpll/pll_sysclk.vhd Line: 163
Info (12133): Instantiated megafunction "pll_sysclk:pll_sysclk_i1|altpll:altpll_component" with the following parameter: File: D:/FPGA/adpll/pll_sysclk.vhd Line: 163
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "5000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "10000"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "15000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_sysclk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_sysclk_altpll.v
    Info (12023): Found entity 1: pll_sysclk_altpll File: D:/FPGA/adpll/db/pll_sysclk_altpll.v Line: 30
Info (12128): Elaborating entity "pll_sysclk_altpll" for hierarchy "pll_sysclk:pll_sysclk_i1|altpll:altpll_component|pll_sysclk_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sample_avg" for hierarchy "sample_avg:sample_avg_i2" File: D:/FPGA/adpll/adpll_top.vhd Line: 484
Info (12128): Elaborating entity "average2" for hierarchy "sample_avg:sample_avg_i2|average2:\GEN_REG:0:REG0" File: D:/FPGA/adpll/sample_avg.vhd Line: 56
Info (12128): Elaborating entity "dac_i2s" for hierarchy "dac_i2s:dac_i2s_i1" File: D:/FPGA/adpll/adpll_top.vhd Line: 502
Warning (10036): Verilog HDL or VHDL warning at dac_i2s.vhd(140): object "sound" assigned a value but never read File: D:/FPGA/adpll/i2s/dac_i2s.vhd Line: 140
Warning (10541): VHDL Signal Declaration warning at dac_i2s.vhd(143): used implicit default value for signal "s_audio2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/FPGA/adpll/i2s/dac_i2s.vhd Line: 143
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1" File: D:/FPGA/adpll/i2s/dac_i2s.vhd Line: 193
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: D:/FPGA/adpll/i2s/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf
    Info (12023): Found entity 1: scfifo_n441 File: D:/FPGA/adpll/db/scfifo_n441.tdf Line: 25
Info (12128): Elaborating entity "scfifo_n441" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf
    Info (12023): Found entity 1: a_dpfifo_as31 File: D:/FPGA/adpll/db/a_dpfifo_as31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_as31" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo" File: D:/FPGA/adpll/db/scfifo_n441.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf
    Info (12023): Found entity 1: altsyncram_7tb1 File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7tb1" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram" File: D:/FPGA/adpll/db/a_dpfifo_as31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: D:/FPGA/adpll/db/cmpr_ks8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer" File: D:/FPGA/adpll/db/a_dpfifo_as31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison" File: D:/FPGA/adpll/db/a_dpfifo_as31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: D:/FPGA/adpll/db/cntr_v9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb" File: D:/FPGA/adpll/db/a_dpfifo_as31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: D:/FPGA/adpll/db/cntr_ca7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter" File: D:/FPGA/adpll/db/a_dpfifo_as31.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: D:/FPGA/adpll/db/cntr_0ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr" File: D:/FPGA/adpll/db/a_dpfifo_as31.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Audio_Clock:Audio_Clock" File: D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Audio_Clock:Audio_Clock|altpll:altpll_component" File: D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Audio_Clock:Audio_Clock|altpll:altpll_component" File: D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: D:/FPGA/adpll/i2s/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "avconf" for hierarchy "dac_i2s:dac_i2s_i1|avconf:avconf_i1" File: D:/FPGA/adpll/i2s/dac_i2s.vhd Line: 216
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 119
Warning (10270): Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Warning (10240): Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[0]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[1]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[2]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[3]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[4]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[5]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[6]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[7]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[8]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[9]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[10]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[11]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[12]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[13]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[14]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[15]" at avconf.v(130) File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "dac_i2s:dac_i2s_i1|avconf:avconf_i1|I2C_Controller:u0" File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: D:/FPGA/adpll/i2s/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: D:/FPGA/adpll/i2s/avconf/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: D:/FPGA/adpll/i2s/avconf/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "gen48khz" for hierarchy "dac_i2s:dac_i2s_i1|gen48khz:gen48khz_i1" File: D:/FPGA/adpll/i2s/dac_i2s.vhd Line: 225
Info (12128): Elaborating entity "fifo" for hierarchy "dac_i2s:dac_i2s_i1|fifo:fifo_left" File: D:/FPGA/adpll/i2s/dac_i2s.vhd Line: 234
Info (12128): Elaborating entity "scfifo" for hierarchy "dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component" File: D:/FPGA/adpll/i2s/fifo.vhd Line: 98
Info (12130): Elaborated megafunction instantiation "dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component" File: D:/FPGA/adpll/i2s/fifo.vhd Line: 98
Info (12133): Instantiated megafunction "dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component" with the following parameter: File: D:/FPGA/adpll/i2s/fifo.vhd Line: 98
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_bk31.tdf
    Info (12023): Found entity 1: scfifo_bk31 File: D:/FPGA/adpll/db/scfifo_bk31.tdf Line: 25
Info (12128): Elaborating entity "scfifo_bk31" for hierarchy "dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_iq31.tdf
    Info (12023): Found entity 1: a_dpfifo_iq31 File: D:/FPGA/adpll/db/a_dpfifo_iq31.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_iq31" for hierarchy "dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo" File: D:/FPGA/adpll/db/scfifo_bk31.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_h4f.tdf
    Info (12023): Found entity 1: a_fefifo_h4f File: D:/FPGA/adpll/db/a_fefifo_h4f.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_h4f" for hierarchy "dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|a_fefifo_h4f:fifo_state" File: D:/FPGA/adpll/db/a_dpfifo_iq31.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9o7.tdf
    Info (12023): Found entity 1: cntr_9o7 File: D:/FPGA/adpll/db/cntr_9o7.tdf Line: 26
Info (12128): Elaborating entity "cntr_9o7" for hierarchy "dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw" File: D:/FPGA/adpll/db/a_fefifo_h4f.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ogm1.tdf
    Info (12023): Found entity 1: altsyncram_ogm1 File: D:/FPGA/adpll/db/altsyncram_ogm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ogm1" for hierarchy "dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|altsyncram_ogm1:FIFOram" File: D:/FPGA/adpll/db/a_dpfifo_iq31.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb File: D:/FPGA/adpll/db/cntr_tnb.tdf Line: 26
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "dac_i2s:dac_i2s_i1|fifo:fifo_left|scfifo:scfifo_component|scfifo_bk31:auto_generated|a_dpfifo_iq31:dpfifo|cntr_tnb:rd_ptr_count" File: D:/FPGA/adpll/db/a_dpfifo_iq31.tdf Line: 44
Info (12128): Elaborating entity "pll_sma" for hierarchy "pll_sma:pll_sma_i1" File: D:/FPGA/adpll/adpll_top.vhd Line: 523
Info (12128): Elaborating entity "altpll" for hierarchy "pll_sma:pll_sma_i1|altpll:altpll_component" File: D:/FPGA/adpll/pll_sma.vhd Line: 148
Info (12130): Elaborated megafunction instantiation "pll_sma:pll_sma_i1|altpll:altpll_component" File: D:/FPGA/adpll/pll_sma.vhd Line: 148
Info (12133): Instantiated megafunction "pll_sma:pll_sma_i1|altpll:altpll_component" with the following parameter: File: D:/FPGA/adpll/pll_sma.vhd Line: 148
    Info (12134): Parameter "charge_pump_current_bits" = "1"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "loop_filter_c_bits" = "0"
    Info (12134): Parameter "loop_filter_r_bits" = "24"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_sma"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "m" = "19"
    Info (12134): Parameter "m_initial" = "1"
    Info (12134): Parameter "m_ph" = "0"
    Info (12134): Parameter "n" = "2"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "vco_post_scale" = "2"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "c0_high" = "3"
    Info (12134): Parameter "c0_initial" = "1"
    Info (12134): Parameter "c0_low" = "2"
    Info (12134): Parameter "c0_mode" = "odd"
    Info (12134): Parameter "c0_ph" = "0"
    Info (12134): Parameter "clk0_counter" = "c0"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_sma_altpll.v
    Info (12023): Found entity 1: pll_sma_altpll File: D:/FPGA/adpll/db/pll_sma_altpll.v Line: 30
Info (12128): Elaborating entity "pll_sma_altpll" for hierarchy "pll_sma:pll_sma_i1|altpll:altpll_component|pll_sma_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8b24.tdf
    Info (12023): Found entity 1: altsyncram_8b24 File: D:/FPGA/adpll/db/altsyncram_8b24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: D:/FPGA/adpll/db/mux_tsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/FPGA/adpll/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf
    Info (12023): Found entity 1: cntr_dgi File: D:/FPGA/adpll/db/cntr_dgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: D:/FPGA/adpll/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: D:/FPGA/adpll/db/cntr_m9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: D:/FPGA/adpll/db/cntr_ggi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/FPGA/adpll/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/FPGA/adpll/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/FPGA/adpll/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.12.19.15:31:17 Progress: Loading sld9e0bd25c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/FPGA/adpll/db/ip/sld9e0bd25c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/FPGA/adpll/db/ip/sld9e0bd25c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[0]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 38
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[1]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 68
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[2]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 98
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[3]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 128
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[4]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 158
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[5]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 188
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[6]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 218
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[7]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 248
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[8]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 278
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[9]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 308
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[10]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 338
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[11]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 368
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[12]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 398
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[13]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 428
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[14]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 458
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[15]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 488
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[16]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 518
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[17]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 548
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[18]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 578
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[19]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 608
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[20]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 638
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[21]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 668
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[22]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 698
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[23]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 728
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[24]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 758
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[25]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 788
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[26]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 818
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[27]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 848
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[28]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 878
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[29]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 908
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[30]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 938
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[31]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 968
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[0]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 38
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[1]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 68
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[2]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 98
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[3]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 128
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[4]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 158
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[5]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 188
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[6]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 218
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[7]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 248
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[8]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 278
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[9]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 308
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[10]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 338
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[11]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 368
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[12]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 398
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[13]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 428
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[14]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 458
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[15]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 488
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[16]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 518
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[17]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 548
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[18]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 578
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[19]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 608
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[20]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 638
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[21]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 668
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[22]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 698
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[23]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 728
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[24]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 758
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[25]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 788
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[26]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 818
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[27]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 848
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[28]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 878
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[29]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 908
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[30]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 938
        Warning (14320): Synthesized away node "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[31]" File: D:/FPGA/adpll/db/altsyncram_7tb1.tdf Line: 968
Info (276014): Found 16 instances of uninferred RAM logic
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k0" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 73
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k1" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 76
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k2" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 79
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k3" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 82
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k4" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 85
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k5" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 88
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k6" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 91
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k7" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 94
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k8" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 97
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k9" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 100
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k10" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 103
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k11" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 106
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k12" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 109
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k13" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 112
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k14" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 115
    Info (276004): RAM logic "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_k15" is uninferred due to inappropriate RAM size File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 118
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "dds_synthesizer:VCOSin|Mux12_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 13
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to adpll.adpll_top0.rtl.mif
Info (278001): Inferred 17 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Lowpass:LPFPLL|Mult0" File: D:/FPGA/adpll/Lowpass.vhd Line: 55
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|Mult0" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 203
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MultPhaseDet:MixerSin|Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|Mult1" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 204
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|Mult2" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 205
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|Mult3" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 206
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|Mult4" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 207
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|Mult5" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 208
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|Mult6" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 209
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|Mult7" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 210
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|Mult8" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 211
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|Mult9" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|Mult10" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 213
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|Mult11" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 214
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|Mult12" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 215
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|Mult13" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 216
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|Mult14" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 217
Info (12130): Elaborated megafunction instantiation "dds_synthesizer:VCOSin|altsyncram:Mux12_rtl_0"
Info (12133): Instantiated megafunction "dds_synthesizer:VCOSin|altsyncram:Mux12_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "13"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "adpll.adpll_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5pv.tdf
    Info (12023): Found entity 1: altsyncram_5pv File: D:/FPGA/adpll/db/altsyncram_5pv.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: D:/FPGA/adpll/db/decode_c8a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fob.tdf
    Info (12023): Found entity 1: mux_fob File: D:/FPGA/adpll/db/mux_fob.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Lowpass:LPFPLL|lpm_mult:Mult0" File: D:/FPGA/adpll/Lowpass.vhd Line: 55
Info (12133): Instantiated megafunction "Lowpass:LPFPLL|lpm_mult:Mult0" with the following parameter: File: D:/FPGA/adpll/Lowpass.vhd Line: 55
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_e8t.tdf
    Info (12023): Found entity 1: mult_e8t File: D:/FPGA/adpll/db/mult_e8t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult0" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 203
Info (12133): Instantiated megafunction "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult0" with the following parameter: File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 203
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf
    Info (12023): Found entity 1: mult_v5t File: D:/FPGA/adpll/db/mult_v5t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "MultPhaseDet:MixerSin|lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "MultPhaseDet:MixerSin|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_56t.tdf
    Info (12023): Found entity 1: mult_56t File: D:/FPGA/adpll/db/mult_56t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult1" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 204
Info (12133): Instantiated megafunction "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult1" with the following parameter: File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 204
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_16t.tdf
    Info (12023): Found entity 1: mult_16t File: D:/FPGA/adpll/db/mult_16t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult2" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 205
Info (12133): Instantiated megafunction "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult2" with the following parameter: File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 205
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult3" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 206
Info (12133): Instantiated megafunction "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult3" with the following parameter: File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 206
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: D:/FPGA/adpll/db/mult_36t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult4" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 207
Info (12133): Instantiated megafunction "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult4" with the following parameter: File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 207
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult5" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 208
Info (12133): Instantiated megafunction "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult5" with the following parameter: File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 208
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult6" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 209
Info (12133): Instantiated megafunction "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult6" with the following parameter: File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 209
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult7" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 210
Info (12133): Instantiated megafunction "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult7" with the following parameter: File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 210
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult9" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 212
Info (12133): Instantiated megafunction "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult9" with the following parameter: File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 212
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult10" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 213
Info (12133): Instantiated megafunction "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult10" with the following parameter: File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 213
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult11" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 214
Info (12133): Instantiated megafunction "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult11" with the following parameter: File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 214
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult12" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 215
Info (12133): Instantiated megafunction "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult12" with the following parameter: File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 215
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_26t.tdf
    Info (12023): Found entity 1: mult_26t File: D:/FPGA/adpll/db/mult_26t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult13" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 216
Info (12133): Instantiated megafunction "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult13" with the following parameter: File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 216
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult14" File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 217
Info (12133): Instantiated megafunction "LPF2:LPFSin|LPF2_0002:lpf2_inst|LPF2_0002_ast:LPF2_0002_ast_inst|LPF2_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:Mult14" with the following parameter: File: D:/FPGA/adpll/LPF2/LPF2_0002_rtl_core.vhd Line: 217
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_06t.tdf
    Info (12023): Found entity 1: mult_06t File: D:/FPGA/adpll/db/mult_06t.tdf Line: 29
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCDAT" has no driver File: D:/FPGA/adpll/adpll_top.vhd Line: 22
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: D:/FPGA/adpll/adpll_top.vhd Line: 25
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "AD_SCLK" is fed by VCC File: D:/FPGA/adpll/adpll_top.vhd Line: 52
    Warning (13033): The pin "AD_SDIO" is fed by GND File: D:/FPGA/adpll/adpll_top.vhd Line: 54
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "dac_i2s:dac_i2s_i1|Audio_Controller:Audio_Controller_i1|AUD_ADCLRCK" to the node "AUD_ADCLRCK" File: D:/FPGA/adpll/i2s/Audio_Controller/Audio_Controller.v Line: 68
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[8] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[4] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[2] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[5] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[9] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[5] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[1] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[5] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[7] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[5] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[0] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[3] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[10] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[5] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[4] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[5] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[11] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[4] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[3] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[5] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[6] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[4] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[5] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[5] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[15] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[2] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[13] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[3] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[14] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[4] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Warning (13012): Latch dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_DATA[12] has unsafe behavior File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dac_i2s:dac_i2s_i1|avconf:avconf_i1|LUT_INDEX[5] File: D:/FPGA/adpll/i2s/avconf/avconf.v Line: 97
Info (13000): Registers with preset signals will power-up high File: D:/FPGA/adpll/i2s/avconf/I2C_Controller.v Line: 72
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AD_SCLK~synth" File: D:/FPGA/adpll/adpll_top.vhd Line: 52
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADA_OE" is stuck at GND File: D:/FPGA/adpll/adpll_top.vhd Line: 46
    Warning (13410): Pin "ADB_OE" is stuck at GND File: D:/FPGA/adpll/adpll_top.vhd Line: 47
    Warning (13410): Pin "ADA_SPI_CS" is stuck at VCC File: D:/FPGA/adpll/adpll_top.vhd Line: 56
    Warning (13410): Pin "ADB_SPI_CS" is stuck at VCC File: D:/FPGA/adpll/adpll_top.vhd Line: 57
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 196 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 61 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll_sysclk:pll_sysclk_i1|altpll:altpll_component|pll_sysclk_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: D:/FPGA/adpll/db/pll_sysclk_altpll.v Line: 46
Warning (21074): Design contains 24 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[10]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[11]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[12]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[13]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[14]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[15]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[16]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[17]" File: D:/FPGA/adpll/adpll_top.vhd Line: 17
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/FPGA/adpll/adpll_top.vhd Line: 18
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/FPGA/adpll/adpll_top.vhd Line: 18
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/FPGA/adpll/adpll_top.vhd Line: 18
    Warning (15610): No output dependent on input pin "ADB_DCO" File: D:/FPGA/adpll/adpll_top.vhd Line: 41
    Warning (15610): No output dependent on input pin "ADA_OR" File: D:/FPGA/adpll/adpll_top.vhd Line: 49
    Warning (15610): No output dependent on input pin "ADB_OR" File: D:/FPGA/adpll/adpll_top.vhd Line: 50
Info (21057): Implemented 3288 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 58 input pins
    Info (21059): Implemented 41 output pins
    Info (21060): Implemented 7 bidirectional pins
    Info (21061): Implemented 2976 logic cells
    Info (21064): Implemented 168 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 34 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings
    Info: Peak virtual memory: 846 megabytes
    Info: Processing ended: Tue Dec 19 15:31:33 2017
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:52


