m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Eduardo/Documents/UFBA/2023.1/ENGG57/ransac/LAB_IV_A/Quartus/RANSAC_NIOS/software/SoftwareRansac/obj/default/runtime/sim/mentor
valtera_avalon_clock_source
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
DXx25 altera_common_sv_packages 13 verbosity_pkg 0 22 X=clYGjJ0S?SC3611Ee<W0
!s110 1689088738
!i10b 1
!s100 7>6YBzb`DQn61JSAYoHJA0
Ik?G2T<UmTU^1ekK]7zEdD0
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_clock_source_sv_unit
S1
R0
w1689033302
8C:/Users/Eduardo/Documents/UFBA/2023.1/ENGG57/ransac/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_avalon_clock_source.sv
FC:/Users/Eduardo/Documents/UFBA/2023.1/ENGG57/ransac/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_avalon_clock_source.sv
L0 23
OV;L;10.5b;63
r1
!s85 0
31
!s108 1689088738.000000
!s107 C:/Users/Eduardo/Documents/UFBA/2023.1/ENGG57/ransac/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_avalon_clock_source.sv|
!s90 -reportprogress|300|-sv|C:/Users/Eduardo/Documents/UFBA/2023.1/ENGG57/ransac/LAB_IV_A/Quartus/RANSAC_NIOS/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_avalon_clock_source.sv|-L|altera_common_sv_packages|-work|SistemaEmbarcado_inst_clk_bfm|
!i113 1
o-sv -L altera_common_sv_packages -work SistemaEmbarcado_inst_clk_bfm
tCvgOpt 0
