vhdl xil_defaultlib  \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_rst_ps8_0_100M_0/sim/u96_v2_4tima_ropuf2_rst_ps8_0_100M_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_bram_ctrl_0_0/sim/u96_v2_4tima_ropuf2_axi_bram_ctrl_0_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_uart16550_0_0/sim/u96_v2_4tima_ropuf2_axi_uart16550_0_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_uart16550_1_0/sim/u96_v2_4tima_ropuf2_axi_uart16550_1_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_0_0/sim/u96_v2_4tima_ropuf2_axi_gpio_0_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_1_0/sim/u96_v2_4tima_ropuf2_axi_gpio_1_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_2_0/sim/u96_v2_4tima_ropuf2_axi_gpio_2_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ipshared/9d4d/hdl/vhdl/PWM_w_Int_S00_AXI.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ipshared/9d4d/hdl/vhdl/PWM_w_Int.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_PWM_w_Int_0_0/sim/u96_v2_4tima_ropuf2_PWM_w_Int_0_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_PWM_w_Int_1_0/sim/u96_v2_4tima_ropuf2_PWM_w_Int_1_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_0_0/sim/u96_v2_4tima_ropuf2_proc_sys_reset_0_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_1_0/sim/u96_v2_4tima_ropuf2_proc_sys_reset_1_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_2_0/sim/u96_v2_4tima_ropuf2_proc_sys_reset_2_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_3_0/sim/u96_v2_4tima_ropuf2_proc_sys_reset_3_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_4_0/sim/u96_v2_4tima_ropuf2_proc_sys_reset_4_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_5_0/sim/u96_v2_4tima_ropuf2_proc_sys_reset_5_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_6_0/sim/u96_v2_4tima_ropuf2_proc_sys_reset_6_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ipshared/06b7/src/RO_selection.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ipshared/06b7/src/ROs.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ipshared/06b7/src/ro_puf_7inverters_new.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ipshared/06b7/hdl/tima_ro_v2_0_PUF_AXI.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ipshared/06b7/src/top_tima_ro_puf.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ipshared/06b7/hdl/tima_ro_v2_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_tima_ro_0_0/sim/u96_v2_4tima_ropuf2_tima_ro_0_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_tima_ro_1_0/sim/u96_v2_4tima_ropuf2_tima_ro_1_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_tima_ro_2_0/sim/u96_v2_4tima_ropuf2_tima_ro_2_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_tima_ro_3_0/sim/u96_v2_4tima_ropuf2_tima_ro_3_0.vhd" \
"../../../bd/u96_v2_4tima_ropuf2/sim/u96_v2_4tima_ropuf2.vhd" \

nosort
