// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="float64_mul,hls_ip_2015_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.410500,HLS_SYN_LAT=4,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=16,HLS_SYN_FF=1687,HLS_SYN_LUT=4099}" *)

module float64_mul (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        buff_address0,
        buff_ce0,
        buff_q0,
        buff_address1,
        buff_ce1,
        buff_q1,
        m,
        result,
        result_ap_vld,
        n,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 21'b1;
parameter    ap_ST_st2_fsm_1 = 21'b10;
parameter    ap_ST_st3_fsm_2 = 21'b100;
parameter    ap_ST_st4_fsm_3 = 21'b1000;
parameter    ap_ST_st5_fsm_4 = 21'b10000;
parameter    ap_ST_st6_fsm_5 = 21'b100000;
parameter    ap_ST_st7_fsm_6 = 21'b1000000;
parameter    ap_ST_st8_fsm_7 = 21'b10000000;
parameter    ap_ST_st9_fsm_8 = 21'b100000000;
parameter    ap_ST_st10_fsm_9 = 21'b1000000000;
parameter    ap_ST_st11_fsm_10 = 21'b10000000000;
parameter    ap_ST_st12_fsm_11 = 21'b100000000000;
parameter    ap_ST_st13_fsm_12 = 21'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 21'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 21'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 21'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 21'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 21'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 21'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 21'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 21'b100000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 6'b1;
parameter    ap_const_lv64_7FFFFFFFFFFFFFFF = 64'b111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv52_0 = 52'b0000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv51_0 = 51'b000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_8000000000000 = 64'b1000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv20_0 = 20'b00000000000000000000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv63_0 = 63'b000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv63_7FF0000000000000 = 63'b111111111110000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_FFE0000000000000 = 64'b1111111111100000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv64_7FF0000000000000 = 64'b111111111110000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv5_18 = 5'b11000;
parameter    ap_const_lv5_8 = 5'b1000;
parameter    ap_const_lv7_75 = 7'b1110101;
parameter    ap_const_lv7_C = 7'b1100;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_40000000 = 32'b1000000000000000000000000000000;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_80000000 = 32'b10000000000000000000000000000000;
parameter    ap_const_lv64_20 = 6'b100000;
parameter    ap_const_lv12_C01 = 12'b110000000001;
parameter    ap_const_lv12_C00 = 12'b110000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [0:0] buff_address0;
output   buff_ce0;
input  [63:0] buff_q0;
output  [0:0] buff_address1;
output   buff_ce1;
input  [63:0] buff_q1;
input  [31:0] m;
output  [63:0] result;
output   result_ap_vld;
input  [31:0] n;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg buff_ce0;
reg buff_ce1;
reg[63:0] result;
reg result_ap_vld;
(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm = 21'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_37;
reg   [31:0] float_exception_flags = 32'b00000000000000000000000000000000;
reg   [7:0] countLeadingZerosHigh_address0;
reg    countLeadingZerosHigh_ce0;
wire   [3:0] countLeadingZerosHigh_q0;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_80;
reg   [63:0] b_reg_1367;
wire   [51:0] bSig_fu_348_p1;
reg   [51:0] bSig_reg_1374;
wire   [63:0] aSig_1_cast_fu_353_p1;
reg   [63:0] aSig_1_cast_reg_1379;
wire   [11:0] aExp_cast_fu_367_p1;
wire   [63:0] bSig_1_cast_fu_379_p1;
reg   [63:0] bSig_1_cast_reg_1390;
wire   [10:0] bExp_fu_383_p4;
reg   [10:0] bExp_reg_1396;
wire   [11:0] bExp_cast_fu_393_p1;
reg   [11:0] bExp_cast_reg_1401;
wire   [0:0] zSign_fu_405_p2;
reg   [0:0] zSign_reg_1406;
wire   [0:0] tmp_fu_411_p2;
reg   [0:0] tmp_reg_1412;
wire   [0:0] tmp_22_fu_417_p2;
reg   [0:0] tmp_22_reg_1416;
wire   [0:0] tmp_26_fu_423_p2;
reg   [0:0] tmp_26_reg_1420;
wire   [0:0] grp_fu_265_p2;
reg   [0:0] tmp_29_reg_1424;
wire   [0:0] icmp_fu_439_p2;
reg   [0:0] icmp_reg_1428;
wire   [31:0] a_assign_2_fu_463_p3;
reg   [31:0] a_assign_2_reg_1433;
wire   [0:0] icmp6_fu_481_p2;
reg   [0:0] icmp6_reg_1439;
wire   [0:0] tmp_i2_fu_548_p2;
reg   [0:0] tmp_i2_reg_1449;
wire   [0:0] grp_fu_270_p2;
wire   [63:0] b_assign_mux_i1_fu_554_p3;
reg   [63:0] b_assign_mux_i1_reg_1454;
wire   [63:0] a_assign_1_fu_562_p3;
reg   [63:0] a_assign_1_reg_1459;
wire   [0:0] tmp_i9_fu_683_p2;
reg   [0:0] tmp_i9_reg_1473;
wire   [0:0] or_cond_fu_625_p2;
wire   [63:0] b_assign_mux_i_fu_689_p3;
reg   [63:0] b_assign_mux_i_reg_1478;
wire   [63:0] a_assign_5_fu_697_p3;
reg   [63:0] a_assign_5_reg_1483;
wire   [0:0] icmp9_fu_775_p2;
reg   [0:0] icmp9_reg_1491;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_158;
wire   [6:0] shiftCount_1_fu_850_p2;
reg   [6:0] shiftCount_1_reg_1501;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_169;
wire  signed [12:0] aExp2_cast_fu_885_p1;
reg  signed [12:0] aExp2_cast_reg_1507;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_178;
wire   [0:0] tmp_30_fu_889_p2;
reg   [0:0] tmp_30_reg_1512;
reg   [0:0] tmp_31_reg_1516;
wire   [0:0] icmp1_fu_903_p2;
reg   [0:0] icmp1_reg_1520;
wire   [0:0] icmp2_fu_943_p2;
reg   [0:0] icmp2_reg_1525;
reg   [7:0] tmp_66_reg_1531;
reg   [7:0] tmp_46_reg_1536;
reg   [7:0] tmp_47_reg_1541;
wire   [0:0] icmp3_fu_1001_p2;
reg   [0:0] icmp3_reg_1546;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_205;
wire   [6:0] shiftCount_4_fu_1053_p2;
reg   [6:0] shiftCount_4_reg_1556;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_216;
wire   [63:0] bSig_1_fu_1072_p2;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_225;
wire  signed [11:0] zExpPtr_write_assign_1_cast_fu_1082_p1;
wire   [21:0] tmp_67_fu_1086_p1;
reg   [21:0] tmp_67_reg_1572;
reg   [31:0] tmp_4_reg_1577;
wire   [63:0] tmp_39_i_fu_1140_p1;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_243;
wire   [63:0] tmp_40_i_fu_1144_p1;
wire   [63:0] tmp_41_i_fu_1154_p1;
wire   [63:0] tmp_42_i_fu_1164_p1;
wire   [63:0] grp_fu_1148_p2;
reg   [63:0] z1_reg_1606;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_258;
wire   [63:0] grp_fu_1158_p2;
reg   [63:0] zMiddleA_reg_1611;
wire   [63:0] grp_fu_1168_p2;
reg   [63:0] zMiddleB_reg_1616;
wire   [63:0] grp_fu_1174_p2;
reg   [63:0] z0_reg_1622;
wire   [63:0] zMiddleA_1_fu_1180_p2;
reg   [63:0] zMiddleA_1_reg_1627;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_273;
wire   [0:0] tmp_43_i_fu_1184_p2;
reg   [0:0] tmp_43_i_reg_1632;
reg   [31:0] tmp_49_reg_1637;
wire   [0:0] tmp_48_i_fu_1209_p2;
reg   [0:0] tmp_48_i_reg_1642;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_286;
wire   [0:0] tmp_34_fu_1215_p2;
reg   [0:0] tmp_34_reg_1647;
wire   [63:0] zSig0_3_fu_1300_p3;
reg   [63:0] zSig0_3_reg_1652;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_297;
wire   [11:0] tmp35_fu_1316_p2;
reg   [11:0] tmp35_reg_1657;
wire   [12:0] zExp_fu_1325_p2;
reg   [12:0] zExp_reg_1662;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_308;
wire    grp_float64_mul_roundAndPackFloat64_fu_253_ap_start;
wire    grp_float64_mul_roundAndPackFloat64_fu_253_ap_done;
wire    grp_float64_mul_roundAndPackFloat64_fu_253_ap_idle;
wire    grp_float64_mul_roundAndPackFloat64_fu_253_ap_ready;
wire   [0:0] grp_float64_mul_roundAndPackFloat64_fu_253_zSign;
wire   [12:0] grp_float64_mul_roundAndPackFloat64_fu_253_zExp;
wire   [63:0] grp_float64_mul_roundAndPackFloat64_fu_253_zSig;
wire   [31:0] grp_float64_mul_roundAndPackFloat64_fu_253_float_exception_flags_i;
wire   [31:0] grp_float64_mul_roundAndPackFloat64_fu_253_float_exception_flags_o;
wire    grp_float64_mul_roundAndPackFloat64_fu_253_float_exception_flags_o_ap_vld;
wire   [63:0] grp_float64_mul_roundAndPackFloat64_fu_253_ap_return;
wire   [63:0] aSig_1_fu_869_p2;
reg   [63:0] aSig2_reg_215;
wire  signed [11:0] zExpPtr_write_assign_cast_fu_880_p1;
reg   [11:0] aExp2_phi_fu_228_p4;
reg   [11:0] aExp2_reg_225;
reg   [63:0] bSig2_reg_234;
reg   [11:0] bExp2_reg_243;
reg    grp_float64_mul_roundAndPackFloat64_fu_253_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_347;
wire   [63:0] tmp_84_i_i_i_fu_809_p1;
wire   [63:0] tmp_84_i_i_i1_fu_1012_p1;
wire   [31:0] grp_fu_321_p2;
wire   [0:0] tmp_28_fu_598_p2;
wire   [0:0] tmp_27_fu_733_p2;
wire   [63:0] tmp_i6_fu_487_p3;
wire   [63:0] tmp_38_i1_fu_612_p2;
wire   [63:0] tmp_38_i_fu_747_p2;
wire   [63:0] tmp_i8_fu_993_p3;
wire   [63:0] tmp_i1_fu_1335_p3;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_bdd_434;
wire   [63:0] tmp_i_fu_1341_p3;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_bdd_442;
wire   [51:0] aSig_fu_338_p1;
reg   [51:0] grp_fu_270_p0;
wire   [50:0] tmp_32_fu_333_p1;
wire   [50:0] tmp_38_fu_343_p1;
wire   [10:0] aExp_fu_357_p4;
wire   [0:0] tmp_48_fu_397_p3;
wire   [0:0] tmp_44_fu_371_p3;
wire   [19:0] tmp_57_fu_429_p4;
wire   [19:0] tmp_41_fu_449_p4;
wire   [31:0] tmp_58_fu_445_p1;
wire   [31:0] tmp_19_fu_459_p1;
wire   [15:0] tmp_59_fu_471_p4;
wire   [11:0] grp_fu_275_p4;
wire   [62:0] tmp_i_i2_fu_496_p3;
wire   [0:0] tmp_i_i1_fu_504_p2;
wire   [0:0] grp_fu_285_p2;
wire   [63:0] tmp_56_fu_516_p2;
wire   [11:0] grp_fu_290_p4;
wire   [62:0] tmp_i3_i1_fu_528_p3;
wire   [0:0] tmp_i4_i1_fu_536_p2;
wire   [0:0] grp_fu_300_p2;
wire   [0:0] tmp_79_i7_i1_fu_542_p2;
wire   [0:0] tmp_79_i_i1_fu_510_p2;
wire   [63:0] grp_fu_311_p2;
wire   [63:0] grp_fu_305_p2;
wire   [0:0] tmp_i2_i1_fu_522_p2;
wire   [10:0] tmp_54_fu_570_p1;
wire   [40:0] tmp_16_fu_580_p4;
wire   [10:0] tmp_15_fu_574_p2;
wire   [51:0] tmp_17_fu_590_p3;
wire   [63:0] tmp_i5_fu_604_p3;
wire   [0:0] tmp_23_fu_619_p2;
wire   [62:0] tmp_i_i3_fu_631_p3;
wire   [0:0] tmp_i_i_fu_639_p2;
wire   [63:0] tmp_51_fu_651_p2;
wire   [62:0] tmp_i3_i_fu_663_p3;
wire   [0:0] tmp_i4_i_fu_671_p2;
wire   [0:0] tmp_79_i7_i_fu_677_p2;
wire   [0:0] tmp_79_i_i_fu_645_p2;
wire   [0:0] tmp_i2_i_fu_657_p2;
wire   [10:0] tmp_52_fu_705_p1;
wire   [40:0] tmp_9_fu_715_p4;
wire   [10:0] tmp_8_fu_709_p2;
wire   [51:0] tmp_10_fu_725_p3;
wire   [63:0] tmp_i4_fu_739_p3;
wire   [31:0] tmp_60_fu_754_p2;
wire   [31:0] p_a_i_i_i_fu_759_p3;
wire   [7:0] tmp_61_fu_765_p4;
wire   [7:0] tmp_42_fu_781_p4;
wire   [7:0] tmp_43_fu_791_p4;
wire   [7:0] p_v1_fu_801_p3;
wire   [4:0] shiftCount_fu_821_p3;
wire   [4:0] p_i_i_i_fu_814_p3;
wire   [4:0] shiftCount_1_i_i_i_fu_828_p3;
wire   [5:0] tmp21_fu_839_p3;
wire   [6:0] countLeadingZerosHigh_load_cas_fu_835_p1;
wire   [6:0] tmp32_cast_fu_846_p1;
wire   [6:0] shiftCount_2_fu_856_p2;
wire  signed [31:0] shiftCount_3_cast_fu_861_p1;
wire   [5:0] tmp_i7_fu_865_p1;
wire   [6:0] aExp_1_fu_875_p2;
wire   [19:0] tmp_62_fu_894_p4;
wire   [19:0] tmp_45_fu_912_p4;
wire   [31:0] tmp_63_fu_909_p1;
wire   [31:0] tmp_33_fu_921_p1;
wire   [31:0] a_assign_4_fu_925_p3;
wire   [15:0] tmp_64_fu_933_p4;
wire   [31:0] tmp_65_fu_949_p2;
wire   [31:0] p_a_i_i_i1_fu_955_p3;
wire   [7:0] p_v_fu_1006_p3;
wire   [4:0] shiftCount_3_fu_1024_p3;
wire   [4:0] p_i_i_i1_fu_1017_p3;
wire   [4:0] shiftCount_1_i_i_i1_fu_1031_p3;
wire   [5:0] tmp33_fu_1042_p3;
wire   [6:0] countLeadingZerosHigh_load_1_c_fu_1038_p1;
wire   [6:0] tmp33_cast_fu_1049_p1;
wire   [6:0] shiftCount_5_fu_1059_p2;
wire  signed [31:0] shiftCount_7_cast_fu_1064_p1;
wire   [5:0] tmp_i9_10_fu_1068_p1;
wire   [6:0] bExp_1_fu_1077_p2;
wire   [20:0] tmp_68_fu_1112_p1;
wire   [31:0] tmp_6_fu_1124_p4;
wire   [31:0] aLow_fu_1100_p3;
wire   [31:0] bLow_fu_1116_p3;
wire   [31:0] grp_fu_1148_p0;
wire   [31:0] grp_fu_1148_p1;
wire   [31:0] bHigh_fu_1134_p2;
wire   [31:0] grp_fu_1158_p0;
wire   [31:0] grp_fu_1158_p1;
wire   [31:0] aHigh_fu_1107_p2;
wire   [31:0] grp_fu_1168_p0;
wire   [31:0] grp_fu_1168_p1;
wire   [31:0] grp_fu_1174_p0;
wire   [31:0] grp_fu_1174_p1;
wire   [63:0] zMiddleA_2_fu_1199_p2;
wire   [63:0] z1_2_fu_1204_p2;
wire   [32:0] tmp_47_i_fu_1221_p3;
wire   [63:0] tmp_49_i_fu_1231_p1;
wire   [63:0] tmp34_fu_1234_p2;
wire   [63:0] tmp_47_i_cast_fu_1227_p1;
wire   [63:0] z0_2_fu_1239_p2;
wire   [0:0] tmp_70_fu_1245_p1;
wire   [62:0] tmp_14_fu_1254_p4;
wire   [0:0] tmp_13_fu_1249_p2;
wire   [61:0] tmp_50_fu_1280_p4;
wire   [0:0] tmp_71_fu_1272_p3;
wire   [63:0] zSig0_1_fu_1264_p3;
wire   [63:0] zSig0_2_fu_1290_p4;
wire   [11:0] zExp2_v_cast_cast_fu_1308_p3;
wire  signed [12:0] tmp35_cast_fu_1322_p1;
wire    grp_fu_1148_ce;
wire    grp_fu_1158_ce;
wire    grp_fu_1168_ce;
wire    grp_fu_1174_ce;
reg   [20:0] ap_NS_fsm;


float64_mul_countLeadingZerosHigh #(
    .DataWidth( 4 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
countLeadingZerosHigh_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( countLeadingZerosHigh_address0 ),
    .ce0( countLeadingZerosHigh_ce0 ),
    .q0( countLeadingZerosHigh_q0 )
);

float64_mul_roundAndPackFloat64 grp_float64_mul_roundAndPackFloat64_fu_253(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_float64_mul_roundAndPackFloat64_fu_253_ap_start ),
    .ap_done( grp_float64_mul_roundAndPackFloat64_fu_253_ap_done ),
    .ap_idle( grp_float64_mul_roundAndPackFloat64_fu_253_ap_idle ),
    .ap_ready( grp_float64_mul_roundAndPackFloat64_fu_253_ap_ready ),
    .zSign( grp_float64_mul_roundAndPackFloat64_fu_253_zSign ),
    .zExp( grp_float64_mul_roundAndPackFloat64_fu_253_zExp ),
    .zSig( grp_float64_mul_roundAndPackFloat64_fu_253_zSig ),
    .float_exception_flags_i( grp_float64_mul_roundAndPackFloat64_fu_253_float_exception_flags_i ),
    .float_exception_flags_o( grp_float64_mul_roundAndPackFloat64_fu_253_float_exception_flags_o ),
    .float_exception_flags_o_ap_vld( grp_float64_mul_roundAndPackFloat64_fu_253_float_exception_flags_o_ap_vld ),
    .ap_return( grp_float64_mul_roundAndPackFloat64_fu_253_ap_return )
);

float64_mul_mul_32ns_32ns_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
float64_mul_mul_32ns_32ns_64_6_U5(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1148_p0 ),
    .din1( grp_fu_1148_p1 ),
    .ce( grp_fu_1148_ce ),
    .dout( grp_fu_1148_p2 )
);

float64_mul_mul_32ns_32ns_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
float64_mul_mul_32ns_32ns_64_6_U6(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1158_p0 ),
    .din1( grp_fu_1158_p1 ),
    .ce( grp_fu_1158_ce ),
    .dout( grp_fu_1158_p2 )
);

float64_mul_mul_32ns_32ns_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
float64_mul_mul_32ns_32ns_64_6_U7(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1168_p0 ),
    .din1( grp_fu_1168_p1 ),
    .ce( grp_fu_1168_ce ),
    .dout( grp_fu_1168_p2 )
);

float64_mul_mul_32ns_32ns_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
float64_mul_mul_32ns_32ns_64_6_U8(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1174_p0 ),
    .din1( grp_fu_1174_p1 ),
    .ce( grp_fu_1174_ce ),
    .dout( grp_fu_1174_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_float64_mul_roundAndPackFloat64_fu_253_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_float64_mul_roundAndPackFloat64_fu_253_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
            grp_float64_mul_roundAndPackFloat64_fu_253_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_float64_mul_roundAndPackFloat64_fu_253_ap_ready)) begin
            grp_float64_mul_roundAndPackFloat64_fu_253_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0) & (tmp_22_fu_417_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_26_fu_423_p2))) begin
        aExp2_reg_225 <= aExp_cast_fu_367_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_26_reg_1420))) begin
        aExp2_reg_225 <= zExpPtr_write_assign_cast_fu_880_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0) & (tmp_22_fu_417_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_26_fu_423_p2))) begin
        aSig2_reg_215 <= aSig_1_cast_fu_353_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_26_reg_1420))) begin
        aSig2_reg_215 <= aSig_1_fu_869_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_30_fu_889_p2))) begin
        bExp2_reg_243 <= bExp_cast_reg_1401;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == tmp_30_reg_1512))) begin
        bExp2_reg_243 <= zExpPtr_write_assign_1_cast_fu_1082_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_30_fu_889_p2))) begin
        bSig2_reg_234 <= bSig_1_cast_reg_1390;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == tmp_30_reg_1512))) begin
        bSig2_reg_234 <= bSig_1_fu_1072_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0) & ~(tmp_22_fu_417_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_270_p2) & ~(ap_const_lv1_0 == tmp_i2_fu_548_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0) & ~(tmp_22_fu_417_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_270_p2) & ~(ap_const_lv1_0 == tmp_28_fu_598_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (((ap_const_lv1_0 == grp_fu_265_p2) & ~(tmp_fu_411_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_i9_fu_683_p2)) | (~(tmp_fu_411_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond_fu_625_p2) & ~(ap_const_lv1_0 == tmp_i9_fu_683_p2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_fu_411_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_265_p2) & ~(ap_const_lv1_0 == or_cond_fu_625_p2) & ~(ap_const_lv1_0 == tmp_27_fu_733_p2)))) begin
        float_exception_flags <= grp_fu_321_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) & (ap_const_logic_1 == grp_float64_mul_roundAndPackFloat64_fu_253_float_exception_flags_o_ap_vld)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) & (((ap_const_lv1_0 == tmp_30_reg_1512) & (ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0)) | ((ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516)) | ((ap_const_lv1_0 == tmp_30_reg_1512) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_29_reg_1424)) | ((tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516) & (ap_const_lv1_0 == tmp_29_reg_1424))) & (ap_const_logic_1 == grp_float64_mul_roundAndPackFloat64_fu_253_float_exception_flags_o_ap_vld)))) begin
        float_exception_flags <= grp_float64_mul_roundAndPackFloat64_fu_253_float_exception_flags_o;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        aExp2_cast_reg_1507 <= aExp2_cast_fu_885_p1;
        tmp_30_reg_1512 <= tmp_30_fu_889_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        aSig_1_cast_reg_1379[51 : 0] <= aSig_1_cast_fu_353_p1[51 : 0];
        bExp_cast_reg_1401[10 : 0] <= bExp_cast_fu_393_p1[10 : 0];
        bExp_reg_1396 <= {{buff_q1[ap_const_lv32_3E : ap_const_lv32_34]}};
        bSig_1_cast_reg_1390[51 : 0] <= bSig_1_cast_fu_379_p1[51 : 0];
        bSig_reg_1374 <= bSig_fu_348_p1;
        b_reg_1367 <= buff_q1;
        tmp_reg_1412 <= tmp_fu_411_p2;
        zSign_reg_1406 <= zSign_fu_405_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0) & ~(tmp_22_fu_417_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_270_p2))) begin
        a_assign_1_reg_1459[50 : 0] <= a_assign_1_fu_562_p3[50 : 0];a_assign_1_reg_1459[63 : 52] <= a_assign_1_fu_562_p3[63 : 52];
        b_assign_mux_i1_reg_1454[50 : 0] <= b_assign_mux_i1_fu_554_p3[50 : 0];b_assign_mux_i1_reg_1454[63 : 52] <= b_assign_mux_i1_fu_554_p3[63 : 52];
        tmp_i2_reg_1449 <= tmp_i2_fu_548_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0) & (tmp_22_fu_417_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_26_fu_423_p2) & (ap_const_lv1_0 == grp_fu_265_p2))) begin
        a_assign_2_reg_1433 <= a_assign_2_fu_463_p3;
        icmp6_reg_1439 <= icmp6_fu_481_p2;
        icmp_reg_1428 <= icmp_fu_439_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (((ap_const_lv1_0 == grp_fu_265_p2) & ~(tmp_fu_411_p2 == ap_const_lv1_0)) | (~(tmp_fu_411_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond_fu_625_p2))))) begin
        a_assign_5_reg_1483[50 : 0] <= a_assign_5_fu_697_p3[50 : 0];a_assign_5_reg_1483[63 : 52] <= a_assign_5_fu_697_p3[63 : 52];
        b_assign_mux_i_reg_1478[50 : 0] <= b_assign_mux_i_fu_689_p3[50 : 0];b_assign_mux_i_reg_1478[63 : 52] <= b_assign_mux_i_fu_689_p3[63 : 52];
        tmp_i9_reg_1473 <= tmp_i9_fu_683_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == grp_fu_270_p2) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_30_fu_889_p2))) begin
        icmp1_reg_1520 <= icmp1_fu_903_p2;
        icmp2_reg_1525 <= icmp2_fu_943_p2;
        tmp_46_reg_1536 <= {{p_a_i_i_i1_fu_955_p3[ap_const_lv32_17 : ap_const_lv32_10]}};
        tmp_47_reg_1541 <= {{p_a_i_i_i1_fu_955_p3[ap_const_lv32_1F : ap_const_lv32_18]}};
        tmp_66_reg_1531 <= {{p_a_i_i_i1_fu_955_p3[ap_const_lv32_1F : ap_const_lv32_18]}};
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        icmp3_reg_1546 <= icmp3_fu_1001_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        icmp9_reg_1491 <= icmp9_fu_775_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        shiftCount_1_reg_1501 <= shiftCount_1_fu_850_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        shiftCount_4_reg_1556 <= shiftCount_4_fu_1053_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        tmp35_reg_1657 <= tmp35_fu_1316_p2;
        zSig0_3_reg_1652 <= zSig0_3_fu_1300_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0))) begin
        tmp_22_reg_1416 <= tmp_22_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0) & (tmp_22_fu_417_p2 == ap_const_lv1_0))) begin
        tmp_26_reg_1420 <= tmp_26_fu_423_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0) & (tmp_22_fu_417_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_26_fu_423_p2))) begin
        tmp_29_reg_1424 <= grp_fu_265_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_30_fu_889_p2))) begin
        tmp_31_reg_1516 <= grp_fu_270_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        tmp_34_reg_1647 <= tmp_34_fu_1215_p2;
        tmp_48_i_reg_1642 <= tmp_48_i_fu_1209_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        tmp_43_i_reg_1632 <= tmp_43_i_fu_1184_p2;
        tmp_49_reg_1637 <= {{zMiddleA_1_fu_1180_p2[ap_const_lv32_3F : ap_const_lv32_20]}};
        zMiddleA_1_reg_1627 <= zMiddleA_1_fu_1180_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        tmp_4_reg_1577 <= {{aSig2_reg_215[ap_const_lv32_35 : ap_const_lv32_16]}};
        tmp_67_reg_1572 <= tmp_67_fu_1086_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        z0_reg_1622 <= grp_fu_1174_p2;
        z1_reg_1606 <= grp_fu_1148_p2;
        zMiddleA_reg_1611 <= grp_fu_1158_p2;
        zMiddleB_reg_1616 <= grp_fu_1168_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        zExp_reg_1662 <= zExp_fu_1325_p2;
    end
end

always @ (tmp_26_reg_1420 or ap_sig_cseq_ST_st5_fsm_4 or zExpPtr_write_assign_cast_fu_880_p1 or aExp2_reg_225) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_26_reg_1420))) begin
        aExp2_phi_fu_228_p4 = zExpPtr_write_assign_cast_fu_880_p1;
    end else begin
        aExp2_phi_fu_228_p4 = aExp2_reg_225;
    end
end

always @ (tmp_reg_1412 or tmp_22_reg_1416 or tmp_26_reg_1420 or tmp_29_reg_1424 or tmp_30_reg_1512 or tmp_31_reg_1516 or grp_float64_mul_roundAndPackFloat64_fu_253_ap_done or ap_sig_cseq_ST_st19_fsm_18) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) & ~((((ap_const_lv1_0 == tmp_30_reg_1512) & (ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0)) | ((ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516)) | ((ap_const_lv1_0 == tmp_30_reg_1512) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_29_reg_1424)) | ((tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516) & (ap_const_lv1_0 == tmp_29_reg_1424))) & (ap_const_logic_0 == grp_float64_mul_roundAndPackFloat64_fu_253_ap_done)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (tmp_reg_1412 or tmp_22_reg_1416 or tmp_26_reg_1420 or tmp_29_reg_1424 or tmp_30_reg_1512 or tmp_31_reg_1516 or grp_float64_mul_roundAndPackFloat64_fu_253_ap_done or ap_sig_cseq_ST_st19_fsm_18) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) & ~((((ap_const_lv1_0 == tmp_30_reg_1512) & (ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0)) | ((ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516)) | ((ap_const_lv1_0 == tmp_30_reg_1512) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_29_reg_1424)) | ((tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516) & (ap_const_lv1_0 == tmp_29_reg_1424))) & (ap_const_logic_0 == grp_float64_mul_roundAndPackFloat64_fu_253_ap_done)))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_258) begin
    if (ap_sig_bdd_258) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_273) begin
    if (ap_sig_bdd_273) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_286) begin
    if (ap_sig_bdd_286) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_297) begin
    if (ap_sig_bdd_297) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_308) begin
    if (ap_sig_bdd_308) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_347) begin
    if (ap_sig_bdd_347) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_37) begin
    if (ap_sig_bdd_37) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_434) begin
    if (ap_sig_bdd_434) begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_442) begin
    if (ap_sig_bdd_442) begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_80) begin
    if (ap_sig_bdd_80) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_158) begin
    if (ap_sig_bdd_158) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_169) begin
    if (ap_sig_bdd_169) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_178) begin
    if (ap_sig_bdd_178) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_205) begin
    if (ap_sig_bdd_205) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_216) begin
    if (ap_sig_bdd_216) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_225) begin
    if (ap_sig_bdd_225) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_243) begin
    if (ap_sig_bdd_243) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        buff_ce0 = ap_const_logic_1;
    end else begin
        buff_ce0 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        buff_ce1 = ap_const_logic_1;
    end else begin
        buff_ce1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st6_fsm_5 or tmp_84_i_i_i_fu_809_p1 or tmp_84_i_i_i1_fu_1012_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        countLeadingZerosHigh_address0 = tmp_84_i_i_i1_fu_1012_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        countLeadingZerosHigh_address0 = tmp_84_i_i_i_fu_809_p1;
    end else begin
        countLeadingZerosHigh_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st6_fsm_5) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        countLeadingZerosHigh_ce0 = ap_const_logic_1;
    end else begin
        countLeadingZerosHigh_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or bSig_fu_348_p1 or bSig_reg_1374 or tmp_fu_411_p2 or tmp_22_fu_417_p2 or grp_fu_265_p2 or ap_sig_cseq_ST_st5_fsm_4) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_fu_270_p0 = bSig_reg_1374;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0) & ~(tmp_22_fu_417_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_fu_411_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_265_p2)))) begin
        grp_fu_270_p0 = bSig_fu_348_p1;
    end else begin
        grp_fu_270_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_fu_411_p2 or tmp_reg_1412 or tmp_22_fu_417_p2 or tmp_22_reg_1416 or tmp_26_fu_423_p2 or tmp_26_reg_1420 or grp_fu_265_p2 or tmp_29_reg_1424 or grp_fu_270_p2 or or_cond_fu_625_p2 or ap_sig_cseq_ST_st5_fsm_4 or tmp_30_fu_889_p2 or tmp_30_reg_1512 or tmp_31_reg_1516 or grp_float64_mul_roundAndPackFloat64_fu_253_ap_done or grp_float64_mul_roundAndPackFloat64_fu_253_ap_return or ap_sig_cseq_ST_st19_fsm_18 or tmp_28_fu_598_p2 or tmp_27_fu_733_p2 or tmp_i6_fu_487_p3 or tmp_38_i1_fu_612_p2 or tmp_38_i_fu_747_p2 or tmp_i8_fu_993_p3 or tmp_i1_fu_1335_p3 or ap_sig_cseq_ST_st20_fsm_19 or tmp_i_fu_1341_p3 or ap_sig_cseq_ST_st21_fsm_20) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        result = tmp_i_fu_1341_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        result = tmp_i1_fu_1335_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) & (((ap_const_lv1_0 == tmp_30_reg_1512) & (ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0)) | ((ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516)) | ((ap_const_lv1_0 == tmp_30_reg_1512) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_29_reg_1424)) | ((tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516) & (ap_const_lv1_0 == tmp_29_reg_1424))) & ~((((ap_const_lv1_0 == tmp_30_reg_1512) & (ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0)) | ((ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516)) | ((ap_const_lv1_0 == tmp_30_reg_1512) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_29_reg_1424)) | ((tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516) & (ap_const_lv1_0 == tmp_29_reg_1424))) & (ap_const_logic_0 == grp_float64_mul_roundAndPackFloat64_fu_253_ap_done)))) begin
        result = grp_float64_mul_roundAndPackFloat64_fu_253_ap_return;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_30_fu_889_p2) & ~(ap_const_lv1_0 == grp_fu_270_p2))) begin
        result = tmp_i8_fu_993_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_fu_411_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_265_p2) & ~(ap_const_lv1_0 == or_cond_fu_625_p2) & (ap_const_lv1_0 == tmp_27_fu_733_p2))) begin
        result = tmp_38_i_fu_747_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0) & ~(tmp_22_fu_417_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_270_p2) & ~(ap_const_lv1_0 == tmp_28_fu_598_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_fu_411_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_265_p2) & ~(ap_const_lv1_0 == or_cond_fu_625_p2) & ~(ap_const_lv1_0 == tmp_27_fu_733_p2)))) begin
        result = ap_const_lv64_7FFFFFFFFFFFFFFF;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0) & ~(tmp_22_fu_417_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_270_p2) & (ap_const_lv1_0 == tmp_28_fu_598_p2))) begin
        result = tmp_38_i1_fu_612_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0) & (tmp_22_fu_417_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_26_fu_423_p2) & ~(ap_const_lv1_0 == grp_fu_265_p2))) begin
        result = tmp_i6_fu_487_p3;
    end else begin
        result = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_fu_411_p2 or tmp_reg_1412 or tmp_22_fu_417_p2 or tmp_22_reg_1416 or tmp_26_fu_423_p2 or tmp_26_reg_1420 or grp_fu_265_p2 or tmp_29_reg_1424 or grp_fu_270_p2 or or_cond_fu_625_p2 or ap_sig_cseq_ST_st5_fsm_4 or tmp_30_fu_889_p2 or tmp_30_reg_1512 or tmp_31_reg_1516 or grp_float64_mul_roundAndPackFloat64_fu_253_ap_done or ap_sig_cseq_ST_st19_fsm_18 or tmp_28_fu_598_p2 or tmp_27_fu_733_p2 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st21_fsm_20) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0) & ~(tmp_22_fu_417_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_270_p2) & ~(ap_const_lv1_0 == tmp_28_fu_598_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_fu_411_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_265_p2) & ~(ap_const_lv1_0 == or_cond_fu_625_p2) & ~(ap_const_lv1_0 == tmp_27_fu_733_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0) & (tmp_22_fu_417_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_26_fu_423_p2) & ~(ap_const_lv1_0 == grp_fu_265_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_411_p2 == ap_const_lv1_0) & ~(tmp_22_fu_417_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_270_p2) & (ap_const_lv1_0 == tmp_28_fu_598_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_fu_411_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_265_p2) & ~(ap_const_lv1_0 == or_cond_fu_625_p2) & (ap_const_lv1_0 == tmp_27_fu_733_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_30_fu_889_p2) & ~(ap_const_lv1_0 == grp_fu_270_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) & (((ap_const_lv1_0 == tmp_30_reg_1512) & (ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0)) | ((ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516)) | ((ap_const_lv1_0 == tmp_30_reg_1512) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_29_reg_1424)) | ((tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516) & (ap_const_lv1_0 == tmp_29_reg_1424))) & ~((((ap_const_lv1_0 == tmp_30_reg_1512) & (ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0)) | ((ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516)) | ((ap_const_lv1_0 == tmp_30_reg_1512) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_29_reg_1424)) | ((tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516) & (ap_const_lv1_0 == tmp_29_reg_1424))) & (ap_const_logic_0 == grp_float64_mul_roundAndPackFloat64_fu_253_ap_done))) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20))) begin
        result_ap_vld = ap_const_logic_1;
    end else begin
        result_ap_vld = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_fu_411_p2 or tmp_reg_1412 or tmp_22_fu_417_p2 or tmp_22_reg_1416 or tmp_26_fu_423_p2 or tmp_26_reg_1420 or grp_fu_265_p2 or tmp_29_reg_1424 or grp_fu_270_p2 or or_cond_fu_625_p2 or tmp_30_fu_889_p2 or tmp_30_reg_1512 or tmp_31_reg_1516 or grp_float64_mul_roundAndPackFloat64_fu_253_ap_done) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((((ap_const_lv1_0 == grp_fu_265_p2) & ~(tmp_fu_411_p2 == ap_const_lv1_0)) | (~(tmp_fu_411_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == or_cond_fu_625_p2)))) begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end else if (((tmp_fu_411_p2 == ap_const_lv1_0) & ~(tmp_22_fu_417_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_270_p2))) begin
                ap_NS_fsm = ap_ST_st20_fsm_19;
            end else if ((((tmp_fu_411_p2 == ap_const_lv1_0) & ~(tmp_22_fu_417_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_270_p2)) | (~(tmp_fu_411_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_265_p2) & ~(ap_const_lv1_0 == or_cond_fu_625_p2)) | ((tmp_fu_411_p2 == ap_const_lv1_0) & (tmp_22_fu_417_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_26_fu_423_p2) & ~(ap_const_lv1_0 == grp_fu_265_p2)))) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else if (((tmp_fu_411_p2 == ap_const_lv1_0) & (tmp_22_fu_417_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_26_fu_423_p2) & (ap_const_lv1_0 == grp_fu_265_p2))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            if ((~(ap_const_lv1_0 == tmp_30_fu_889_p2) & ~(ap_const_lv1_0 == grp_fu_270_p2))) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else if (((ap_const_lv1_0 == grp_fu_270_p2) & ~(ap_const_lv1_0 == tmp_30_fu_889_p2))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            if (~((((ap_const_lv1_0 == tmp_30_reg_1512) & (ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0)) | ((ap_const_lv1_0 == tmp_26_reg_1420) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516)) | ((ap_const_lv1_0 == tmp_30_reg_1512) & (tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_29_reg_1424)) | ((tmp_reg_1412 == ap_const_lv1_0) & (tmp_22_reg_1416 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_31_reg_1516) & (ap_const_lv1_0 == tmp_29_reg_1424))) & (ap_const_logic_0 == grp_float64_mul_roundAndPackFloat64_fu_253_ap_done))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign aExp2_cast_fu_885_p1 = $signed(aExp2_phi_fu_228_p4);

assign aExp_1_fu_875_p2 = (ap_const_lv7_C - shiftCount_1_reg_1501);

assign aExp_cast_fu_367_p1 = aExp_fu_357_p4;

assign aExp_fu_357_p4 = {{buff_q0[ap_const_lv32_3E : ap_const_lv32_34]}};

assign aHigh_fu_1107_p2 = (tmp_4_reg_1577 | ap_const_lv32_40000000);

assign aLow_fu_1100_p3 = {{tmp_67_reg_1572}, {ap_const_lv10_0}};

assign aSig_1_cast_fu_353_p1 = aSig_fu_338_p1;

assign aSig_1_fu_869_p2 = aSig_1_cast_reg_1379 << tmp_i7_fu_865_p1;

assign aSig_fu_338_p1 = buff_q0[51:0];

assign a_assign_1_fu_562_p3 = ((tmp_i2_i1_fu_522_p2[0:0] === 1'b1) ? grp_fu_311_p2 : grp_fu_305_p2);

assign a_assign_2_fu_463_p3 = ((icmp_fu_439_p2[0:0] === 1'b1) ? tmp_58_fu_445_p1 : tmp_19_fu_459_p1);

assign a_assign_4_fu_925_p3 = ((icmp1_fu_903_p2[0:0] === 1'b1) ? tmp_63_fu_909_p1 : tmp_33_fu_921_p1);

assign a_assign_5_fu_697_p3 = ((tmp_i2_i_fu_657_p2[0:0] === 1'b1) ? grp_fu_311_p2 : grp_fu_305_p2);

assign ap_return = (n + m);


always @ (ap_CS_fsm) begin
    ap_sig_bdd_158 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_169 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_178 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_205 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_216 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_225 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_243 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_258 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_273 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_286 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_297 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_308 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_347 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_37 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_434 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_442 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_80 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign bExp_1_fu_1077_p2 = (ap_const_lv7_C - shiftCount_4_reg_1556);

assign bExp_cast_fu_393_p1 = bExp_fu_383_p4;

assign bExp_fu_383_p4 = {{buff_q1[ap_const_lv32_3E : ap_const_lv32_34]}};

assign bHigh_fu_1134_p2 = (tmp_6_fu_1124_p4 | ap_const_lv32_80000000);

assign bLow_fu_1116_p3 = {{tmp_68_fu_1112_p1}, {ap_const_lv11_0}};

assign bSig_1_cast_fu_379_p1 = bSig_fu_348_p1;

assign bSig_1_fu_1072_p2 = bSig_1_cast_reg_1390 << tmp_i9_10_fu_1068_p1;

assign bSig_fu_348_p1 = buff_q1[51:0];

assign b_assign_mux_i1_fu_554_p3 = ((tmp_79_i7_i1_fu_542_p2[0:0] === 1'b1) ? grp_fu_311_p2 : grp_fu_305_p2);

assign b_assign_mux_i_fu_689_p3 = ((tmp_79_i7_i_fu_677_p2[0:0] === 1'b1) ? grp_fu_311_p2 : grp_fu_305_p2);

assign buff_address0 = ap_const_lv64_0;

assign buff_address1 = ap_const_lv64_1;

assign countLeadingZerosHigh_load_1_c_fu_1038_p1 = countLeadingZerosHigh_q0;

assign countLeadingZerosHigh_load_cas_fu_835_p1 = countLeadingZerosHigh_q0;

assign grp_float64_mul_roundAndPackFloat64_fu_253_ap_start = grp_float64_mul_roundAndPackFloat64_fu_253_ap_start_ap_start_reg;

assign grp_float64_mul_roundAndPackFloat64_fu_253_float_exception_flags_i = float_exception_flags;

assign grp_float64_mul_roundAndPackFloat64_fu_253_zExp = zExp_reg_1662;

assign grp_float64_mul_roundAndPackFloat64_fu_253_zSig = zSig0_3_reg_1652;

assign grp_float64_mul_roundAndPackFloat64_fu_253_zSign = zSign_reg_1406;

assign grp_fu_1148_ce = ap_const_logic_1;

assign grp_fu_1148_p0 = tmp_40_i_fu_1144_p1;

assign grp_fu_1148_p1 = tmp_39_i_fu_1140_p1;

assign grp_fu_1158_ce = ap_const_logic_1;

assign grp_fu_1158_p0 = tmp_41_i_fu_1154_p1;

assign grp_fu_1158_p1 = tmp_39_i_fu_1140_p1;

assign grp_fu_1168_ce = ap_const_logic_1;

assign grp_fu_1168_p0 = tmp_42_i_fu_1164_p1;

assign grp_fu_1168_p1 = tmp_40_i_fu_1144_p1;

assign grp_fu_1174_ce = ap_const_logic_1;

assign grp_fu_1174_p0 = tmp_41_i_fu_1154_p1;

assign grp_fu_1174_p1 = tmp_42_i_fu_1164_p1;

assign grp_fu_265_p2 = (aSig_fu_338_p1 == ap_const_lv52_0? 1'b1: 1'b0);

assign grp_fu_270_p2 = (grp_fu_270_p0 == ap_const_lv52_0? 1'b1: 1'b0);

assign grp_fu_275_p4 = {{buff_q0[ap_const_lv32_3E : ap_const_lv32_33]}};

assign grp_fu_285_p2 = (tmp_32_fu_333_p1 != ap_const_lv51_0? 1'b1: 1'b0);

assign grp_fu_290_p4 = {{buff_q1[ap_const_lv32_3E : ap_const_lv32_33]}};

assign grp_fu_300_p2 = (tmp_38_fu_343_p1 != ap_const_lv51_0? 1'b1: 1'b0);

assign grp_fu_305_p2 = (buff_q0 | ap_const_lv64_8000000000000);

assign grp_fu_311_p2 = (buff_q1 | ap_const_lv64_8000000000000);

assign grp_fu_321_p2 = (float_exception_flags | ap_const_lv32_10);

assign icmp1_fu_903_p2 = (tmp_62_fu_894_p4 == ap_const_lv20_0? 1'b1: 1'b0);

assign icmp2_fu_943_p2 = (tmp_64_fu_933_p4 == ap_const_lv16_0? 1'b1: 1'b0);

assign icmp3_fu_1001_p2 = (tmp_66_reg_1531 == ap_const_lv8_0? 1'b1: 1'b0);

assign icmp6_fu_481_p2 = (tmp_59_fu_471_p4 == ap_const_lv16_0? 1'b1: 1'b0);

assign icmp9_fu_775_p2 = (tmp_61_fu_765_p4 == ap_const_lv8_0? 1'b1: 1'b0);

assign icmp_fu_439_p2 = (tmp_57_fu_429_p4 == ap_const_lv20_0? 1'b1: 1'b0);

assign or_cond_fu_625_p2 = (tmp_23_fu_619_p2 | grp_fu_270_p2);

assign p_a_i_i_i1_fu_955_p3 = ((icmp2_fu_943_p2[0:0] === 1'b1) ? tmp_65_fu_949_p2 : a_assign_4_fu_925_p3);

assign p_a_i_i_i_fu_759_p3 = ((icmp6_reg_1439[0:0] === 1'b1) ? tmp_60_fu_754_p2 : a_assign_2_reg_1433);

assign p_i_i_i1_fu_1017_p3 = ((icmp2_reg_1525[0:0] === 1'b1) ? ap_const_lv5_10 : ap_const_lv5_0);

assign p_i_i_i_fu_814_p3 = ((icmp6_reg_1439[0:0] === 1'b1) ? ap_const_lv5_10 : ap_const_lv5_0);

assign p_v1_fu_801_p3 = ((icmp9_fu_775_p2[0:0] === 1'b1) ? tmp_42_fu_781_p4 : tmp_43_fu_791_p4);

assign p_v_fu_1006_p3 = ((icmp3_fu_1001_p2[0:0] === 1'b1) ? tmp_46_reg_1536 : tmp_47_reg_1541);

assign shiftCount_1_fu_850_p2 = (countLeadingZerosHigh_load_cas_fu_835_p1 + tmp32_cast_fu_846_p1);

assign shiftCount_1_i_i_i1_fu_1031_p3 = ((icmp3_reg_1546[0:0] === 1'b1) ? shiftCount_3_fu_1024_p3 : p_i_i_i1_fu_1017_p3);

assign shiftCount_1_i_i_i_fu_828_p3 = ((icmp9_reg_1491[0:0] === 1'b1) ? shiftCount_fu_821_p3 : p_i_i_i_fu_814_p3);

assign shiftCount_2_fu_856_p2 = ($signed(ap_const_lv7_75) + $signed(shiftCount_1_reg_1501));

assign shiftCount_3_cast_fu_861_p1 = $signed(shiftCount_2_fu_856_p2);

assign shiftCount_3_fu_1024_p3 = ((icmp2_reg_1525[0:0] === 1'b1) ? ap_const_lv5_18 : ap_const_lv5_8);

assign shiftCount_4_fu_1053_p2 = (countLeadingZerosHigh_load_1_c_fu_1038_p1 + tmp33_cast_fu_1049_p1);

assign shiftCount_5_fu_1059_p2 = ($signed(ap_const_lv7_75) + $signed(shiftCount_4_reg_1556));

assign shiftCount_7_cast_fu_1064_p1 = $signed(shiftCount_5_fu_1059_p2);

assign shiftCount_fu_821_p3 = ((icmp6_reg_1439[0:0] === 1'b1) ? ap_const_lv5_18 : ap_const_lv5_8);

assign tmp21_fu_839_p3 = {{icmp_reg_1428}, {shiftCount_1_i_i_i_fu_828_p3}};

assign tmp32_cast_fu_846_p1 = tmp21_fu_839_p3;

assign tmp33_cast_fu_1049_p1 = tmp33_fu_1042_p3;

assign tmp33_fu_1042_p3 = {{icmp1_reg_1520}, {shiftCount_1_i_i_i1_fu_1031_p3}};

assign tmp34_fu_1234_p2 = (z0_reg_1622 + tmp_49_i_fu_1231_p1);

assign tmp35_cast_fu_1322_p1 = $signed(tmp35_reg_1657);

assign tmp35_fu_1316_p2 = (bExp2_reg_243 + zExp2_v_cast_cast_fu_1308_p3);

assign tmp_10_fu_725_p3 = {{tmp_9_fu_715_p4}, {tmp_8_fu_709_p2}};

assign tmp_13_fu_1249_p2 = (tmp_70_fu_1245_p1 | tmp_34_reg_1647);

assign tmp_14_fu_1254_p4 = {{z0_2_fu_1239_p2[ap_const_lv32_3F : ap_const_lv32_1]}};

assign tmp_15_fu_574_p2 = (tmp_54_fu_570_p1 | aExp_fu_357_p4);

assign tmp_16_fu_580_p4 = {{buff_q0[ap_const_lv32_33 : ap_const_lv32_B]}};

assign tmp_17_fu_590_p3 = {{tmp_16_fu_580_p4}, {tmp_15_fu_574_p2}};

assign tmp_19_fu_459_p1 = tmp_41_fu_449_p4;

assign tmp_22_fu_417_p2 = (bExp_fu_383_p4 == ap_const_lv11_7FF? 1'b1: 1'b0);

assign tmp_23_fu_619_p2 = (bExp_fu_383_p4 != ap_const_lv11_7FF? 1'b1: 1'b0);

assign tmp_26_fu_423_p2 = (aExp_fu_357_p4 == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_27_fu_733_p2 = (tmp_10_fu_725_p3 == ap_const_lv52_0? 1'b1: 1'b0);

assign tmp_28_fu_598_p2 = (tmp_17_fu_590_p3 == ap_const_lv52_0? 1'b1: 1'b0);

assign tmp_30_fu_889_p2 = (bExp_reg_1396 == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_32_fu_333_p1 = buff_q0[50:0];

assign tmp_33_fu_921_p1 = tmp_45_fu_912_p4;

assign tmp_34_fu_1215_p2 = (z1_2_fu_1204_p2 != ap_const_lv64_0? 1'b1: 1'b0);

assign tmp_38_fu_343_p1 = buff_q1[50:0];

assign tmp_38_i1_fu_612_p2 = (tmp_i5_fu_604_p3 | ap_const_lv64_7FF0000000000000);

assign tmp_38_i_fu_747_p2 = (tmp_i4_fu_739_p3 | ap_const_lv64_7FF0000000000000);

assign tmp_39_i_fu_1140_p1 = aLow_fu_1100_p3;

assign tmp_40_i_fu_1144_p1 = bLow_fu_1116_p3;

assign tmp_41_fu_449_p4 = {{buff_q0[ap_const_lv32_33 : ap_const_lv32_20]}};

assign tmp_41_i_fu_1154_p1 = bHigh_fu_1134_p2;

assign tmp_42_fu_781_p4 = {{p_a_i_i_i_fu_759_p3[ap_const_lv32_17 : ap_const_lv32_10]}};

assign tmp_42_i_fu_1164_p1 = aHigh_fu_1107_p2;

assign tmp_43_fu_791_p4 = {{p_a_i_i_i_fu_759_p3[ap_const_lv32_1F : ap_const_lv32_18]}};

assign tmp_43_i_fu_1184_p2 = (zMiddleA_1_fu_1180_p2 < zMiddleB_reg_1616? 1'b1: 1'b0);

assign tmp_44_fu_371_p3 = buff_q0[ap_const_lv32_3F];

assign tmp_45_fu_912_p4 = {{b_reg_1367[ap_const_lv32_33 : ap_const_lv32_20]}};

assign tmp_47_i_cast_fu_1227_p1 = tmp_47_i_fu_1221_p3;

assign tmp_47_i_fu_1221_p3 = {{tmp_43_i_reg_1632}, {tmp_49_reg_1637}};

assign tmp_48_fu_397_p3 = buff_q1[ap_const_lv32_3F];

assign tmp_48_i_fu_1209_p2 = (z1_2_fu_1204_p2 < zMiddleA_2_fu_1199_p2? 1'b1: 1'b0);

assign tmp_49_i_fu_1231_p1 = tmp_48_i_reg_1642;

assign tmp_50_fu_1280_p4 = {{z0_2_fu_1239_p2[ap_const_lv32_3E : ap_const_lv32_1]}};

assign tmp_51_fu_651_p2 = buff_q1 << ap_const_lv64_1;

assign tmp_52_fu_705_p1 = buff_q1[10:0];

assign tmp_54_fu_570_p1 = buff_q0[10:0];

assign tmp_56_fu_516_p2 = buff_q1 << ap_const_lv64_1;

assign tmp_57_fu_429_p4 = {{buff_q0[ap_const_lv32_33 : ap_const_lv32_20]}};

assign tmp_58_fu_445_p1 = buff_q0[31:0];

assign tmp_59_fu_471_p4 = {{a_assign_2_fu_463_p3[ap_const_lv32_1F : ap_const_lv32_10]}};

assign tmp_60_fu_754_p2 = a_assign_2_reg_1433 << ap_const_lv32_10;

assign tmp_61_fu_765_p4 = {{p_a_i_i_i_fu_759_p3[ap_const_lv32_1F : ap_const_lv32_18]}};

assign tmp_62_fu_894_p4 = {{b_reg_1367[ap_const_lv32_33 : ap_const_lv32_20]}};

assign tmp_63_fu_909_p1 = b_reg_1367[31:0];

assign tmp_64_fu_933_p4 = {{a_assign_4_fu_925_p3[ap_const_lv32_1F : ap_const_lv32_10]}};

assign tmp_65_fu_949_p2 = a_assign_4_fu_925_p3 << ap_const_lv32_10;

assign tmp_67_fu_1086_p1 = aSig2_reg_215[21:0];

assign tmp_68_fu_1112_p1 = bSig2_reg_234[20:0];

assign tmp_6_fu_1124_p4 = {{bSig2_reg_234[ap_const_lv32_34 : ap_const_lv32_15]}};

assign tmp_70_fu_1245_p1 = z0_2_fu_1239_p2[0:0];

assign tmp_71_fu_1272_p3 = z0_2_fu_1239_p2[ap_const_lv32_3E];

assign tmp_79_i7_i1_fu_542_p2 = (tmp_i4_i1_fu_536_p2 & grp_fu_300_p2);

assign tmp_79_i7_i_fu_677_p2 = (tmp_i4_i_fu_671_p2 & grp_fu_300_p2);

assign tmp_79_i_i1_fu_510_p2 = (tmp_i_i1_fu_504_p2 & grp_fu_285_p2);

assign tmp_79_i_i_fu_645_p2 = (tmp_i_i_fu_639_p2 & grp_fu_285_p2);

assign tmp_84_i_i_i1_fu_1012_p1 = p_v_fu_1006_p3;

assign tmp_84_i_i_i_fu_809_p1 = p_v1_fu_801_p3;

assign tmp_8_fu_709_p2 = (tmp_52_fu_705_p1 | bExp_fu_383_p4);

assign tmp_9_fu_715_p4 = {{buff_q1[ap_const_lv32_33 : ap_const_lv32_B]}};

assign tmp_fu_411_p2 = (aExp_fu_357_p4 == ap_const_lv11_7FF? 1'b1: 1'b0);

assign tmp_i1_fu_1335_p3 = ((tmp_i2_reg_1449[0:0] === 1'b1) ? b_assign_mux_i1_reg_1454 : a_assign_1_reg_1459);

assign tmp_i2_fu_548_p2 = (tmp_79_i7_i1_fu_542_p2 | tmp_79_i_i1_fu_510_p2);

assign tmp_i2_i1_fu_522_p2 = (tmp_56_fu_516_p2 > ap_const_lv64_FFE0000000000000? 1'b1: 1'b0);

assign tmp_i2_i_fu_657_p2 = (tmp_51_fu_651_p2 > ap_const_lv64_FFE0000000000000? 1'b1: 1'b0);

assign tmp_i3_i1_fu_528_p3 = {{grp_fu_290_p4}, {ap_const_lv51_0}};

assign tmp_i3_i_fu_663_p3 = {{grp_fu_290_p4}, {ap_const_lv51_0}};

assign tmp_i4_fu_739_p3 = {{zSign_fu_405_p2}, {ap_const_lv63_0}};

assign tmp_i4_i1_fu_536_p2 = (tmp_i3_i1_fu_528_p3 == ap_const_lv63_7FF0000000000000? 1'b1: 1'b0);

assign tmp_i4_i_fu_671_p2 = (tmp_i3_i_fu_663_p3 == ap_const_lv63_7FF0000000000000? 1'b1: 1'b0);

assign tmp_i5_fu_604_p3 = {{zSign_fu_405_p2}, {ap_const_lv63_0}};

assign tmp_i6_fu_487_p3 = {{zSign_fu_405_p2}, {ap_const_lv63_0}};

assign tmp_i7_fu_865_p1 = $unsigned(shiftCount_3_cast_fu_861_p1);

assign tmp_i8_fu_993_p3 = {{zSign_reg_1406}, {ap_const_lv63_0}};

assign tmp_i9_10_fu_1068_p1 = $unsigned(shiftCount_7_cast_fu_1064_p1);

assign tmp_i9_fu_683_p2 = (tmp_79_i7_i_fu_677_p2 | tmp_79_i_i_fu_645_p2);

assign tmp_i_fu_1341_p3 = ((tmp_i9_reg_1473[0:0] === 1'b1) ? b_assign_mux_i_reg_1478 : a_assign_5_reg_1483);

assign tmp_i_i1_fu_504_p2 = (tmp_i_i2_fu_496_p3 == ap_const_lv63_7FF0000000000000? 1'b1: 1'b0);

assign tmp_i_i2_fu_496_p3 = {{grp_fu_275_p4}, {ap_const_lv51_0}};

assign tmp_i_i3_fu_631_p3 = {{grp_fu_275_p4}, {ap_const_lv51_0}};

assign tmp_i_i_fu_639_p2 = (tmp_i_i3_fu_631_p3 == ap_const_lv63_7FF0000000000000? 1'b1: 1'b0);

assign z0_2_fu_1239_p2 = (tmp34_fu_1234_p2 + tmp_47_i_cast_fu_1227_p1);

assign z1_2_fu_1204_p2 = (zMiddleA_2_fu_1199_p2 + z1_reg_1606);

assign zExp2_v_cast_cast_fu_1308_p3 = ((tmp_71_fu_1272_p3[0:0] === 1'b1) ? ap_const_lv12_C01 : ap_const_lv12_C00);

assign zExpPtr_write_assign_1_cast_fu_1082_p1 = $signed(bExp_1_fu_1077_p2);

assign zExpPtr_write_assign_cast_fu_880_p1 = $signed(aExp_1_fu_875_p2);

assign zExp_fu_1325_p2 = ($signed(tmp35_cast_fu_1322_p1) + $signed(aExp2_cast_reg_1507));

assign zMiddleA_1_fu_1180_p2 = (zMiddleA_reg_1611 + zMiddleB_reg_1616);

assign zMiddleA_2_fu_1199_p2 = zMiddleA_1_reg_1627 << ap_const_lv64_20;

assign zSig0_1_fu_1264_p3 = {{tmp_14_fu_1254_p4}, {tmp_13_fu_1249_p2}};

assign zSig0_2_fu_1290_p4 = {{{tmp_50_fu_1280_p4}, {tmp_13_fu_1249_p2}}, {ap_const_lv1_0}};

assign zSig0_3_fu_1300_p3 = ((tmp_71_fu_1272_p3[0:0] === 1'b1) ? zSig0_1_fu_1264_p3 : zSig0_2_fu_1290_p4);

assign zSign_fu_405_p2 = (tmp_48_fu_397_p3 ^ tmp_44_fu_371_p3);
always @ (posedge ap_clk) begin
    aSig_1_cast_reg_1379[63:52] <= 12'b000000000000;
    bSig_1_cast_reg_1390[63:52] <= 12'b000000000000;
    bExp_cast_reg_1401[11] <= 1'b0;
    b_assign_mux_i1_reg_1454[51] <= 1'b1;
    a_assign_1_reg_1459[51] <= 1'b1;
    b_assign_mux_i_reg_1478[51] <= 1'b1;
    a_assign_5_reg_1483[51] <= 1'b1;
end



endmodule //float64_mul

