--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml NERP_demo_top.twx NERP_demo_top.ncd -o NERP_demo_top.twr
NERP_demo_top.pcf -ucf Nexys2_1200General.ucf

Design file:              NERP_demo_top.ncd
Physical constraint file: NERP_demo_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4636793 paths analyzed, 4434 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.303ns.
--------------------------------------------------------------------------------

Paths for end point U4/memi_0 (SLICE_X12Y44.D5), 252432 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_0 (FF)
  Destination:          U4/memi_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.251ns (Levels of Logic = 11)
  Clock Path Skew:      -0.017ns (0.430 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_0 to U4/memi_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.391   U4/x<5>
                                                       U4/x_0
    SLICE_X12Y32.A3      net (fanout=159)      0.839   U4/x<0>
    SLICE_X12Y32.COUT    Topcya                0.409   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_lutdi
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.AMUX    Tcina                 0.194   U4/Mmux__n170021
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B6      net (fanout=1)        0.496   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C6      net (fanout=51)       0.611   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mmux_n1227111
    SLICE_X14Y35.AX      net (fanout=2)        0.636   U4/n1227<4>
    SLICE_X14Y35.COUT    Taxcy                 0.199   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.DMUX    Tcind                 0.302   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
    SLICE_X24Y36.B2      net (fanout=2)        1.046   U4/GND_32_o_y[15]_add_341_OUT<11>
    SLICE_X24Y36.BMUX    Topbb                 0.440   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_lut<5>
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B3      net (fanout=1)        1.118   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B       Tilo                  0.259   U4/n1227<12>
                                                       U4/GND_32_o_GND_32_o_AND_3340_o1
    SLICE_X16Y43.C6      net (fanout=2)        0.877   U4/GND_32_o_GND_32_o_AND_3340_o
    SLICE_X16Y43.CMUX    Tilo                  0.343   U4/Mmux__n170013122
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413_G
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413
    SLICE_X15Y44.B6      net (fanout=2)        0.498   U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o141
    SLICE_X15Y44.B       Tilo                  0.259   U4/Mmux__n176211
                                                       U4/Mmux__n1762112
    SLICE_X12Y44.D5      net (fanout=3)        0.403   U4/Mmux__n176211
    SLICE_X12Y44.CLK     Tas                   0.407   U4/memi<0>
                                                       U4/Mmux__n176214_F
                                                       U4/Mmux__n176214
                                                       U4/memi_0
    -------------------------------------------------  ---------------------------
    Total                                     10.251ns (3.721ns logic, 6.530ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_0 (FF)
  Destination:          U4/memi_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.237ns (Levels of Logic = 11)
  Clock Path Skew:      -0.017ns (0.430 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_0 to U4/memi_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.391   U4/x<5>
                                                       U4/x_0
    SLICE_X12Y32.A3      net (fanout=159)      0.839   U4/x<0>
    SLICE_X12Y32.COUT    Topcya                0.395   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_lut<0>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.AMUX    Tcina                 0.194   U4/Mmux__n170021
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B6      net (fanout=1)        0.496   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C6      net (fanout=51)       0.611   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mmux_n1227111
    SLICE_X14Y35.AX      net (fanout=2)        0.636   U4/n1227<4>
    SLICE_X14Y35.COUT    Taxcy                 0.199   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.DMUX    Tcind                 0.302   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
    SLICE_X24Y36.B2      net (fanout=2)        1.046   U4/GND_32_o_y[15]_add_341_OUT<11>
    SLICE_X24Y36.BMUX    Topbb                 0.440   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_lut<5>
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B3      net (fanout=1)        1.118   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B       Tilo                  0.259   U4/n1227<12>
                                                       U4/GND_32_o_GND_32_o_AND_3340_o1
    SLICE_X16Y43.C6      net (fanout=2)        0.877   U4/GND_32_o_GND_32_o_AND_3340_o
    SLICE_X16Y43.CMUX    Tilo                  0.343   U4/Mmux__n170013122
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413_G
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413
    SLICE_X15Y44.B6      net (fanout=2)        0.498   U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o141
    SLICE_X15Y44.B       Tilo                  0.259   U4/Mmux__n176211
                                                       U4/Mmux__n1762112
    SLICE_X12Y44.D5      net (fanout=3)        0.403   U4/Mmux__n176211
    SLICE_X12Y44.CLK     Tas                   0.407   U4/memi<0>
                                                       U4/Mmux__n176214_F
                                                       U4/Mmux__n176214
                                                       U4/memi_0
    -------------------------------------------------  ---------------------------
    Total                                     10.237ns (3.707ns logic, 6.530ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_0 (FF)
  Destination:          U4/memi_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.222ns (Levels of Logic = 11)
  Clock Path Skew:      -0.017ns (0.430 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_0 to U4/memi_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.391   U4/x<5>
                                                       U4/x_0
    SLICE_X12Y32.A3      net (fanout=159)      0.839   U4/x<0>
    SLICE_X12Y32.COUT    Topcya                0.409   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_lutdi
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.AMUX    Tcina                 0.194   U4/Mmux__n170021
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B6      net (fanout=1)        0.496   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C6      net (fanout=51)       0.611   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mmux_n1227111
    SLICE_X14Y35.AX      net (fanout=2)        0.636   U4/n1227<4>
    SLICE_X14Y35.COUT    Taxcy                 0.199   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.DMUX    Tcind                 0.302   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
    SLICE_X24Y36.B2      net (fanout=2)        1.046   U4/GND_32_o_y[15]_add_341_OUT<11>
    SLICE_X24Y36.BMUX    Topbb                 0.411   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_lutdi5
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B3      net (fanout=1)        1.118   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B       Tilo                  0.259   U4/n1227<12>
                                                       U4/GND_32_o_GND_32_o_AND_3340_o1
    SLICE_X16Y43.C6      net (fanout=2)        0.877   U4/GND_32_o_GND_32_o_AND_3340_o
    SLICE_X16Y43.CMUX    Tilo                  0.343   U4/Mmux__n170013122
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413_G
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413
    SLICE_X15Y44.B6      net (fanout=2)        0.498   U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o141
    SLICE_X15Y44.B       Tilo                  0.259   U4/Mmux__n176211
                                                       U4/Mmux__n1762112
    SLICE_X12Y44.D5      net (fanout=3)        0.403   U4/Mmux__n176211
    SLICE_X12Y44.CLK     Tas                   0.407   U4/memi<0>
                                                       U4/Mmux__n176214_F
                                                       U4/Mmux__n176214
                                                       U4/memi_0
    -------------------------------------------------  ---------------------------
    Total                                     10.222ns (3.692ns logic, 6.530ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point U4/memi_1 (SLICE_X13Y43.A5), 252432 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_0 (FF)
  Destination:          U4/memi_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.170ns (Levels of Logic = 11)
  Clock Path Skew:      -0.019ns (0.428 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_0 to U4/memi_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.391   U4/x<5>
                                                       U4/x_0
    SLICE_X12Y32.A3      net (fanout=159)      0.839   U4/x<0>
    SLICE_X12Y32.COUT    Topcya                0.409   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_lutdi
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.AMUX    Tcina                 0.194   U4/Mmux__n170021
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B6      net (fanout=1)        0.496   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C6      net (fanout=51)       0.611   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mmux_n1227111
    SLICE_X14Y35.AX      net (fanout=2)        0.636   U4/n1227<4>
    SLICE_X14Y35.COUT    Taxcy                 0.199   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.DMUX    Tcind                 0.302   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
    SLICE_X24Y36.B2      net (fanout=2)        1.046   U4/GND_32_o_y[15]_add_341_OUT<11>
    SLICE_X24Y36.BMUX    Topbb                 0.440   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_lut<5>
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B3      net (fanout=1)        1.118   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B       Tilo                  0.259   U4/n1227<12>
                                                       U4/GND_32_o_GND_32_o_AND_3340_o1
    SLICE_X16Y43.C6      net (fanout=2)        0.877   U4/GND_32_o_GND_32_o_AND_3340_o
    SLICE_X16Y43.CMUX    Tilo                  0.343   U4/Mmux__n170013122
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413_G
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413
    SLICE_X15Y44.B6      net (fanout=2)        0.498   U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o141
    SLICE_X15Y44.B       Tilo                  0.259   U4/Mmux__n176211
                                                       U4/Mmux__n1762112
    SLICE_X13Y43.A5      net (fanout=3)        0.407   U4/Mmux__n176211
    SLICE_X13Y43.CLK     Tas                   0.322   U4/memi<1>
                                                       U4/Mmux__n1762210
                                                       U4/memi_1
    -------------------------------------------------  ---------------------------
    Total                                     10.170ns (3.636ns logic, 6.534ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_0 (FF)
  Destination:          U4/memi_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.156ns (Levels of Logic = 11)
  Clock Path Skew:      -0.019ns (0.428 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_0 to U4/memi_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.391   U4/x<5>
                                                       U4/x_0
    SLICE_X12Y32.A3      net (fanout=159)      0.839   U4/x<0>
    SLICE_X12Y32.COUT    Topcya                0.395   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_lut<0>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.AMUX    Tcina                 0.194   U4/Mmux__n170021
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B6      net (fanout=1)        0.496   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C6      net (fanout=51)       0.611   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mmux_n1227111
    SLICE_X14Y35.AX      net (fanout=2)        0.636   U4/n1227<4>
    SLICE_X14Y35.COUT    Taxcy                 0.199   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.DMUX    Tcind                 0.302   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
    SLICE_X24Y36.B2      net (fanout=2)        1.046   U4/GND_32_o_y[15]_add_341_OUT<11>
    SLICE_X24Y36.BMUX    Topbb                 0.440   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_lut<5>
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B3      net (fanout=1)        1.118   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B       Tilo                  0.259   U4/n1227<12>
                                                       U4/GND_32_o_GND_32_o_AND_3340_o1
    SLICE_X16Y43.C6      net (fanout=2)        0.877   U4/GND_32_o_GND_32_o_AND_3340_o
    SLICE_X16Y43.CMUX    Tilo                  0.343   U4/Mmux__n170013122
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413_G
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413
    SLICE_X15Y44.B6      net (fanout=2)        0.498   U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o141
    SLICE_X15Y44.B       Tilo                  0.259   U4/Mmux__n176211
                                                       U4/Mmux__n1762112
    SLICE_X13Y43.A5      net (fanout=3)        0.407   U4/Mmux__n176211
    SLICE_X13Y43.CLK     Tas                   0.322   U4/memi<1>
                                                       U4/Mmux__n1762210
                                                       U4/memi_1
    -------------------------------------------------  ---------------------------
    Total                                     10.156ns (3.622ns logic, 6.534ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_0 (FF)
  Destination:          U4/memi_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.141ns (Levels of Logic = 11)
  Clock Path Skew:      -0.019ns (0.428 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_0 to U4/memi_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.391   U4/x<5>
                                                       U4/x_0
    SLICE_X12Y32.A3      net (fanout=159)      0.839   U4/x<0>
    SLICE_X12Y32.COUT    Topcya                0.409   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_lutdi
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.AMUX    Tcina                 0.194   U4/Mmux__n170021
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B6      net (fanout=1)        0.496   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C6      net (fanout=51)       0.611   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mmux_n1227111
    SLICE_X14Y35.AX      net (fanout=2)        0.636   U4/n1227<4>
    SLICE_X14Y35.COUT    Taxcy                 0.199   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.DMUX    Tcind                 0.302   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
    SLICE_X24Y36.B2      net (fanout=2)        1.046   U4/GND_32_o_y[15]_add_341_OUT<11>
    SLICE_X24Y36.BMUX    Topbb                 0.411   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_lutdi5
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B3      net (fanout=1)        1.118   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B       Tilo                  0.259   U4/n1227<12>
                                                       U4/GND_32_o_GND_32_o_AND_3340_o1
    SLICE_X16Y43.C6      net (fanout=2)        0.877   U4/GND_32_o_GND_32_o_AND_3340_o
    SLICE_X16Y43.CMUX    Tilo                  0.343   U4/Mmux__n170013122
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413_G
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413
    SLICE_X15Y44.B6      net (fanout=2)        0.498   U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o141
    SLICE_X15Y44.B       Tilo                  0.259   U4/Mmux__n176211
                                                       U4/Mmux__n1762112
    SLICE_X13Y43.A5      net (fanout=3)        0.407   U4/Mmux__n176211
    SLICE_X13Y43.CLK     Tas                   0.322   U4/memi<1>
                                                       U4/Mmux__n1762210
                                                       U4/memi_1
    -------------------------------------------------  ---------------------------
    Total                                     10.141ns (3.607ns logic, 6.534ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point U4/memi_2 (SLICE_X15Y43.D5), 252432 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_0 (FF)
  Destination:          U4/memi_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.146ns (Levels of Logic = 11)
  Clock Path Skew:      -0.024ns (0.423 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_0 to U4/memi_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.391   U4/x<5>
                                                       U4/x_0
    SLICE_X12Y32.A3      net (fanout=159)      0.839   U4/x<0>
    SLICE_X12Y32.COUT    Topcya                0.409   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_lutdi
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.AMUX    Tcina                 0.194   U4/Mmux__n170021
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B6      net (fanout=1)        0.496   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C6      net (fanout=51)       0.611   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mmux_n1227111
    SLICE_X14Y35.AX      net (fanout=2)        0.636   U4/n1227<4>
    SLICE_X14Y35.COUT    Taxcy                 0.199   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.DMUX    Tcind                 0.302   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
    SLICE_X24Y36.B2      net (fanout=2)        1.046   U4/GND_32_o_y[15]_add_341_OUT<11>
    SLICE_X24Y36.BMUX    Topbb                 0.440   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_lut<5>
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B3      net (fanout=1)        1.118   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B       Tilo                  0.259   U4/n1227<12>
                                                       U4/GND_32_o_GND_32_o_AND_3340_o1
    SLICE_X16Y43.C6      net (fanout=2)        0.877   U4/GND_32_o_GND_32_o_AND_3340_o
    SLICE_X16Y43.CMUX    Tilo                  0.343   U4/Mmux__n170013122
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413_G
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413
    SLICE_X15Y44.B6      net (fanout=2)        0.498   U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o141
    SLICE_X15Y44.B       Tilo                  0.259   U4/Mmux__n176211
                                                       U4/Mmux__n1762112
    SLICE_X15Y43.D5      net (fanout=3)        0.383   U4/Mmux__n176211
    SLICE_X15Y43.CLK     Tas                   0.322   U4/memi<2>
                                                       U4/Mmux__n176231
                                                       U4/memi_2
    -------------------------------------------------  ---------------------------
    Total                                     10.146ns (3.636ns logic, 6.510ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_0 (FF)
  Destination:          U4/memi_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.132ns (Levels of Logic = 11)
  Clock Path Skew:      -0.024ns (0.423 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_0 to U4/memi_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.391   U4/x<5>
                                                       U4/x_0
    SLICE_X12Y32.A3      net (fanout=159)      0.839   U4/x<0>
    SLICE_X12Y32.COUT    Topcya                0.395   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_lut<0>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.AMUX    Tcina                 0.194   U4/Mmux__n170021
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B6      net (fanout=1)        0.496   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C6      net (fanout=51)       0.611   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mmux_n1227111
    SLICE_X14Y35.AX      net (fanout=2)        0.636   U4/n1227<4>
    SLICE_X14Y35.COUT    Taxcy                 0.199   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.DMUX    Tcind                 0.302   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
    SLICE_X24Y36.B2      net (fanout=2)        1.046   U4/GND_32_o_y[15]_add_341_OUT<11>
    SLICE_X24Y36.BMUX    Topbb                 0.440   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_lut<5>
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B3      net (fanout=1)        1.118   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B       Tilo                  0.259   U4/n1227<12>
                                                       U4/GND_32_o_GND_32_o_AND_3340_o1
    SLICE_X16Y43.C6      net (fanout=2)        0.877   U4/GND_32_o_GND_32_o_AND_3340_o
    SLICE_X16Y43.CMUX    Tilo                  0.343   U4/Mmux__n170013122
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413_G
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413
    SLICE_X15Y44.B6      net (fanout=2)        0.498   U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o141
    SLICE_X15Y44.B       Tilo                  0.259   U4/Mmux__n176211
                                                       U4/Mmux__n1762112
    SLICE_X15Y43.D5      net (fanout=3)        0.383   U4/Mmux__n176211
    SLICE_X15Y43.CLK     Tas                   0.322   U4/memi<2>
                                                       U4/Mmux__n176231
                                                       U4/memi_2
    -------------------------------------------------  ---------------------------
    Total                                     10.132ns (3.622ns logic, 6.510ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U4/x_0 (FF)
  Destination:          U4/memi_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.117ns (Levels of Logic = 11)
  Clock Path Skew:      -0.024ns (0.423 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U4/x_0 to U4/memi_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.391   U4/x<5>
                                                       U4/x_0
    SLICE_X12Y32.A3      net (fanout=159)      0.839   U4/x<0>
    SLICE_X12Y32.COUT    Topcya                0.409   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_lutdi
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<3>
    SLICE_X12Y33.AMUX    Tcina                 0.194   U4/Mmux__n170021
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B6      net (fanout=1)        0.496   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<4>
    SLICE_X13Y36.B       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C6      net (fanout=51)       0.611   U4/Mcompar_GND_32_o_x[15]_LessThan_336_o_cy<5>
    SLICE_X13Y36.C       Tilo                  0.259   U4/n1227<1>
                                                       U4/Mmux_n1227111
    SLICE_X14Y35.AX      net (fanout=2)        0.636   U4/n1227<4>
    SLICE_X14Y35.COUT    Taxcy                 0.199   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<7>
    SLICE_X14Y36.DMUX    Tcind                 0.302   U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
                                                       U4/Madd_GND_32_o_y[15]_add_341_OUT_cy<11>
    SLICE_X24Y36.B2      net (fanout=2)        1.046   U4/GND_32_o_y[15]_add_341_OUT<11>
    SLICE_X24Y36.BMUX    Topbb                 0.411   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_lutdi5
                                                       U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B3      net (fanout=1)        1.118   U4/Mcompar_GND_32_o_GND_32_o_LessThan_345_o_cy<5>
    SLICE_X13Y38.B       Tilo                  0.259   U4/n1227<12>
                                                       U4/GND_32_o_GND_32_o_AND_3340_o1
    SLICE_X16Y43.C6      net (fanout=2)        0.877   U4/GND_32_o_GND_32_o_AND_3340_o
    SLICE_X16Y43.CMUX    Tilo                  0.343   U4/Mmux__n170013122
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413_G
                                                       U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o1413
    SLICE_X15Y44.B6      net (fanout=2)        0.498   U4/Mmux_render_st[3]_render_sq_st[2]_Select_461_o141
    SLICE_X15Y44.B       Tilo                  0.259   U4/Mmux__n176211
                                                       U4/Mmux__n1762112
    SLICE_X15Y43.D5      net (fanout=3)        0.383   U4/Mmux__n176211
    SLICE_X15Y43.CLK     Tas                   0.322   U4/memi<2>
                                                       U4/Mmux__n176231
                                                       U4/memi_2
    -------------------------------------------------  ---------------------------
    Total                                     10.117ns (3.607ns logic, 6.510ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U4/mem/Mram_ram57_RAMC (SLICE_X14Y45.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/memi_2 (FF)
  Destination:          U4/mem/Mram_ram57_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.042 - 0.036)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/memi_2 to U4/mem/Mram_ram57_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.DQ      Tcko                  0.198   U4/memi<2>
                                                       U4/memi_2
    SLICE_X14Y45.CX      net (fanout=115)      0.288   U4/memi<2>
    SLICE_X14Y45.CLK     Tdh         (-Th)     0.098   U4/mem/Mram_ram57_RAMD_O
                                                       U4/mem/Mram_ram57_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.100ns logic, 0.288ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point button2dist/sr_1 (SLICE_X7Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               button2dist/sr_0 (FF)
  Destination:          button2dist/sr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: button2dist/sr_0 to button2dist/sr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y59.AQ       Tcko                  0.198   button2dist/sr<1>
                                                       button2dist/sr_0
    SLICE_X7Y59.BX       net (fanout=11)       0.152   button2dist/sr<0>
    SLICE_X7Y59.CLK      Tckdi       (-Th)    -0.059   button2dist/sr<1>
                                                       button2dist/sr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.257ns logic, 0.152ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point light/clk_count_4 (SLICE_X27Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               light/clk_count_4 (FF)
  Destination:          light/clk_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: light/clk_count_4 to light/clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y11.AQ      Tcko                  0.198   light/clk_count<15>
                                                       light/clk_count_4
    SLICE_X27Y11.A6      net (fanout=4)        0.026   light/clk_count<4>
    SLICE_X27Y11.CLK     Tah         (-Th)    -0.215   light/clk_count<15>
                                                       light/Mmux_clk_count[31]_clk_count[31]_mux_26_OUT271
                                                       light/clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: U4/mem/Mram_ram84_RAMD_O/CLK
  Logical resource: U4/mem/Mram_ram84_RAMA/CLK
  Location pin: SLICE_X2Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: U4/mem/Mram_ram84_RAMD_O/CLK
  Logical resource: U4/mem/Mram_ram84_RAMB/CLK
  Location pin: SLICE_X2Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.303|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 4  Score: 920  (Setup/Max: 920, Hold: 0)

Constraints cover 4636793 paths, 0 nets, and 7754 connections

Design statistics:
   Minimum period:  10.303ns{1}   (Maximum frequency:  97.059MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 12 11:09:06 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



