
**** 10/01/03 21:25:38 ******* PSpice 9.2.3WU (Sep 2002) ****** ID# 1111111111 
 ** Profile: "Example 11.9 Transient bench-bias"  [ C:\Documents and Settings\Adel Sedra\My Documents\SEDRA WORK\SEDRA-PSPICE-CD\CHAP


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "chapter 11-Example 11.9 Transient bench-bias.sim.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Local Libraries :
.LIB "..\sedra_lib.lib" 
* From [PSPICE NETLIST] section of e:\cadence\tools\PSpice\PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC ".\chapter 11-Example 11.9 Transient bench.net" 



**** INCLUDING "chapter 11-Example 11.9 Transient bench.net" ****
* source CHAPTER 11
R_Rt3         VEE2 N11110  {Rt3}  
V_Vsupply1         0 VEE2 {VEE2}
Q_G1_QNOR         0 G1_N22108 NOR1 QECL
Q_G1_Q1         0 G1_N21790 R QECL
Q_G1_QOR         0 G1_N22118 N10868 QECL
Q_G1_Q2         G1_N21790 G1_N21790 G1_N21876 QECL
R_G1_Ra         VEE1 A1  {Ra}  
Q_G1_Q3         G1_N21876 G1_N21876 G1_N219280 QECL
R_G1_{R1}         G1_N21790 0  {R1}  
R_G1_Rc1         G1_N22108 0  {Rc1}  
R_G1_R3         VEE1 R  {R3}  
Q_G1_QA         G1_N22108 A1 G1_N22254 QECL
R_G1_Rc2         G1_N22118 0  {Rc2}  
R_G1_Rb         VEE1 VEE1  {Rb}  
Q_G1_QB         G1_N22108 VEE1 G1_N22254 QECL
R_G1_Re         VEE1 G1_N22254  {Re}  
Q_G1_QR         G1_N22118 R G1_N22254 QECL
R_G1_R2         VEE1 G1_N219280  {R2}  
V_Vsupply         0 VEE1 {VEE1}
Q_G2_QNOR         0 G2_N22108 NOR2 QECL
Q_G2_Q1         0 G2_N21790 R QECL
Q_G2_QOR         0 G2_N22118 N11110 QECL
Q_G2_Q2         G2_N21790 G2_N21790 G2_N21876 QECL
R_G2_Ra         VEE1 A2  {Ra}  
Q_G2_Q3         G2_N21876 G2_N21876 G2_N219280 QECL
R_G2_{R1}         G2_N21790 0  {R1}  
R_G2_Rc1         G2_N22108 0  {Rc1}  
R_G2_R3         VEE1 R  {R3}  
Q_G2_QA         G2_N22108 A2 G2_N22254 QECL
R_G2_Rc2         G2_N22118 0  {Rc2}  
R_G2_Rb         VEE1 VEE1  {Rb}  
Q_G2_QB         G2_N22108 VEE1 G2_N22254 QECL
R_G2_Re         VEE1 G2_N22254  {Re}  
Q_G2_QR         G2_N22118 R G2_N22254 QECL
R_G2_R2         VEE1 G2_N219280  {R2}  
T_T1         NOR1 0 A2 0 Z0=50 TD=10n  
V_V4         A1 0  
+PULSE -1.77 -0.884 2n 1n 1n 1u 2u
R_Rt1         VEE2 N10868  {Rt1}  
R_Rt2         VEE2 A2  {Rt2}  
R_Rt4         VEE2 NOR2  {Rt4}  
.PARAM  Rt3=50 Rt4=50 VEE=5.2 R1=907 Re=779 R2=4.98K R3=6.1K VEE1=5.2 VEE2=2
+  Ra=50K Rc1=220 Rt1=50 Rb=50K Rt2=50 Rc2=245

**** RESUMING "chapter 11-Example 11.9 Transient bench-bias.sim.cir" ****
.END

**** 10/01/03 21:25:38 ******* PSpice 9.2.3WU (Sep 2002) ****** ID# 1111111111 
 ** Profile: "Example 11.9 Transient bench-bias"  [ C:\Documents and Settings\Adel Sedra\My Documents\SEDRA WORK\SEDRA-PSPICE-CD\CHAP


 ****     BJT MODEL PARAMETERS


******************************************************************************




               QECL            
               NPN             
          IS  260.000000E-18 
          BF  100            
          NF    1            
         VAF  100            
          BR    1            
          NR    1            
         CJE    1.000000E-12 
         CJC    1.500000E-12 
          TF  100.000000E-12 
          CN    2.42         
           D     .87         


**** 10/01/03 21:25:38 ******* PSpice 9.2.3WU (Sep 2002) ****** ID# 1111111111 
 ** Profile: "Example 11.9 Transient bench-bias"  [ C:\Documents and Settings\Adel Sedra\My Documents\SEDRA WORK\SEDRA-PSPICE-CD\CHAP


 ****     SMALL SIGNAL BIAS SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(    R)   -1.3171  (   A1)   -1.7700  (   A2)    -.8789  ( NOR1)    -.8789      

( NOR2)   -1.7840  ( VEE1)   -5.2000  ( VEE2)   -2.0000  (N10868)   -1.7650     

(N11110)    -.8837 (G1_N21790)    -.5789                 (G1_N21876)   -1.3163  

(G1_N22108)    -.0491                 (G1_N22118)    -.9760                     

(G1_N22254)   -2.1020                 (G2_N21790)    -.5789                     

(G2_N21876)   -1.3163                 (G2_N22108)    -.9971                     

(G2_N22118)    -.0541                 (G2_N22254)   -1.6673                     

(G1_N219280)   -2.0536                (G2_N219280)   -2.0536                




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_Vsupply1  -5.377E-02
    V_Vsupply   -1.120E-02
    V_V4        -6.860E-05

    TOTAL POWER DISSIPATION   1.66E-01  WATTS



          JOB CONCLUDED

**** 10/01/03 21:25:38 ******* PSpice 9.2.3WU (Sep 2002) ****** ID# 1111111111 
 ** Profile: "Example 11.9 Transient bench-bias"  [ C:\Documents and Settings\Adel Sedra\My Documents\SEDRA WORK\SEDRA-PSPICE-CD\CHAP


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time (using Solver 1)   =         .10
