// Seed: 210104073
module module_0 (
    input supply0 id_0,
    input tri0 id_1
);
  logic id_3 = id_0, id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_5 = 32'd53
) (
    output wand id_0,
    input wand id_1,
    output uwire id_2,
    output wand id_3,
    input supply0 id_4,
    output wor _id_5,
    input tri1 id_6,
    output uwire id_7
);
  wire id_9;
  wire id_10;
  ;
  parameter id_11[1 : id_5] = 1;
  wire id_12, id_13;
  module_0 modCall_1 (
      id_6,
      id_1
  );
endmodule
