

================================================================
== Vitis HLS Report for 'makeSuperPoint_alignedToLine11'
================================================================
* Date:           Thu Aug  1 23:31:44 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.100 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      306|        ?|  0.918 us|         ?|  306|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                            Loop Name                                            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- makeSuperPoint_alignedToLine_rowListSet_loop                                                   |      258|      258|         4|          1|          1|    256|       yes|
        |- mSP_findStartIndex_startValue                                                                  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        |- mSP_findLRBounds_LRdiscovery                                                                   |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        |- makeSuperPoint_alignedToLine_initSP_perPoint_makeSuperPoint_alignedToLine_initSP_perParameter  |       35|       35|         5|          1|          1|     32|       yes|
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1771|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|      170|       51|    -|
|Memory               |        1|     -|       96|       98|    -|
|Multiplexer          |        -|     -|        -|      386|    -|
|Register             |        -|     -|     1715|      224|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|     1981|     2530|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |mul_33ns_33s_64_3_1_U16  |mul_33ns_33s_64_3_1  |        0|   0|  170|  51|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |Total                    |                     |        0|   0|  170|  51|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |radiiDivisionList_1_4_U  |makeSuperPoint_alignedToLine11_radiiDivisionList_1_4  |        0|  64|  65|    0|     6|   33|     1|          198|
    |row_list_V_U             |makeSuperPoint_alignedToLine11_row_list_V             |        1|   0|   0|    0|   256|   32|     1|         8192|
    |trapezoid_edges_V_U      |makeSuperPoint_alignedToLine11_trapezoid_edges_V      |        0|  32|  33|    0|     5|   26|     1|          130|
    +-------------------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                                      |        1|  96|  98|    0|   267|   91|     3|         8520|
    +-------------------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1550_fu_491_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln1555_fu_507_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln1588_fu_828_p2       |         +|   0|  0|  39|          32|           2|
    |add_ln1591_1_fu_888_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln1591_2_fu_894_p2     |         +|   0|  0|  17|          11|           1|
    |add_ln1591_fu_880_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln1637_fu_793_p2       |         +|   0|  0|  39|          32|           2|
    |add_ln1644_fu_816_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln1652_1_fu_928_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln1652_fu_871_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln1698_1_fu_992_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln1698_2_fu_948_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln1698_fu_960_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1704_fu_997_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1709_1_fu_1006_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln1709_2_fu_1043_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln1709_3_fu_1020_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln1709_fu_1029_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln1725_fu_667_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln1751_fu_587_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln534_fu_578_p2        |         +|   0|  0|  40|          33|          33|
    |ret_13_fu_691_p2           |         +|   0|  0|  40|          33|          33|
    |ret_14_fu_718_p2           |         -|   0|  0|  40|          33|          33|
    |ret_fu_539_p2              |         -|   0|  0|  40|          33|          33|
    |sub_ln1610_fu_906_p2       |         -|   0|  0|  17|          11|          11|
    |sub_ln1652_fu_862_p2       |         -|   0|  0|  39|          32|          32|
    |sub_ln180_7_fu_696_p2      |         -|   0|  0|  40|           1|          33|
    |sub_ln180_8_fu_723_p2      |         -|   0|  0|  40|           1|          33|
    |sub_ln180_fu_612_p2        |         -|   0|  0|  41|           1|          34|
    |sub_ln534_fu_607_p2        |         -|   0|  0|  41|          34|          34|
    |icmp_ln1550_fu_497_p2      |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln1586_1_fu_804_p2    |      icmp|   0|  0|  29|          64|           4|
    |icmp_ln1586_fu_822_p2      |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln1591_fu_900_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1637_fu_798_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1642_fu_810_p2      |      icmp|   0|  0|  29|          64|           5|
    |icmp_ln1652_fu_919_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1698_fu_954_p2      |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln1704_fu_966_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1725_fu_673_p2      |      icmp|   0|  0|  19|          31|          31|
    |icmp_ln1730_fu_751_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln1736_fu_772_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln1751_1_fu_593_p2    |      icmp|   0|  0|  19|          31|          31|
    |icmp_ln1751_fu_570_p2      |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln1754_fu_637_p2      |      icmp|   0|  0|  29|          64|          64|
    |or_ln1555_fu_517_p2        |        or|   0|  0|  12|          12|           1|
    |adjustedZL_fu_710_p3       |    select|   0|  0|  33|           1|          33|
    |adjustedZR_fu_737_p3       |    select|   0|  0|  33|           1|          33|
    |adjustedZ_fu_626_p3        |    select|   0|  0|  34|           1|          34|
    |lbVal_1_fu_764_p3          |    select|   0|  0|  63|           1|          64|
    |left_bound_1_fu_757_p3     |    select|   0|  0|  32|           1|          32|
    |rbVal_2_fu_785_p3          |    select|   0|  0|  63|           1|          64|
    |right_bound_2_fu_778_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln1586_fu_834_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln1591_fu_911_p3    |    select|   0|  0|  11|           1|          11|
    |select_ln1652_fu_933_p3    |    select|   0|  0|  11|           1|          11|
    |select_ln1698_1_fu_980_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1698_fu_972_p3    |    select|   0|  0|   2|           1|           1|
    |start_index_1_fu_655_p3    |    select|   0|  0|  32|           1|          32|
    |start_index_2_fu_841_p3    |    select|   0|  0|  32|           1|          32|
    |start_index_3_fu_847_p3    |    select|   0|  0|  32|           1|           1|
    |start_index_4_fu_855_p3    |    select|   0|  0|  32|           1|          32|
    |start_value_1_fu_643_p3    |    select|   0|  0|  63|           1|          64|
    |temp_start_fu_941_p3       |    select|   0|  0|  11|           1|          11|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1771|        1174|        1337|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |GDarrayDecoded_address0                        |  14|          3|   12|         36|
    |ap_NS_fsm                                      |  91|         19|    1|         19|
    |ap_enable_reg_pp0_iter1                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                        |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                        |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3                        |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                        |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter4                        |   9|          2|    1|          2|
    |ap_phi_mux_j_1_phi_fu_277_p4                   |   9|          2|   31|         62|
    |ap_phi_mux_j_3_phi_fu_432_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_j_phi_fu_265_p4                     |   9|          2|    9|         18|
    |ap_phi_mux_start_index_0_lcssa5_phi_fu_372_p4  |   9|          2|   32|         64|
    |ap_phi_mux_start_value_0_lcssa4_phi_fu_385_p4  |   9|          2|   64|        128|
    |indvar_flatten_reg_417                         |   9|          2|    6|         12|
    |j_1_reg_273                                    |   9|          2|   31|         62|
    |j_3_reg_428                                    |   9|          2|    5|         10|
    |j_4_reg_309                                    |   9|          2|   31|         62|
    |j_reg_261                                      |   9|          2|    9|         18|
    |lbVal_reg_332                                  |   9|          2|   64|        128|
    |left_bound_0_lcssa_reg_405                     |   9|          2|   32|         64|
    |left_bound_reg_344                             |   9|          2|   32|         64|
    |rbVal_reg_320                                  |   9|          2|   64|        128|
    |right_bound_0_lcssa_reg_393                    |   9|          2|   32|         64|
    |right_bound_reg_356                            |   9|          2|   32|         64|
    |row_list_V_address0                            |  20|          4|    8|         32|
    |start_index_0_lcssa5_reg_368                   |   9|          2|   32|         64|
    |start_index_reg_285                            |   9|          2|   32|         64|
    |start_value_0_lcssa4_reg_381                   |   9|          2|   64|        128|
    |start_value_reg_297                            |   9|          2|   64|        128|
    |z_reg_439                                      |   9|          2|    2|          4|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 386|         84|  702|       1449|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln1550_reg_1118                     |   9|   0|    9|          0|
    |add_ln1555_reg_1127                     |  12|   0|   12|          0|
    |add_ln1644_reg_1292                     |  32|   0|   32|          0|
    |add_ln1652_reg_1308                     |  32|   0|   32|          0|
    |add_ln1698_1_reg_1339                   |  11|   0|   11|          0|
    |add_ln1709_2_reg_1354                   |   8|   0|    8|          0|
    |add_ln1709_2_reg_1354_pp3_iter3_reg     |   8|   0|    8|          0|
    |add_ln1709_3_reg_1349                   |  12|   0|   12|          0|
    |add_ln1751_reg_1187                     |  31|   0|   31|          0|
    |adjustedZL_reg_1247                     |  33|   0|   33|          0|
    |adjustedZR_reg_1252                     |  33|   0|   33|          0|
    |adjustedZ_reg_1201                      |  34|   0|   34|          0|
    |ap_CS_fsm                               |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                 |   1|   0|    1|          0|
    |empty_reg_1095                          |  11|   0|   11|          0|
    |i_op_assign_reg_1167                    |  32|   0|   32|          0|
    |icmp_ln1550_reg_1123                    |   1|   0|    1|          0|
    |icmp_ln1586_1_reg_1282                  |   1|   0|    1|          0|
    |icmp_ln1637_reg_1277                    |   1|   0|    1|          0|
    |icmp_ln1642_reg_1287                    |   1|   0|    1|          0|
    |icmp_ln1698_reg_1323                    |   1|   0|    1|          0|
    |icmp_ln1725_reg_1232                    |   1|   0|    1|          0|
    |icmp_ln1751_1_reg_1192                  |   1|   0|    1|          0|
    |icmp_ln1751_reg_1172                    |   1|   0|    1|          0|
    |indvar_flatten_reg_417                  |   6|   0|    6|          0|
    |j_1_reg_273                             |  31|   0|   31|          0|
    |j_3_reg_428                             |   5|   0|    5|          0|
    |j_4_reg_309                             |  31|   0|   31|          0|
    |j_reg_261                               |   9|   0|    9|          0|
    |lbVal_reg_332                           |  64|   0|   64|          0|
    |left_bound_0_lcssa_reg_405              |  32|   0|   32|          0|
    |left_bound_reg_344                      |  32|   0|   32|          0|
    |radiiDivisionList_1_4_load_reg_1152     |  33|   0|   33|          0|
    |rbVal_reg_320                           |  64|   0|   64|          0|
    |reg_450                                 |  32|   0|   32|          0|
    |reg_456                                 |  32|   0|   32|          0|
    |ret_reg_1147                            |  33|   0|   33|          0|
    |rhs_16_reg_1221                         |  26|   0|   33|          7|
    |right_bound_0_lcssa_reg_393             |  32|   0|   32|          0|
    |right_bound_reg_356                     |  32|   0|   32|          0|
    |row_list_size_reg_1111                  |  32|   0|   32|          0|
    |select_ln1698_1_reg_1333                |   5|   0|    5|          0|
    |select_ln1698_1_reg_1333_pp3_iter1_reg  |   5|   0|    5|          0|
    |select_ln1698_reg_1327                  |   2|   0|    2|          0|
    |select_ln1698_reg_1327_pp3_iter1_reg    |   2|   0|    2|          0|
    |sext_ln1751_reg_1182                    |  34|   0|   34|          0|
    |sext_ln215_25_reg_1142                  |  33|   0|   33|          0|
    |start_index_0_lcssa5_reg_368            |  32|   0|   32|          0|
    |start_index_3_reg_1297                  |  32|   0|   32|          0|
    |start_index_reg_285                     |  32|   0|   32|          0|
    |start_value_0_lcssa4_reg_381            |  64|   0|   64|          0|
    |start_value_reg_297                     |  64|   0|   64|          0|
    |temp_start_reg_1313                     |  11|   0|   11|          0|
    |trunc_ln1652_reg_1303                   |  11|   0|   11|          0|
    |trunc_ln534_reg_1176                    |  31|   0|   31|          0|
    |z_reg_439                               |   2|   0|    2|          0|
    |zext_ln1547_1_reg_1105                  |   3|   0|   12|          9|
    |zext_ln1547_reg_1063                    |   3|   0|   64|         61|
    |zext_ln1555_reg_1100                    |   3|   0|    8|          5|
    |zext_ln1730_reg_1241                    |  31|   0|   32|          1|
    |icmp_ln1550_reg_1123                    |  64|  32|    1|          0|
    |icmp_ln1698_reg_1323                    |  64|  32|    1|          0|
    |icmp_ln1725_reg_1232                    |  64|  32|    1|          0|
    |icmp_ln1751_1_reg_1192                  |  64|  32|    1|          0|
    |j_1_reg_273                             |  64|  32|   31|          0|
    |j_reg_261                               |  64|  32|    9|          0|
    |zext_ln1730_reg_1241                    |  64|  32|   32|          1|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1715| 224| 1426|         84|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  makeSuperPoint_alignedToLine11|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  makeSuperPoint_alignedToLine11|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  makeSuperPoint_alignedToLine11|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  makeSuperPoint_alignedToLine11|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  makeSuperPoint_alignedToLine11|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  makeSuperPoint_alignedToLine11|  return value|
|ap_return                |  out|   32|  ap_ctrl_hs|  makeSuperPoint_alignedToLine11|  return value|
|GDn_points_address0      |  out|    3|   ap_memory|                      GDn_points|         array|
|GDn_points_ce0           |  out|    1|   ap_memory|                      GDn_points|         array|
|GDn_points_q0            |   in|   32|   ap_memory|                      GDn_points|         array|
|i                        |   in|    3|     ap_none|                               i|        scalar|
|z_top                    |   in|   32|     ap_none|                           z_top|        scalar|
|apexZ0                   |   in|   32|     ap_none|                          apexZ0|        scalar|
|original_ppl             |   in|   32|     ap_none|                    original_ppl|        scalar|
|leftRight                |   in|    1|     ap_none|                       leftRight|        scalar|
|init_patch_address0      |  out|    8|   ap_memory|                      init_patch|         array|
|init_patch_ce0           |  out|    1|   ap_memory|                      init_patch|         array|
|init_patch_we0           |  out|    1|   ap_memory|                      init_patch|         array|
|init_patch_d0            |  out|   32|   ap_memory|                      init_patch|         array|
|GDarrayDecoded_address0  |  out|   12|   ap_memory|                  GDarrayDecoded|         array|
|GDarrayDecoded_ce0       |  out|    1|   ap_memory|                  GDarrayDecoded|         array|
|GDarrayDecoded_q0        |   in|   32|   ap_memory|                  GDarrayDecoded|         array|
+-------------------------+-----+-----+------------+--------------------------------+--------------+

