From 44f65ae6bcc02934f4ddd2eec3669319fff33f0e Mon Sep 17 00:00:00 2001
From: Luwei Zhou <b45643@freescale.com>
Date: Mon, 18 May 2015 14:53:07 +0800
Subject: [PATCH 0558/1221] MLK-10913-2: ARM: imx: Add the SIM clock support
 on i.MX6UL.

Set the usb_otg_pll as the pareent of clks[IMX6UL_CLK_SIM_PRE_SEL].The RM is wrong
in description of 6~9 bit of CCM_CCGR6. These are used as clock gate of SIM1 and SIM2.
Update the clock tree code.

Signed-off-by: Luwei Zhou <b45643@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm/mach-imx/clk-imx6ul.c           |    5 +++--
 include/dt-bindings/clock/imx6ul-clock.h |    4 ++--
 2 files changed, 5 insertions(+), 4 deletions(-)

diff --git a/arch/arm/mach-imx/clk-imx6ul.c b/arch/arm/mach-imx/clk-imx6ul.c
index b9290a2..ecdaa58 100644
--- a/arch/arm/mach-imx/clk-imx6ul.c
+++ b/arch/arm/mach-imx/clk-imx6ul.c
@@ -379,8 +379,8 @@ static void __init imx6ul_clocks_init(struct device_node *ccm_node)
 	clks[IMX6UL_CLK_USBOH3]		= imx_clk_gate2("usboh3",	"ipg",		 base + 0x80,	0);
 	clks[IMX6UL_CLK_USDHC1]		= imx_clk_gate2("usdhc1",	"usdhc1_podf",	 base + 0x80,	2);
 	clks[IMX6UL_CLK_USDHC2]		= imx_clk_gate2("usdhc2",	"usdhc2_podf",	 base + 0x80,	4);
-	clks[IMX6UL_CLK_BCH]		= imx_clk_gate2("bch",		"bch_podf",	 base + 0x80,	6);
-	clks[IMX6UL_CLK_GPMI]		= imx_clk_gate2("gpmi",		"gpmi_podf",	 base + 0x80,	8);
+	clks[IMX6UL_CLK_SIM1]		= imx_clk_gate2("sim1",		"sim_sel",	 base + 0x80,	6);
+	clks[IMX6UL_CLK_SIM2]		= imx_clk_gate2("sim2",		"sim_sel",	 base + 0x80,	8);
 	clks[IMX6UL_CLK_EIM]		= imx_clk_gate2("eim",		"eim_slow_podf", base + 0x80,	10);
 	clks[IMX6UL_CLK_PWM8]		= imx_clk_gate2("pwm8",		"perclk",	 base + 0x80,	16);
 	clks[IMX6UL_CLK_WDOG3]		= imx_clk_gate2("wdog3",	"ipg",		 base + 0x80,	20);
@@ -414,6 +414,7 @@ static void __init imx6ul_clocks_init(struct device_node *ccm_node)
 	}
 
 	imx_clk_set_parent(clks[IMX6UL_CLK_CAN_SEL], clks[IMX6UL_CLK_PLL3_60M]);
+	imx_clk_set_parent(clks[IMX6UL_CLK_SIM_PRE_SEL], clks[IMX6UL_CLK_PLL3_USB_OTG]);
 
 	/* Set initial power mode */
 	imx6q_set_lpm(WAIT_CLOCKED);
diff --git a/include/dt-bindings/clock/imx6ul-clock.h b/include/dt-bindings/clock/imx6ul-clock.h
index cc53b67..fbf6ad2 100644
--- a/include/dt-bindings/clock/imx6ul-clock.h
+++ b/include/dt-bindings/clock/imx6ul-clock.h
@@ -225,8 +225,8 @@
 #define IMX6UL_CLK_AXI  		212
 #define IMX6UL_CLK_SPDIF_GCLK		213
 #define IMX6UL_CLK_GPT_3M		214
-#define IMX6UL_CLK_GPMI 		215
-#define IMX6UL_CLK_BCH			216
+#define IMX6UL_CLK_SIM2			215
+#define IMX6UL_CLK_SIM1			216
 #define IMX6UL_CLK_IPP_DI0		217
 #define IMX6UL_CLK_IPP_DI1		218
 #define IMX6UL_CA7_SECONDARY_SEL	219
-- 
1.7.5.4

