
Newlibcanard_pixhawk.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fba8  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001648  0800fd30  0800fd30  00010d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011378  08011378  000149a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011378  08011378  00012378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011380  08011380  000149a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011380  08011380  00012380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011384  08011384  00012384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000019a0  20000000  08011388  00013000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000149a0  2**0
                  CONTENTS
 10 .bss          00004abc  200019a0  200019a0  000149a0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000645c  2000645c  000149a0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000149a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019694  00000000  00000000  000149d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000043df  00000000  00000000  0002e064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001510  00000000  00000000  00032448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001022  00000000  00000000  00033958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012380  00000000  00000000  0003497a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00007425  00000000  00000000  00046cfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0004e11f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006048  00000000  00000000  0004e164  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000541ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200019a0 	.word	0x200019a0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800fd18 	.word	0x0800fd18

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200019a4 	.word	0x200019a4
 80001c4:	0800fd18 	.word	0x0800fd18

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	@ 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	3c01      	subs	r4, #1
 8000328:	bf28      	it	cs
 800032a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800032e:	d2e9      	bcs.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004d6:	bf08      	it	eq
 80004d8:	4770      	bxeq	lr
 80004da:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004de:	bf04      	itt	eq
 80004e0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f4:	e71c      	b.n	8000330 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_ul2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f04f 0500 	mov.w	r5, #0
 8000506:	e00a      	b.n	800051e <__aeabi_l2d+0x16>

08000508 <__aeabi_l2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000516:	d502      	bpl.n	800051e <__aeabi_l2d+0x16>
 8000518:	4240      	negs	r0, r0
 800051a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000522:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000526:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052a:	f43f aed8 	beq.w	80002de <__adddf3+0xe6>
 800052e:	f04f 0203 	mov.w	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053e:	bf18      	it	ne
 8000540:	3203      	addne	r2, #3
 8000542:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000546:	f1c2 0320 	rsb	r3, r2, #32
 800054a:	fa00 fc03 	lsl.w	ip, r0, r3
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 fe03 	lsl.w	lr, r1, r3
 8000556:	ea40 000e 	orr.w	r0, r0, lr
 800055a:	fa21 f102 	lsr.w	r1, r1, r2
 800055e:	4414      	add	r4, r2
 8000560:	e6bd      	b.n	80002de <__adddf3+0xe6>
 8000562:	bf00      	nop

08000564 <__aeabi_frsub>:
 8000564:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000568:	e002      	b.n	8000570 <__addsf3>
 800056a:	bf00      	nop

0800056c <__aeabi_fsub>:
 800056c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000570 <__addsf3>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	bf1f      	itttt	ne
 8000574:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000578:	ea92 0f03 	teqne	r2, r3
 800057c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000580:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000584:	d06a      	beq.n	800065c <__addsf3+0xec>
 8000586:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800058a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800058e:	bfc1      	itttt	gt
 8000590:	18d2      	addgt	r2, r2, r3
 8000592:	4041      	eorgt	r1, r0
 8000594:	4048      	eorgt	r0, r1
 8000596:	4041      	eorgt	r1, r0
 8000598:	bfb8      	it	lt
 800059a:	425b      	neglt	r3, r3
 800059c:	2b19      	cmp	r3, #25
 800059e:	bf88      	it	hi
 80005a0:	4770      	bxhi	lr
 80005a2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80005a6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005aa:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80005ae:	bf18      	it	ne
 80005b0:	4240      	negne	r0, r0
 80005b2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80005b6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80005ba:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80005be:	bf18      	it	ne
 80005c0:	4249      	negne	r1, r1
 80005c2:	ea92 0f03 	teq	r2, r3
 80005c6:	d03f      	beq.n	8000648 <__addsf3+0xd8>
 80005c8:	f1a2 0201 	sub.w	r2, r2, #1
 80005cc:	fa41 fc03 	asr.w	ip, r1, r3
 80005d0:	eb10 000c 	adds.w	r0, r0, ip
 80005d4:	f1c3 0320 	rsb	r3, r3, #32
 80005d8:	fa01 f103 	lsl.w	r1, r1, r3
 80005dc:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80005e0:	d502      	bpl.n	80005e8 <__addsf3+0x78>
 80005e2:	4249      	negs	r1, r1
 80005e4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80005e8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80005ec:	d313      	bcc.n	8000616 <__addsf3+0xa6>
 80005ee:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80005f2:	d306      	bcc.n	8000602 <__addsf3+0x92>
 80005f4:	0840      	lsrs	r0, r0, #1
 80005f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80005fa:	f102 0201 	add.w	r2, r2, #1
 80005fe:	2afe      	cmp	r2, #254	@ 0xfe
 8000600:	d251      	bcs.n	80006a6 <__addsf3+0x136>
 8000602:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000606:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800060a:	bf08      	it	eq
 800060c:	f020 0001 	biceq.w	r0, r0, #1
 8000610:	ea40 0003 	orr.w	r0, r0, r3
 8000614:	4770      	bx	lr
 8000616:	0049      	lsls	r1, r1, #1
 8000618:	eb40 0000 	adc.w	r0, r0, r0
 800061c:	3a01      	subs	r2, #1
 800061e:	bf28      	it	cs
 8000620:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000624:	d2ed      	bcs.n	8000602 <__addsf3+0x92>
 8000626:	fab0 fc80 	clz	ip, r0
 800062a:	f1ac 0c08 	sub.w	ip, ip, #8
 800062e:	ebb2 020c 	subs.w	r2, r2, ip
 8000632:	fa00 f00c 	lsl.w	r0, r0, ip
 8000636:	bfaa      	itet	ge
 8000638:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800063c:	4252      	neglt	r2, r2
 800063e:	4318      	orrge	r0, r3
 8000640:	bfbc      	itt	lt
 8000642:	40d0      	lsrlt	r0, r2
 8000644:	4318      	orrlt	r0, r3
 8000646:	4770      	bx	lr
 8000648:	f092 0f00 	teq	r2, #0
 800064c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000650:	bf06      	itte	eq
 8000652:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000656:	3201      	addeq	r2, #1
 8000658:	3b01      	subne	r3, #1
 800065a:	e7b5      	b.n	80005c8 <__addsf3+0x58>
 800065c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000660:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000664:	bf18      	it	ne
 8000666:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800066a:	d021      	beq.n	80006b0 <__addsf3+0x140>
 800066c:	ea92 0f03 	teq	r2, r3
 8000670:	d004      	beq.n	800067c <__addsf3+0x10c>
 8000672:	f092 0f00 	teq	r2, #0
 8000676:	bf08      	it	eq
 8000678:	4608      	moveq	r0, r1
 800067a:	4770      	bx	lr
 800067c:	ea90 0f01 	teq	r0, r1
 8000680:	bf1c      	itt	ne
 8000682:	2000      	movne	r0, #0
 8000684:	4770      	bxne	lr
 8000686:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800068a:	d104      	bne.n	8000696 <__addsf3+0x126>
 800068c:	0040      	lsls	r0, r0, #1
 800068e:	bf28      	it	cs
 8000690:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000694:	4770      	bx	lr
 8000696:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800069a:	bf3c      	itt	cc
 800069c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80006a0:	4770      	bxcc	lr
 80006a2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80006a6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80006aa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80006ae:	4770      	bx	lr
 80006b0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80006b4:	bf16      	itet	ne
 80006b6:	4608      	movne	r0, r1
 80006b8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80006bc:	4601      	movne	r1, r0
 80006be:	0242      	lsls	r2, r0, #9
 80006c0:	bf06      	itte	eq
 80006c2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80006c6:	ea90 0f01 	teqeq	r0, r1
 80006ca:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80006ce:	4770      	bx	lr

080006d0 <__aeabi_ui2f>:
 80006d0:	f04f 0300 	mov.w	r3, #0
 80006d4:	e004      	b.n	80006e0 <__aeabi_i2f+0x8>
 80006d6:	bf00      	nop

080006d8 <__aeabi_i2f>:
 80006d8:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80006dc:	bf48      	it	mi
 80006de:	4240      	negmi	r0, r0
 80006e0:	ea5f 0c00 	movs.w	ip, r0
 80006e4:	bf08      	it	eq
 80006e6:	4770      	bxeq	lr
 80006e8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80006ec:	4601      	mov	r1, r0
 80006ee:	f04f 0000 	mov.w	r0, #0
 80006f2:	e01c      	b.n	800072e <__aeabi_l2f+0x2a>

080006f4 <__aeabi_ul2f>:
 80006f4:	ea50 0201 	orrs.w	r2, r0, r1
 80006f8:	bf08      	it	eq
 80006fa:	4770      	bxeq	lr
 80006fc:	f04f 0300 	mov.w	r3, #0
 8000700:	e00a      	b.n	8000718 <__aeabi_l2f+0x14>
 8000702:	bf00      	nop

08000704 <__aeabi_l2f>:
 8000704:	ea50 0201 	orrs.w	r2, r0, r1
 8000708:	bf08      	it	eq
 800070a:	4770      	bxeq	lr
 800070c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000710:	d502      	bpl.n	8000718 <__aeabi_l2f+0x14>
 8000712:	4240      	negs	r0, r0
 8000714:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000718:	ea5f 0c01 	movs.w	ip, r1
 800071c:	bf02      	ittt	eq
 800071e:	4684      	moveq	ip, r0
 8000720:	4601      	moveq	r1, r0
 8000722:	2000      	moveq	r0, #0
 8000724:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000728:	bf08      	it	eq
 800072a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800072e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000732:	fabc f28c 	clz	r2, ip
 8000736:	3a08      	subs	r2, #8
 8000738:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800073c:	db10      	blt.n	8000760 <__aeabi_l2f+0x5c>
 800073e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000742:	4463      	add	r3, ip
 8000744:	fa00 fc02 	lsl.w	ip, r0, r2
 8000748:	f1c2 0220 	rsb	r2, r2, #32
 800074c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000750:	fa20 f202 	lsr.w	r2, r0, r2
 8000754:	eb43 0002 	adc.w	r0, r3, r2
 8000758:	bf08      	it	eq
 800075a:	f020 0001 	biceq.w	r0, r0, #1
 800075e:	4770      	bx	lr
 8000760:	f102 0220 	add.w	r2, r2, #32
 8000764:	fa01 fc02 	lsl.w	ip, r1, r2
 8000768:	f1c2 0220 	rsb	r2, r2, #32
 800076c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000770:	fa21 f202 	lsr.w	r2, r1, r2
 8000774:	eb43 0002 	adc.w	r0, r3, r2
 8000778:	bf08      	it	eq
 800077a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800077e:	4770      	bx	lr

08000780 <__aeabi_uldivmod>:
 8000780:	b953      	cbnz	r3, 8000798 <__aeabi_uldivmod+0x18>
 8000782:	b94a      	cbnz	r2, 8000798 <__aeabi_uldivmod+0x18>
 8000784:	2900      	cmp	r1, #0
 8000786:	bf08      	it	eq
 8000788:	2800      	cmpeq	r0, #0
 800078a:	bf1c      	itt	ne
 800078c:	f04f 31ff 	movne.w	r1, #4294967295
 8000790:	f04f 30ff 	movne.w	r0, #4294967295
 8000794:	f000 b988 	b.w	8000aa8 <__aeabi_idiv0>
 8000798:	f1ad 0c08 	sub.w	ip, sp, #8
 800079c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80007a0:	f000 f806 	bl	80007b0 <__udivmoddi4>
 80007a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007ac:	b004      	add	sp, #16
 80007ae:	4770      	bx	lr

080007b0 <__udivmoddi4>:
 80007b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007b4:	9d08      	ldr	r5, [sp, #32]
 80007b6:	468e      	mov	lr, r1
 80007b8:	4604      	mov	r4, r0
 80007ba:	4688      	mov	r8, r1
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d14a      	bne.n	8000856 <__udivmoddi4+0xa6>
 80007c0:	428a      	cmp	r2, r1
 80007c2:	4617      	mov	r7, r2
 80007c4:	d962      	bls.n	800088c <__udivmoddi4+0xdc>
 80007c6:	fab2 f682 	clz	r6, r2
 80007ca:	b14e      	cbz	r6, 80007e0 <__udivmoddi4+0x30>
 80007cc:	f1c6 0320 	rsb	r3, r6, #32
 80007d0:	fa01 f806 	lsl.w	r8, r1, r6
 80007d4:	fa20 f303 	lsr.w	r3, r0, r3
 80007d8:	40b7      	lsls	r7, r6
 80007da:	ea43 0808 	orr.w	r8, r3, r8
 80007de:	40b4      	lsls	r4, r6
 80007e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007e4:	fa1f fc87 	uxth.w	ip, r7
 80007e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80007ec:	0c23      	lsrs	r3, r4, #16
 80007ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80007f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007f6:	fb01 f20c 	mul.w	r2, r1, ip
 80007fa:	429a      	cmp	r2, r3
 80007fc:	d909      	bls.n	8000812 <__udivmoddi4+0x62>
 80007fe:	18fb      	adds	r3, r7, r3
 8000800:	f101 30ff 	add.w	r0, r1, #4294967295
 8000804:	f080 80ea 	bcs.w	80009dc <__udivmoddi4+0x22c>
 8000808:	429a      	cmp	r2, r3
 800080a:	f240 80e7 	bls.w	80009dc <__udivmoddi4+0x22c>
 800080e:	3902      	subs	r1, #2
 8000810:	443b      	add	r3, r7
 8000812:	1a9a      	subs	r2, r3, r2
 8000814:	b2a3      	uxth	r3, r4
 8000816:	fbb2 f0fe 	udiv	r0, r2, lr
 800081a:	fb0e 2210 	mls	r2, lr, r0, r2
 800081e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000822:	fb00 fc0c 	mul.w	ip, r0, ip
 8000826:	459c      	cmp	ip, r3
 8000828:	d909      	bls.n	800083e <__udivmoddi4+0x8e>
 800082a:	18fb      	adds	r3, r7, r3
 800082c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000830:	f080 80d6 	bcs.w	80009e0 <__udivmoddi4+0x230>
 8000834:	459c      	cmp	ip, r3
 8000836:	f240 80d3 	bls.w	80009e0 <__udivmoddi4+0x230>
 800083a:	443b      	add	r3, r7
 800083c:	3802      	subs	r0, #2
 800083e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000842:	eba3 030c 	sub.w	r3, r3, ip
 8000846:	2100      	movs	r1, #0
 8000848:	b11d      	cbz	r5, 8000852 <__udivmoddi4+0xa2>
 800084a:	40f3      	lsrs	r3, r6
 800084c:	2200      	movs	r2, #0
 800084e:	e9c5 3200 	strd	r3, r2, [r5]
 8000852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000856:	428b      	cmp	r3, r1
 8000858:	d905      	bls.n	8000866 <__udivmoddi4+0xb6>
 800085a:	b10d      	cbz	r5, 8000860 <__udivmoddi4+0xb0>
 800085c:	e9c5 0100 	strd	r0, r1, [r5]
 8000860:	2100      	movs	r1, #0
 8000862:	4608      	mov	r0, r1
 8000864:	e7f5      	b.n	8000852 <__udivmoddi4+0xa2>
 8000866:	fab3 f183 	clz	r1, r3
 800086a:	2900      	cmp	r1, #0
 800086c:	d146      	bne.n	80008fc <__udivmoddi4+0x14c>
 800086e:	4573      	cmp	r3, lr
 8000870:	d302      	bcc.n	8000878 <__udivmoddi4+0xc8>
 8000872:	4282      	cmp	r2, r0
 8000874:	f200 8105 	bhi.w	8000a82 <__udivmoddi4+0x2d2>
 8000878:	1a84      	subs	r4, r0, r2
 800087a:	eb6e 0203 	sbc.w	r2, lr, r3
 800087e:	2001      	movs	r0, #1
 8000880:	4690      	mov	r8, r2
 8000882:	2d00      	cmp	r5, #0
 8000884:	d0e5      	beq.n	8000852 <__udivmoddi4+0xa2>
 8000886:	e9c5 4800 	strd	r4, r8, [r5]
 800088a:	e7e2      	b.n	8000852 <__udivmoddi4+0xa2>
 800088c:	2a00      	cmp	r2, #0
 800088e:	f000 8090 	beq.w	80009b2 <__udivmoddi4+0x202>
 8000892:	fab2 f682 	clz	r6, r2
 8000896:	2e00      	cmp	r6, #0
 8000898:	f040 80a4 	bne.w	80009e4 <__udivmoddi4+0x234>
 800089c:	1a8a      	subs	r2, r1, r2
 800089e:	0c03      	lsrs	r3, r0, #16
 80008a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008a4:	b280      	uxth	r0, r0
 80008a6:	b2bc      	uxth	r4, r7
 80008a8:	2101      	movs	r1, #1
 80008aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80008ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80008b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008b6:	fb04 f20c 	mul.w	r2, r4, ip
 80008ba:	429a      	cmp	r2, r3
 80008bc:	d907      	bls.n	80008ce <__udivmoddi4+0x11e>
 80008be:	18fb      	adds	r3, r7, r3
 80008c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008c4:	d202      	bcs.n	80008cc <__udivmoddi4+0x11c>
 80008c6:	429a      	cmp	r2, r3
 80008c8:	f200 80e0 	bhi.w	8000a8c <__udivmoddi4+0x2dc>
 80008cc:	46c4      	mov	ip, r8
 80008ce:	1a9b      	subs	r3, r3, r2
 80008d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80008d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008dc:	fb02 f404 	mul.w	r4, r2, r4
 80008e0:	429c      	cmp	r4, r3
 80008e2:	d907      	bls.n	80008f4 <__udivmoddi4+0x144>
 80008e4:	18fb      	adds	r3, r7, r3
 80008e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80008ea:	d202      	bcs.n	80008f2 <__udivmoddi4+0x142>
 80008ec:	429c      	cmp	r4, r3
 80008ee:	f200 80ca 	bhi.w	8000a86 <__udivmoddi4+0x2d6>
 80008f2:	4602      	mov	r2, r0
 80008f4:	1b1b      	subs	r3, r3, r4
 80008f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008fa:	e7a5      	b.n	8000848 <__udivmoddi4+0x98>
 80008fc:	f1c1 0620 	rsb	r6, r1, #32
 8000900:	408b      	lsls	r3, r1
 8000902:	fa22 f706 	lsr.w	r7, r2, r6
 8000906:	431f      	orrs	r7, r3
 8000908:	fa0e f401 	lsl.w	r4, lr, r1
 800090c:	fa20 f306 	lsr.w	r3, r0, r6
 8000910:	fa2e fe06 	lsr.w	lr, lr, r6
 8000914:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000918:	4323      	orrs	r3, r4
 800091a:	fa00 f801 	lsl.w	r8, r0, r1
 800091e:	fa1f fc87 	uxth.w	ip, r7
 8000922:	fbbe f0f9 	udiv	r0, lr, r9
 8000926:	0c1c      	lsrs	r4, r3, #16
 8000928:	fb09 ee10 	mls	lr, r9, r0, lr
 800092c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000930:	fb00 fe0c 	mul.w	lr, r0, ip
 8000934:	45a6      	cmp	lr, r4
 8000936:	fa02 f201 	lsl.w	r2, r2, r1
 800093a:	d909      	bls.n	8000950 <__udivmoddi4+0x1a0>
 800093c:	193c      	adds	r4, r7, r4
 800093e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000942:	f080 809c 	bcs.w	8000a7e <__udivmoddi4+0x2ce>
 8000946:	45a6      	cmp	lr, r4
 8000948:	f240 8099 	bls.w	8000a7e <__udivmoddi4+0x2ce>
 800094c:	3802      	subs	r0, #2
 800094e:	443c      	add	r4, r7
 8000950:	eba4 040e 	sub.w	r4, r4, lr
 8000954:	fa1f fe83 	uxth.w	lr, r3
 8000958:	fbb4 f3f9 	udiv	r3, r4, r9
 800095c:	fb09 4413 	mls	r4, r9, r3, r4
 8000960:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000964:	fb03 fc0c 	mul.w	ip, r3, ip
 8000968:	45a4      	cmp	ip, r4
 800096a:	d908      	bls.n	800097e <__udivmoddi4+0x1ce>
 800096c:	193c      	adds	r4, r7, r4
 800096e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000972:	f080 8082 	bcs.w	8000a7a <__udivmoddi4+0x2ca>
 8000976:	45a4      	cmp	ip, r4
 8000978:	d97f      	bls.n	8000a7a <__udivmoddi4+0x2ca>
 800097a:	3b02      	subs	r3, #2
 800097c:	443c      	add	r4, r7
 800097e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000982:	eba4 040c 	sub.w	r4, r4, ip
 8000986:	fba0 ec02 	umull	lr, ip, r0, r2
 800098a:	4564      	cmp	r4, ip
 800098c:	4673      	mov	r3, lr
 800098e:	46e1      	mov	r9, ip
 8000990:	d362      	bcc.n	8000a58 <__udivmoddi4+0x2a8>
 8000992:	d05f      	beq.n	8000a54 <__udivmoddi4+0x2a4>
 8000994:	b15d      	cbz	r5, 80009ae <__udivmoddi4+0x1fe>
 8000996:	ebb8 0203 	subs.w	r2, r8, r3
 800099a:	eb64 0409 	sbc.w	r4, r4, r9
 800099e:	fa04 f606 	lsl.w	r6, r4, r6
 80009a2:	fa22 f301 	lsr.w	r3, r2, r1
 80009a6:	431e      	orrs	r6, r3
 80009a8:	40cc      	lsrs	r4, r1
 80009aa:	e9c5 6400 	strd	r6, r4, [r5]
 80009ae:	2100      	movs	r1, #0
 80009b0:	e74f      	b.n	8000852 <__udivmoddi4+0xa2>
 80009b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80009b6:	0c01      	lsrs	r1, r0, #16
 80009b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009bc:	b280      	uxth	r0, r0
 80009be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009c2:	463b      	mov	r3, r7
 80009c4:	4638      	mov	r0, r7
 80009c6:	463c      	mov	r4, r7
 80009c8:	46b8      	mov	r8, r7
 80009ca:	46be      	mov	lr, r7
 80009cc:	2620      	movs	r6, #32
 80009ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80009d2:	eba2 0208 	sub.w	r2, r2, r8
 80009d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009da:	e766      	b.n	80008aa <__udivmoddi4+0xfa>
 80009dc:	4601      	mov	r1, r0
 80009de:	e718      	b.n	8000812 <__udivmoddi4+0x62>
 80009e0:	4610      	mov	r0, r2
 80009e2:	e72c      	b.n	800083e <__udivmoddi4+0x8e>
 80009e4:	f1c6 0220 	rsb	r2, r6, #32
 80009e8:	fa2e f302 	lsr.w	r3, lr, r2
 80009ec:	40b7      	lsls	r7, r6
 80009ee:	40b1      	lsls	r1, r6
 80009f0:	fa20 f202 	lsr.w	r2, r0, r2
 80009f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f8:	430a      	orrs	r2, r1
 80009fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80009fe:	b2bc      	uxth	r4, r7
 8000a00:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a04:	0c11      	lsrs	r1, r2, #16
 8000a06:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a0a:	fb08 f904 	mul.w	r9, r8, r4
 8000a0e:	40b0      	lsls	r0, r6
 8000a10:	4589      	cmp	r9, r1
 8000a12:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a16:	b280      	uxth	r0, r0
 8000a18:	d93e      	bls.n	8000a98 <__udivmoddi4+0x2e8>
 8000a1a:	1879      	adds	r1, r7, r1
 8000a1c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a20:	d201      	bcs.n	8000a26 <__udivmoddi4+0x276>
 8000a22:	4589      	cmp	r9, r1
 8000a24:	d81f      	bhi.n	8000a66 <__udivmoddi4+0x2b6>
 8000a26:	eba1 0109 	sub.w	r1, r1, r9
 8000a2a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a2e:	fb09 f804 	mul.w	r8, r9, r4
 8000a32:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a36:	b292      	uxth	r2, r2
 8000a38:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a3c:	4542      	cmp	r2, r8
 8000a3e:	d229      	bcs.n	8000a94 <__udivmoddi4+0x2e4>
 8000a40:	18ba      	adds	r2, r7, r2
 8000a42:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a46:	d2c4      	bcs.n	80009d2 <__udivmoddi4+0x222>
 8000a48:	4542      	cmp	r2, r8
 8000a4a:	d2c2      	bcs.n	80009d2 <__udivmoddi4+0x222>
 8000a4c:	f1a9 0102 	sub.w	r1, r9, #2
 8000a50:	443a      	add	r2, r7
 8000a52:	e7be      	b.n	80009d2 <__udivmoddi4+0x222>
 8000a54:	45f0      	cmp	r8, lr
 8000a56:	d29d      	bcs.n	8000994 <__udivmoddi4+0x1e4>
 8000a58:	ebbe 0302 	subs.w	r3, lr, r2
 8000a5c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a60:	3801      	subs	r0, #1
 8000a62:	46e1      	mov	r9, ip
 8000a64:	e796      	b.n	8000994 <__udivmoddi4+0x1e4>
 8000a66:	eba7 0909 	sub.w	r9, r7, r9
 8000a6a:	4449      	add	r1, r9
 8000a6c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a70:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a74:	fb09 f804 	mul.w	r8, r9, r4
 8000a78:	e7db      	b.n	8000a32 <__udivmoddi4+0x282>
 8000a7a:	4673      	mov	r3, lr
 8000a7c:	e77f      	b.n	800097e <__udivmoddi4+0x1ce>
 8000a7e:	4650      	mov	r0, sl
 8000a80:	e766      	b.n	8000950 <__udivmoddi4+0x1a0>
 8000a82:	4608      	mov	r0, r1
 8000a84:	e6fd      	b.n	8000882 <__udivmoddi4+0xd2>
 8000a86:	443b      	add	r3, r7
 8000a88:	3a02      	subs	r2, #2
 8000a8a:	e733      	b.n	80008f4 <__udivmoddi4+0x144>
 8000a8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a90:	443b      	add	r3, r7
 8000a92:	e71c      	b.n	80008ce <__udivmoddi4+0x11e>
 8000a94:	4649      	mov	r1, r9
 8000a96:	e79c      	b.n	80009d2 <__udivmoddi4+0x222>
 8000a98:	eba1 0109 	sub.w	r1, r1, r9
 8000a9c:	46c4      	mov	ip, r8
 8000a9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aa2:	fb09 f804 	mul.w	r8, r9, r4
 8000aa6:	e7c4      	b.n	8000a32 <__udivmoddi4+0x282>

08000aa8 <__aeabi_idiv0>:
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <canardInit>:
                void* mem_arena,
                size_t mem_arena_size,
                CanardOnTransferReception on_reception,
                CanardShouldAcceptTransfer should_accept,
                void* user_reference)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b086      	sub	sp, #24
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	60f8      	str	r0, [r7, #12]
 8000ab4:	60b9      	str	r1, [r7, #8]
 8000ab6:	607a      	str	r2, [r7, #4]
 8000ab8:	603b      	str	r3, [r7, #0]
     * If your application fails here, make sure it's not built in 64-bit mode.
     * Refer to the design documentation for more info.
     */
    CANARD_ASSERT(CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE >= 5);

    memset(out_ins, 0, sizeof(*out_ins));
 8000aba:	222c      	movs	r2, #44	@ 0x2c
 8000abc:	2100      	movs	r1, #0
 8000abe:	68f8      	ldr	r0, [r7, #12]
 8000ac0:	f00e ff02 	bl	800f8c8 <memset>

    out_ins->node_id = CANARD_BROADCAST_NODE_ID;
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	701a      	strb	r2, [r3, #0]
    out_ins->on_reception = on_reception;
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	683a      	ldr	r2, [r7, #0]
 8000ace:	609a      	str	r2, [r3, #8]
    out_ins->should_accept = should_accept;
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	6a3a      	ldr	r2, [r7, #32]
 8000ad4:	605a      	str	r2, [r3, #4]
    out_ins->rx_states = NULL;
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	2200      	movs	r2, #0
 8000ada:	621a      	str	r2, [r3, #32]
    out_ins->tx_queue = NULL;
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	2200      	movs	r2, #0
 8000ae0:	625a      	str	r2, [r3, #36]	@ 0x24
    out_ins->user_reference = user_reference;
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ae6:	629a      	str	r2, [r3, #40]	@ 0x28
#if CANARD_ENABLE_TAO_OPTION
    out_ins->tao_disabled = false;
#endif
    size_t pool_capacity = mem_arena_size / CANARD_MEM_BLOCK_SIZE;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	095b      	lsrs	r3, r3, #5
 8000aec:	617b      	str	r3, [r7, #20]
    if (pool_capacity > 0xFFFFU)
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000af4:	d302      	bcc.n	8000afc <canardInit+0x50>
    {
        pool_capacity = 0xFFFFU;
 8000af6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000afa:	617b      	str	r3, [r7, #20]
    }

    initPoolAllocator(&out_ins->allocator, mem_arena, (uint16_t)pool_capacity);
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	330c      	adds	r3, #12
 8000b00:	697a      	ldr	r2, [r7, #20]
 8000b02:	b292      	uxth	r2, r2
 8000b04:	68b9      	ldr	r1, [r7, #8]
 8000b06:	4618      	mov	r0, r3
 8000b08:	f001 ff03 	bl	8002912 <initPoolAllocator>
}
 8000b0c:	bf00      	nop
 8000b0e:	3718      	adds	r7, #24
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <canardSetLocalNodeID>:
    CANARD_ASSERT(ins != NULL);
    return ins->user_reference;
}

void canardSetLocalNodeID(CanardInstance* ins, uint8_t self_node_id)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	460b      	mov	r3, r1
 8000b1e:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);

    if ((ins->node_id == CANARD_BROADCAST_NODE_ID) &&
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d109      	bne.n	8000b3c <canardSetLocalNodeID+0x28>
 8000b28:	78fb      	ldrb	r3, [r7, #3]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d006      	beq.n	8000b3c <canardSetLocalNodeID+0x28>
        (self_node_id >= CANARD_MIN_NODE_ID) &&
        (self_node_id <= CANARD_MAX_NODE_ID))
 8000b2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
        (self_node_id >= CANARD_MIN_NODE_ID) &&
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	db02      	blt.n	8000b3c <canardSetLocalNodeID+0x28>
    {
        ins->node_id = self_node_id;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	78fa      	ldrb	r2, [r7, #3]
 8000b3a:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        CANARD_ASSERT(false);
    }
}
 8000b3c:	bf00      	nop
 8000b3e:	370c      	adds	r7, #12
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr

08000b48 <canardGetLocalNodeID>:

uint8_t canardGetLocalNodeID(const CanardInstance* ins)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
    return ins->node_id;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	781b      	ldrb	r3, [r3, #0]
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	370c      	adds	r7, #12
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <canardBroadcast>:
#endif
#if CANARD_ENABLE_CANFD
                        ,bool canfd
#endif
)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08e      	sub	sp, #56	@ 0x38
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	60f8      	str	r0, [r7, #12]
 8000b68:	e9c7 2300 	strd	r2, r3, [r7]
    // create transfer object
    CanardTxTransfer transfer_object = {
 8000b6c:	f107 0310 	add.w	r3, r7, #16
 8000b70:	2228      	movs	r2, #40	@ 0x28
 8000b72:	2100      	movs	r1, #0
 8000b74:	4618      	mov	r0, r3
 8000b76:	f00e fea7 	bl	800f8c8 <memset>
 8000b7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000b7e:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000b82:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000b86:	843b      	strh	r3, [r7, #32]
 8000b88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000b8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b8c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000b90:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8000b94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b98:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8000b9c:	863b      	strh	r3, [r7, #48]	@ 0x30
#if CANARD_ENABLE_CANFD
        .canfd = canfd,
#endif
    };

    return canardBroadcastObj(ins, &transfer_object);
 8000b9e:	f107 0310 	add.w	r3, r7, #16
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	68f8      	ldr	r0, [r7, #12]
 8000ba6:	f000 f805 	bl	8000bb4 <canardBroadcastObj>
 8000baa:	4603      	mov	r3, r0
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	3738      	adds	r7, #56	@ 0x38
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}

08000bb4 <canardBroadcastObj>:

int16_t canardBroadcastObj(CanardInstance* ins, CanardTxTransfer* transfer_object)
{
 8000bb4:	b590      	push	{r4, r7, lr}
 8000bb6:	b087      	sub	sp, #28
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
 8000bbc:	6039      	str	r1, [r7, #0]
    if (transfer_object->payload == NULL && transfer_object->payload_len > 0)
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	69db      	ldr	r3, [r3, #28]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d106      	bne.n	8000bd4 <canardBroadcastObj+0x20>
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	8c1b      	ldrh	r3, [r3, #32]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d002      	beq.n	8000bd4 <canardBroadcastObj+0x20>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8000bce:	f06f 0301 	mvn.w	r3, #1
 8000bd2:	e070      	b.n	8000cb6 <canardBroadcastObj+0x102>
    }
    if (transfer_object->priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	7e1b      	ldrb	r3, [r3, #24]
 8000bd8:	2b1f      	cmp	r3, #31
 8000bda:	d902      	bls.n	8000be2 <canardBroadcastObj+0x2e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8000bdc:	f06f 0301 	mvn.w	r3, #1
 8000be0:	e069      	b.n	8000cb6 <canardBroadcastObj+0x102>
    }

    uint32_t can_id = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	617b      	str	r3, [r7, #20]
    uint16_t crc = 0xFFFFU;
 8000be6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bea:	827b      	strh	r3, [r7, #18]

    if (canardGetLocalNodeID(ins) == 0)
 8000bec:	6878      	ldr	r0, [r7, #4]
 8000bee:	f7ff ffab 	bl	8000b48 <canardGetLocalNodeID>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d138      	bne.n	8000c6a <canardBroadcastObj+0xb6>
    {
        if (transfer_object->payload_len > 7)
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	8c1b      	ldrh	r3, [r3, #32]
 8000bfc:	2b07      	cmp	r3, #7
 8000bfe:	d902      	bls.n	8000c06 <canardBroadcastObj+0x52>
        {
            return -CANARD_ERROR_NODE_ID_NOT_SET;
 8000c00:	f06f 0303 	mvn.w	r3, #3
 8000c04:	e057      	b.n	8000cb6 <canardBroadcastObj+0x102>
        }

        static const uint16_t DTIDMask = (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;

        if ((transfer_object->data_type_id & DTIDMask) != transfer_object->data_type_id)
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	8a1a      	ldrh	r2, [r3, #16]
 8000c0a:	4b2d      	ldr	r3, [pc, #180]	@ (8000cc0 <canardBroadcastObj+0x10c>)
 8000c0c:	881b      	ldrh	r3, [r3, #0]
 8000c0e:	4013      	ands	r3, r2
 8000c10:	b29a      	uxth	r2, r3
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	8a1b      	ldrh	r3, [r3, #16]
 8000c16:	429a      	cmp	r2, r3
 8000c18:	d002      	beq.n	8000c20 <canardBroadcastObj+0x6c>
        {
            return -CANARD_ERROR_INVALID_ARGUMENT;
 8000c1a:	f06f 0301 	mvn.w	r3, #1
 8000c1e:	e04a      	b.n	8000cb6 <canardBroadcastObj+0x102>
        }

        // anonymous transfer, random discriminator
        const uint16_t discriminator = (uint16_t)((crcAdd(0xFFFFU, transfer_object->payload, transfer_object->payload_len)) & 0x7FFEU);
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	69d9      	ldr	r1, [r3, #28]
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	8c1b      	ldrh	r3, [r3, #32]
 8000c28:	461a      	mov	r2, r3
 8000c2a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000c2e:	f001 fe53 	bl	80028d8 <crcAdd>
 8000c32:	4603      	mov	r3, r0
 8000c34:	461a      	mov	r2, r3
 8000c36:	f647 73fe 	movw	r3, #32766	@ 0x7ffe
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	823b      	strh	r3, [r7, #16]
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	7e1b      	ldrb	r3, [r3, #24]
 8000c42:	061a      	lsls	r2, r3, #24
 8000c44:	8a3b      	ldrh	r3, [r7, #16]
 8000c46:	025b      	lsls	r3, r3, #9
 8000c48:	431a      	orrs	r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	8a19      	ldrh	r1, [r3, #16]
 8000c4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000cc0 <canardBroadcastObj+0x10c>)
 8000c50:	881b      	ldrh	r3, [r3, #0]
 8000c52:	400b      	ands	r3, r1
 8000c54:	b29b      	uxth	r3, r3
 8000c56:	021b      	lsls	r3, r3, #8
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8000c58:	ea42 0403 	orr.w	r4, r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8000c5c:	6878      	ldr	r0, [r7, #4]
 8000c5e:	f7ff ff73 	bl	8000b48 <canardGetLocalNodeID>
 8000c62:	4603      	mov	r3, r0
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8000c64:	4323      	orrs	r3, r4
 8000c66:	617b      	str	r3, [r7, #20]
 8000c68:	e012      	b.n	8000c90 <canardBroadcastObj+0xdc>
    }
    else
    {
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	7e1b      	ldrb	r3, [r3, #24]
 8000c6e:	061a      	lsls	r2, r3, #24
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	8a1b      	ldrh	r3, [r3, #16]
 8000c74:	021b      	lsls	r3, r3, #8
 8000c76:	ea42 0403 	orr.w	r4, r2, r3
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f7ff ff64 	bl	8000b48 <canardGetLocalNodeID>
 8000c80:	4603      	mov	r3, r0
 8000c82:	4323      	orrs	r3, r4
 8000c84:	617b      	str	r3, [r7, #20]
        crc = calculateCRC(transfer_object);
 8000c86:	6838      	ldr	r0, [r7, #0]
 8000c88:	f000 f84c 	bl	8000d24 <calculateCRC>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	827b      	strh	r3, [r7, #18]
    }

    const int16_t result = enqueueTxFrames(ins, can_id, crc, transfer_object);
 8000c90:	8a7a      	ldrh	r2, [r7, #18]
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	6979      	ldr	r1, [r7, #20]
 8000c96:	6878      	ldr	r0, [r7, #4]
 8000c98:	f000 ffe6 	bl	8001c68 <enqueueTxFrames>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	81fb      	strh	r3, [r7, #14]

    if (result > 0) {
 8000ca0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	dd04      	ble.n	8000cb2 <canardBroadcastObj+0xfe>
        incrementTransferID(transfer_object->inout_transfer_id);
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	695b      	ldr	r3, [r3, #20]
 8000cac:	4618      	mov	r0, r3
 8000cae:	f000 ff66 	bl	8001b7e <incrementTransferID>
    }

    return result;
 8000cb2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	371c      	adds	r7, #28
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd90      	pop	{r4, r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	08011364 	.word	0x08011364

08000cc4 <canardBufferFromIdx>:
  CanardBufferBlock and CanartRxState structures to have the same size
  on 32 bit and 64 bit platforms, which allows for easier testing in
  simulator environments
 */
CANARD_INTERNAL CanardBufferBlock *canardBufferFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
 8000ccc:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardBufferBlock *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardBufferBlock *)idx;
 8000cce:	683b      	ldr	r3, [r7, #0]
#endif
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr

08000cdc <canardBufferToIdx>:

CANARD_INTERNAL canard_buffer_idx_t canardBufferToIdx(CanardPoolAllocator* allocator, const CanardBufferBlock *buf)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	6039      	str	r1, [r7, #0]
        return CANARD_BUFFER_IDX_NONE;
    }
    return 1U+((canard_buffer_idx_t)((uint8_t *)buf - (uint8_t *)allocator->arena));
#else
    (void)allocator;
    return (canard_buffer_idx_t)buf;
 8000ce6:	683b      	ldr	r3, [r7, #0]
#endif
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	370c      	adds	r7, #12
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr

08000cf4 <canardRxFromIdx>:

CANARD_INTERNAL CanardRxState *canardRxFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardRxState *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardRxState *)idx;
 8000cfe:	683b      	ldr	r3, [r7, #0]
#endif
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <canardRxToIdx>:

CANARD_INTERNAL canard_buffer_idx_t canardRxToIdx(CanardPoolAllocator* allocator, const CanardRxState *rx)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
 8000d14:	6039      	str	r1, [r7, #0]
        return CANARD_BUFFER_IDX_NONE;
    }
    return 1U+((canard_buffer_idx_t)((uint8_t *)rx - (uint8_t *)allocator->arena));
#else
    (void)allocator;
    return (canard_buffer_idx_t)rx;
 8000d16:	683b      	ldr	r3, [r7, #0]
#endif
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	370c      	adds	r7, #12
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr

08000d24 <calculateCRC>:

CANARD_INTERNAL uint16_t calculateCRC(const CanardTxTransfer* transfer_object)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
    uint16_t crc = 0xFFFFU;
 8000d2c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d30:	81fb      	strh	r3, [r7, #14]
#if CANARD_ENABLE_CANFD
    if ((transfer_object->payload_len > 7 && !transfer_object->canfd) ||
        (transfer_object->payload_len > 63 && transfer_object->canfd))
#else
    if (transfer_object->payload_len > 7)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	8c1b      	ldrh	r3, [r3, #32]
 8000d36:	2b07      	cmp	r3, #7
 8000d38:	d913      	bls.n	8000d62 <calculateCRC+0x3e>
#endif
    {
        crc = crcAddSignature(crc, transfer_object->data_type_signature);
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000d40:	89f9      	ldrh	r1, [r7, #14]
 8000d42:	4608      	mov	r0, r1
 8000d44:	f001 fd99 	bl	800287a <crcAddSignature>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	81fb      	strh	r3, [r7, #14]
        crc = crcAdd(crc, transfer_object->payload, transfer_object->payload_len);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	69d9      	ldr	r1, [r3, #28]
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	8c1b      	ldrh	r3, [r3, #32]
 8000d54:	461a      	mov	r2, r3
 8000d56:	89fb      	ldrh	r3, [r7, #14]
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f001 fdbd 	bl	80028d8 <crcAdd>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	81fb      	strh	r3, [r7, #14]
                crc = crcAddByte(crc, empty);
            }
        }
#endif
    }
    return crc;
 8000d62:	89fb      	ldrh	r3, [r7, #14]
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	3710      	adds	r7, #16
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <canardRequestOrRespond>:
#endif
#if CANARD_ENABLE_CANFD
                               ,bool canfd
#endif
)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08e      	sub	sp, #56	@ 0x38
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	60f8      	str	r0, [r7, #12]
 8000d74:	e9c7 2300 	strd	r2, r3, [r7]
 8000d78:	460b      	mov	r3, r1
 8000d7a:	72fb      	strb	r3, [r7, #11]
    CanardTxTransfer transfer_object = {
        .data_type_signature = data_type_signature,
        .data_type_id = data_type_id,
        .inout_transfer_id = inout_transfer_id,
        .priority = priority,
        .transfer_type = kind == CanardRequest ? CanardTransferTypeRequest : CanardTransferTypeResponse,
 8000d7c:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000d80:	2b01      	cmp	r3, #1
 8000d82:	bf0c      	ite	eq
 8000d84:	2301      	moveq	r3, #1
 8000d86:	2300      	movne	r3, #0
 8000d88:	b2db      	uxtb	r3, r3
    CanardTxTransfer transfer_object = {
 8000d8a:	743b      	strb	r3, [r7, #16]
 8000d8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000d90:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000d94:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	843b      	strh	r3, [r7, #32]
 8000d9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000da0:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000da4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8000da8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000dac:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8000db0:	863b      	strh	r3, [r7, #48]	@ 0x30
#endif
#if CANARD_ENABLE_CANFD
        .canfd = canfd,
#endif
    };
    return canardRequestOrRespondObj(ins, destination_node_id, &transfer_object);
 8000db2:	f107 0210 	add.w	r2, r7, #16
 8000db6:	7afb      	ldrb	r3, [r7, #11]
 8000db8:	4619      	mov	r1, r3
 8000dba:	68f8      	ldr	r0, [r7, #12]
 8000dbc:	f000 f805 	bl	8000dca <canardRequestOrRespondObj>
 8000dc0:	4603      	mov	r3, r0
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3738      	adds	r7, #56	@ 0x38
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <canardRequestOrRespondObj>:

int16_t canardRequestOrRespondObj(CanardInstance* ins, uint8_t destination_node_id, CanardTxTransfer* transfer_object)
{
 8000dca:	b590      	push	{r4, r7, lr}
 8000dcc:	b087      	sub	sp, #28
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	60f8      	str	r0, [r7, #12]
 8000dd2:	460b      	mov	r3, r1
 8000dd4:	607a      	str	r2, [r7, #4]
 8000dd6:	72fb      	strb	r3, [r7, #11]
    if (transfer_object->payload == NULL && transfer_object->payload_len > 0)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	69db      	ldr	r3, [r3, #28]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d106      	bne.n	8000dee <canardRequestOrRespondObj+0x24>
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	8c1b      	ldrh	r3, [r3, #32]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d002      	beq.n	8000dee <canardRequestOrRespondObj+0x24>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8000de8:	f06f 0301 	mvn.w	r3, #1
 8000dec:	e042      	b.n	8000e74 <canardRequestOrRespondObj+0xaa>
    }
    if (transfer_object->priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	7e1b      	ldrb	r3, [r3, #24]
 8000df2:	2b1f      	cmp	r3, #31
 8000df4:	d902      	bls.n	8000dfc <canardRequestOrRespondObj+0x32>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8000df6:	f06f 0301 	mvn.w	r3, #1
 8000dfa:	e03b      	b.n	8000e74 <canardRequestOrRespondObj+0xaa>
    }
    if (canardGetLocalNodeID(ins) == 0)
 8000dfc:	68f8      	ldr	r0, [r7, #12]
 8000dfe:	f7ff fea3 	bl	8000b48 <canardGetLocalNodeID>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d102      	bne.n	8000e0e <canardRequestOrRespondObj+0x44>
    {
        return -CANARD_ERROR_NODE_ID_NOT_SET;
 8000e08:	f06f 0303 	mvn.w	r3, #3
 8000e0c:	e032      	b.n	8000e74 <canardRequestOrRespondObj+0xaa>
    }

    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	7e1b      	ldrb	r3, [r3, #24]
 8000e12:	061a      	lsls	r2, r3, #24
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	8a1b      	ldrh	r3, [r3, #16]
 8000e18:	041b      	lsls	r3, r3, #16
 8000e1a:	431a      	orrs	r2, r3
                            ((uint32_t) transfer_object->transfer_type << 15U) | ((uint32_t) destination_node_id << 8U) |
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	03db      	lsls	r3, r3, #15
    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 8000e22:	431a      	orrs	r2, r3
                            ((uint32_t) transfer_object->transfer_type << 15U) | ((uint32_t) destination_node_id << 8U) |
 8000e24:	7afb      	ldrb	r3, [r7, #11]
 8000e26:	021b      	lsls	r3, r3, #8
 8000e28:	ea42 0403 	orr.w	r4, r2, r3
                            (1U << 7U) | (uint32_t) canardGetLocalNodeID(ins);
 8000e2c:	68f8      	ldr	r0, [r7, #12]
 8000e2e:	f7ff fe8b 	bl	8000b48 <canardGetLocalNodeID>
 8000e32:	4603      	mov	r3, r0
 8000e34:	4323      	orrs	r3, r4
    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 8000e36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e3a:	617b      	str	r3, [r7, #20]

    uint16_t crc = calculateCRC(transfer_object);
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f7ff ff71 	bl	8000d24 <calculateCRC>
 8000e42:	4603      	mov	r3, r0
 8000e44:	827b      	strh	r3, [r7, #18]


    const int16_t result = enqueueTxFrames(ins, can_id, crc, transfer_object);
 8000e46:	8a7a      	ldrh	r2, [r7, #18]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6979      	ldr	r1, [r7, #20]
 8000e4c:	68f8      	ldr	r0, [r7, #12]
 8000e4e:	f000 ff0b 	bl	8001c68 <enqueueTxFrames>
 8000e52:	4603      	mov	r3, r0
 8000e54:	823b      	strh	r3, [r7, #16]

    if (result > 0 && transfer_object->transfer_type == CanardTransferTypeRequest)                      // Response Transfer ID must not be altered
 8000e56:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	dd08      	ble.n	8000e70 <canardRequestOrRespondObj+0xa6>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d104      	bne.n	8000e70 <canardRequestOrRespondObj+0xa6>
    {
        incrementTransferID(transfer_object->inout_transfer_id);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	695b      	ldr	r3, [r3, #20]
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 fe87 	bl	8001b7e <incrementTransferID>
    }

    return result;
 8000e70:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	371c      	adds	r7, #28
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd90      	pop	{r4, r7, pc}

08000e7c <canardPeekTxQueue>:

CanardCANFrame* canardPeekTxQueue(const CanardInstance* ins)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
    if (ins->tx_queue == NULL)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d101      	bne.n	8000e90 <canardPeekTxQueue+0x14>
    {
        return NULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	e002      	b.n	8000e96 <canardPeekTxQueue+0x1a>
    }
    return &ins->tx_queue->frame;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e94:	3304      	adds	r3, #4
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	370c      	adds	r7, #12
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr

08000ea2 <canardPopTxQueue>:

void canardPopTxQueue(CanardInstance* ins)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b084      	sub	sp, #16
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = ins->tx_queue;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eae:	60fb      	str	r3, [r7, #12]
    ins->tx_queue = item->next;
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	625a      	str	r2, [r3, #36]	@ 0x24
    freeBlock(&ins->allocator, item);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	330c      	adds	r3, #12
 8000ebc:	68f9      	ldr	r1, [r7, #12]
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f001 fd87 	bl	80029d2 <freeBlock>
}
 8000ec4:	bf00      	nop
 8000ec6:	3710      	adds	r7, #16
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <canardHandleRxFrame>:

int16_t canardHandleRxFrame(CanardInstance* ins, const CanardCANFrame* frame, uint64_t timestamp_usec)
{
 8000ecc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000ed0:	b09f      	sub	sp, #124	@ 0x7c
 8000ed2:	af02      	add	r7, sp, #8
 8000ed4:	60f8      	str	r0, [r7, #12]
 8000ed6:	60b9      	str	r1, [r7, #8]
 8000ed8:	e9c7 2300 	strd	r2, r3, [r7]
    const CanardTransferType transfer_type = extractTransferType(frame->id);
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f001 f8eb 	bl	80020bc <extractTransferType>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 8000eec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000ef0:	2b02      	cmp	r3, #2
 8000ef2:	d007      	beq.n	8000f04 <canardHandleRxFrame+0x38>
                                        (uint8_t)CANARD_BROADCAST_NODE_ID :
                                        DEST_ID_FROM_ID(frame->id);
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	0a1b      	lsrs	r3, r3, #8
 8000efa:	b2db      	uxtb	r3, r3
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 8000efc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	e000      	b.n	8000f06 <canardHandleRxFrame+0x3a>
 8000f04:	2300      	movs	r3, #0
 8000f06:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

    // TODO: This function should maintain statistics of transfer errors and such.

    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 8000f0a:	68bb      	ldr	r3, [r7, #8]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	da0f      	bge.n	8000f32 <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d109      	bne.n	8000f32 <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d103      	bne.n	8000f32 <canardHandleRxFrame+0x66>
        (frame->data_len < 1))
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	7b1b      	ldrb	r3, [r3, #12]
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d102      	bne.n	8000f38 <canardHandleRxFrame+0x6c>
    {
        return -CANARD_ERROR_RX_INCOMPATIBLE_PACKET;
 8000f32:	f06f 0309 	mvn.w	r3, #9
 8000f36:	e361      	b.n	80015fc <canardHandleRxFrame+0x730>
    }

    if (transfer_type != CanardTransferTypeBroadcast &&
 8000f38:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000f3c:	2b02      	cmp	r3, #2
 8000f3e:	d00b      	beq.n	8000f58 <canardHandleRxFrame+0x8c>
        destination_node_id != canardGetLocalNodeID(ins))
 8000f40:	68f8      	ldr	r0, [r7, #12]
 8000f42:	f7ff fe01 	bl	8000b48 <canardGetLocalNodeID>
 8000f46:	4603      	mov	r3, r0
 8000f48:	461a      	mov	r2, r3
    if (transfer_type != CanardTransferTypeBroadcast &&
 8000f4a:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d002      	beq.n	8000f58 <canardHandleRxFrame+0x8c>
    {
        return -CANARD_ERROR_RX_WRONG_ADDRESS;
 8000f52:	f06f 030a 	mvn.w	r3, #10
 8000f56:	e351      	b.n	80015fc <canardHandleRxFrame+0x730>
    }

    const uint8_t priority = PRIORITY_FROM_ID(frame->id);
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	0e1b      	lsrs	r3, r3, #24
 8000f5e:	b2db      	uxtb	r3, r3
 8000f60:	f003 031f 	and.w	r3, r3, #31
 8000f64:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
    const uint8_t source_node_id = SOURCE_ID_FROM_ID(frame->id);
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f72:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
    const uint16_t data_type_id = extractDataType(frame->id);
 8000f76:	68bb      	ldr	r3, [r7, #8]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f001 f87e 	bl	800207c <extractDataType>
 8000f80:	4603      	mov	r3, r0
 8000f82:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    const uint32_t transfer_descriptor =
            MAKE_TRANSFER_DESCRIPTOR(data_type_id, transfer_type, source_node_id, destination_node_id);
 8000f86:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8000f8a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000f8e:	041b      	lsls	r3, r3, #16
 8000f90:	431a      	orrs	r2, r3
 8000f92:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8000f96:	049b      	lsls	r3, r3, #18
 8000f98:	431a      	orrs	r2, r3
 8000f9a:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000f9e:	065b      	lsls	r3, r3, #25
    const uint32_t transfer_descriptor =
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c

    const uint8_t tail_byte = frame->data[frame->data_len - 1];
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	7b1b      	ldrb	r3, [r3, #12]
 8000fa8:	3b01      	subs	r3, #1
 8000faa:	68ba      	ldr	r2, [r7, #8]
 8000fac:	4413      	add	r3, r2
 8000fae:	791b      	ldrb	r3, [r3, #4]
 8000fb0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

    uint64_t data_type_signature = 0;
 8000fb4:	f04f 0200 	mov.w	r2, #0
 8000fb8:	f04f 0300 	mov.w	r3, #0
 8000fbc:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    CanardRxState* rx_state = NULL;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	66fb      	str	r3, [r7, #108]	@ 0x6c

    if (IS_START_OF_TRANSFER(tail_byte))
 8000fc4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000fc8:	09db      	lsrs	r3, r3, #7
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	f003 0301 	and.w	r3, r3, #1
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d01e      	beq.n	8001012 <canardHandleRxFrame+0x146>
    {

        if (ins->should_accept(ins, &data_type_signature, data_type_id, transfer_type, source_node_id))
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	685e      	ldr	r6, [r3, #4]
 8000fd8:	f897 0057 	ldrb.w	r0, [r7, #87]	@ 0x57
 8000fdc:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8000fe0:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000fe4:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	4603      	mov	r3, r0
 8000fec:	68f8      	ldr	r0, [r7, #12]
 8000fee:	47b0      	blx	r6
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d00a      	beq.n	800100c <canardHandleRxFrame+0x140>
        {
            rx_state = traverseRxStates(ins, transfer_descriptor);
 8000ff6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8000ff8:	68f8      	ldr	r0, [r7, #12]
 8000ffa:	f001 f883 	bl	8002104 <traverseRxStates>
 8000ffe:	66f8      	str	r0, [r7, #108]	@ 0x6c

            if(rx_state == NULL)
 8001000:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001002:	2b00      	cmp	r3, #0
 8001004:	d110      	bne.n	8001028 <canardHandleRxFrame+0x15c>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8001006:	f06f 0302 	mvn.w	r3, #2
 800100a:	e2f7      	b.n	80015fc <canardHandleRxFrame+0x730>
            }
        }
        else
        {
            return -CANARD_ERROR_RX_NOT_WANTED;
 800100c:	f06f 030b 	mvn.w	r3, #11
 8001010:	e2f4      	b.n	80015fc <canardHandleRxFrame+0x730>
        }
    }
    else
    {
        rx_state = findRxState(ins, transfer_descriptor);
 8001012:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001014:	68f8      	ldr	r0, [r7, #12]
 8001016:	f001 f8a4 	bl	8002162 <findRxState>
 800101a:	66f8      	str	r0, [r7, #108]	@ 0x6c

        if (rx_state == NULL)
 800101c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800101e:	2b00      	cmp	r3, #0
 8001020:	d102      	bne.n	8001028 <canardHandleRxFrame+0x15c>
        {
            return -CANARD_ERROR_RX_MISSED_START;
 8001022:	f06f 030c 	mvn.w	r3, #12
 8001026:	e2e9      	b.n	80015fc <canardHandleRxFrame+0x730>
    }

    CANARD_ASSERT(rx_state != NULL);    // All paths that lead to NULL should be terminated with return above

    // Resolving the state flags:
    const bool not_initialized = rx_state->timestamp_usec == 0;
 8001028:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800102a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800102e:	4313      	orrs	r3, r2
 8001030:	bf0c      	ite	eq
 8001032:	2301      	moveq	r3, #1
 8001034:	2300      	movne	r3, #0
 8001036:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
    const bool tid_timed_out = (timestamp_usec - rx_state->timestamp_usec) > TRANSFER_TIMEOUT_USEC;
 800103a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800103c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001040:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001044:	ebb0 0802 	subs.w	r8, r0, r2
 8001048:	eb61 0903 	sbc.w	r9, r1, r3
 800104c:	4ba9      	ldr	r3, [pc, #676]	@ (80012f4 <canardHandleRxFrame+0x428>)
 800104e:	4598      	cmp	r8, r3
 8001050:	f179 0300 	sbcs.w	r3, r9, #0
 8001054:	bf2c      	ite	cs
 8001056:	2301      	movcs	r3, #1
 8001058:	2300      	movcc	r3, #0
 800105a:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
    const bool same_iface = frame->iface_id == rx_state->iface_id;
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	7b5a      	ldrb	r2, [r3, #13]
 8001062:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001064:	7e9b      	ldrb	r3, [r3, #26]
 8001066:	429a      	cmp	r2, r3
 8001068:	bf0c      	ite	eq
 800106a:	2301      	moveq	r3, #1
 800106c:	2300      	movne	r3, #0
 800106e:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
    const bool first_frame = IS_START_OF_TRANSFER(tail_byte);
 8001072:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001076:	09db      	lsrs	r3, r3, #7
 8001078:	b2db      	uxtb	r3, r3
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	2b00      	cmp	r3, #0
 8001080:	bf14      	ite	ne
 8001082:	2301      	movne	r3, #1
 8001084:	2300      	moveq	r3, #0
 8001086:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    const bool not_previous_tid =
        computeTransferIDForwardDistance((uint8_t) rx_state->transfer_id, TRANSFER_ID_FROM_TAIL_BYTE(tail_byte)) > 1;
 800108a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800108c:	7ddb      	ldrb	r3, [r3, #23]
 800108e:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8001092:	b2db      	uxtb	r3, r3
 8001094:	461a      	mov	r2, r3
 8001096:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800109a:	f003 031f 	and.w	r3, r3, #31
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	4619      	mov	r1, r3
 80010a2:	4610      	mov	r0, r2
 80010a4:	f000 fd4c 	bl	8001b40 <computeTransferIDForwardDistance>
 80010a8:	4603      	mov	r3, r0
    const bool not_previous_tid =
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	bfcc      	ite	gt
 80010ae:	2301      	movgt	r3, #1
 80010b0:	2300      	movle	r3, #0
 80010b2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    const bool iface_switch_allowed = (timestamp_usec - rx_state->timestamp_usec) > IFACE_SWITCH_DELAY_USEC;
 80010b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80010b8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80010bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010c0:	1a84      	subs	r4, r0, r2
 80010c2:	eb61 0503 	sbc.w	r5, r1, r3
 80010c6:	4b8c      	ldr	r3, [pc, #560]	@ (80012f8 <canardHandleRxFrame+0x42c>)
 80010c8:	429c      	cmp	r4, r3
 80010ca:	f175 0300 	sbcs.w	r3, r5, #0
 80010ce:	bf2c      	ite	cs
 80010d0:	2301      	movcs	r3, #1
 80010d2:	2300      	movcc	r3, #0
 80010d4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    const bool non_wrapped_tid = computeTransferIDForwardDistance(TRANSFER_ID_FROM_TAIL_BYTE(tail_byte), (uint8_t) rx_state->transfer_id) < (1 << (TRANSFER_ID_BIT_LEN-1));
 80010d8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80010dc:	f003 031f 	and.w	r3, r3, #31
 80010e0:	b2da      	uxtb	r2, r3
 80010e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80010e4:	7ddb      	ldrb	r3, [r3, #23]
 80010e6:	f3c3 0384 	ubfx	r3, r3, #2, #5
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	4619      	mov	r1, r3
 80010ee:	4610      	mov	r0, r2
 80010f0:	f000 fd26 	bl	8001b40 <computeTransferIDForwardDistance>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b0f      	cmp	r3, #15
 80010f8:	bfd4      	ite	le
 80010fa:	2301      	movle	r3, #1
 80010fc:	2300      	movgt	r3, #0
 80010fe:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    const bool incomplete_frame = rx_state->buffer_blocks != CANARD_BUFFER_IDX_NONE;
 8001102:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	2b00      	cmp	r3, #0
 8001108:	bf14      	ite	ne
 800110a:	2301      	movne	r3, #1
 800110c:	2300      	moveq	r3, #0
 800110e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    const bool need_restart =
            (not_initialized) ||
            (tid_timed_out) ||
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 8001112:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8001116:	2b00      	cmp	r3, #0
 8001118:	d11f      	bne.n	800115a <canardHandleRxFrame+0x28e>
            (not_initialized) ||
 800111a:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800111e:	2b00      	cmp	r3, #0
 8001120:	d11b      	bne.n	800115a <canardHandleRxFrame+0x28e>
            (tid_timed_out) ||
 8001122:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001126:	2b00      	cmp	r3, #0
 8001128:	d00b      	beq.n	8001142 <canardHandleRxFrame+0x276>
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 800112a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800112e:	2b00      	cmp	r3, #0
 8001130:	d007      	beq.n	8001142 <canardHandleRxFrame+0x276>
 8001132:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001136:	2b00      	cmp	r3, #0
 8001138:	d10f      	bne.n	800115a <canardHandleRxFrame+0x28e>
 800113a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800113e:	2b00      	cmp	r3, #0
 8001140:	d10b      	bne.n	800115a <canardHandleRxFrame+0x28e>
 8001142:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001146:	2b00      	cmp	r3, #0
 8001148:	d009      	beq.n	800115e <canardHandleRxFrame+0x292>
            (iface_switch_allowed && first_frame && non_wrapped_tid);
 800114a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800114e:	2b00      	cmp	r3, #0
 8001150:	d005      	beq.n	800115e <canardHandleRxFrame+0x292>
 8001152:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <canardHandleRxFrame+0x292>
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 800115a:	2301      	movs	r3, #1
 800115c:	e000      	b.n	8001160 <canardHandleRxFrame+0x294>
 800115e:	2300      	movs	r3, #0
    const bool need_restart =
 8001160:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8001164:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8001168:	f003 0301 	and.w	r3, r3, #1
 800116c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42

    if (need_restart)
 8001170:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8001174:	2b00      	cmp	r3, #0
 8001176:	d02f      	beq.n	80011d8 <canardHandleRxFrame+0x30c>
    {
        rx_state->transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte);
 8001178:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800117c:	f003 031f 	and.w	r3, r3, #31
 8001180:	b2d9      	uxtb	r1, r3
 8001182:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001184:	7dd3      	ldrb	r3, [r2, #23]
 8001186:	f361 0386 	bfi	r3, r1, #2, #5
 800118a:	75d3      	strb	r3, [r2, #23]
        rx_state->next_toggle = 0;
 800118c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800118e:	7dd3      	ldrb	r3, [r2, #23]
 8001190:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001194:	75d3      	strb	r3, [r2, #23]
        releaseStatePayload(ins, rx_state);
 8001196:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8001198:	68f8      	ldr	r0, [r7, #12]
 800119a:	f001 f84c 	bl	8002236 <releaseStatePayload>
        rx_state->iface_id = frame->iface_id;
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	7b5a      	ldrb	r2, [r3, #13]
 80011a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80011a4:	769a      	strb	r2, [r3, #26]
        if (!IS_START_OF_TRANSFER(tail_byte))
 80011a6:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80011aa:	09db      	lsrs	r3, r3, #7
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d110      	bne.n	80011d8 <canardHandleRxFrame+0x30c>
        {
            rx_state->transfer_id++;
 80011b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80011b8:	7ddb      	ldrb	r3, [r3, #23]
 80011ba:	f3c3 0384 	ubfx	r3, r3, #2, #5
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	3301      	adds	r3, #1
 80011c2:	f003 031f 	and.w	r3, r3, #31
 80011c6:	b2d9      	uxtb	r1, r3
 80011c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80011ca:	7dd3      	ldrb	r3, [r2, #23]
 80011cc:	f361 0386 	bfi	r3, r1, #2, #5
 80011d0:	75d3      	strb	r3, [r2, #23]
            return -CANARD_ERROR_RX_MISSED_START;
 80011d2:	f06f 030c 	mvn.w	r3, #12
 80011d6:	e211      	b.n	80015fc <canardHandleRxFrame+0x730>
        }
    }

    if (frame->iface_id != rx_state->iface_id)
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	7b5a      	ldrb	r2, [r3, #13]
 80011dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80011de:	7e9b      	ldrb	r3, [r3, #26]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d001      	beq.n	80011e8 <canardHandleRxFrame+0x31c>
    {
        // drop frame if coming from unexpected interface
        return CANARD_OK;
 80011e4:	2300      	movs	r3, #0
 80011e6:	e209      	b.n	80015fc <canardHandleRxFrame+0x730>
    }

    if (IS_START_OF_TRANSFER(tail_byte) && IS_END_OF_TRANSFER(tail_byte)) // single frame transfer
 80011e8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80011ec:	09db      	lsrs	r3, r3, #7
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	f003 0301 	and.w	r3, r3, #1
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d041      	beq.n	800127c <canardHandleRxFrame+0x3b0>
 80011f8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80011fc:	099b      	lsrs	r3, r3, #6
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	f003 0301 	and.w	r3, r3, #1
 8001204:	2b00      	cmp	r3, #0
 8001206:	d039      	beq.n	800127c <canardHandleRxFrame+0x3b0>
    {
        rx_state->timestamp_usec = timestamp_usec;
 8001208:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800120a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800120e:	e9c1 2302 	strd	r2, r3, [r1, #8]
        CanardRxTransfer rx_transfer = {
 8001212:	f107 0310 	add.w	r3, r7, #16
 8001216:	2220      	movs	r2, #32
 8001218:	2100      	movs	r1, #0
 800121a:	4618      	mov	r0, r3
 800121c:	f00e fb54 	bl	800f8c8 <memset>
 8001220:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001224:	e9c7 2304 	strd	r2, r3, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = frame->data,
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	3304      	adds	r3, #4
        CanardRxTransfer rx_transfer = {
 800122c:	61bb      	str	r3, [r7, #24]
            .payload_len = (uint8_t)(frame->data_len - 1U),
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	7b1b      	ldrb	r3, [r3, #12]
 8001232:	3b01      	subs	r3, #1
 8001234:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 8001236:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001238:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800123c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800123e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001242:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 8001246:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800124a:	f003 031f 	and.w	r3, r3, #31
 800124e:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 8001250:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001254:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8001258:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800125c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8001260:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
#elif CANARD_ENABLE_TAO_OPTION
            .tao = !ins->tao_disabled
#endif
        };

        ins->on_reception(ins, &rx_transfer);
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	f107 0210 	add.w	r2, r7, #16
 800126c:	4611      	mov	r1, r2
 800126e:	68f8      	ldr	r0, [r7, #12]
 8001270:	4798      	blx	r3

        prepareForNextTransfer(rx_state);
 8001272:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001274:	f000 fee0 	bl	8002038 <prepareForNextTransfer>
        return CANARD_OK;
 8001278:	2300      	movs	r3, #0
 800127a:	e1bf      	b.n	80015fc <canardHandleRxFrame+0x730>
    }

    if (TOGGLE_BIT(tail_byte) != rx_state->next_toggle)
 800127c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001280:	095b      	lsrs	r3, r3, #5
 8001282:	b2db      	uxtb	r3, r3
 8001284:	f003 0301 	and.w	r3, r3, #1
 8001288:	2b00      	cmp	r3, #0
 800128a:	bf14      	ite	ne
 800128c:	2301      	movne	r3, #1
 800128e:	2300      	moveq	r3, #0
 8001290:	b2db      	uxtb	r3, r3
 8001292:	461a      	mov	r2, r3
 8001294:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001296:	7ddb      	ldrb	r3, [r3, #23]
 8001298:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800129c:	b2db      	uxtb	r3, r3
 800129e:	429a      	cmp	r2, r3
 80012a0:	d002      	beq.n	80012a8 <canardHandleRxFrame+0x3dc>
    {
        return -CANARD_ERROR_RX_WRONG_TOGGLE;
 80012a2:	f06f 030d 	mvn.w	r3, #13
 80012a6:	e1a9      	b.n	80015fc <canardHandleRxFrame+0x730>
    }

    if (TRANSFER_ID_FROM_TAIL_BYTE(tail_byte) != rx_state->transfer_id)
 80012a8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80012ac:	f003 031f 	and.w	r3, r3, #31
 80012b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80012b2:	7dd2      	ldrb	r2, [r2, #23]
 80012b4:	f3c2 0284 	ubfx	r2, r2, #2, #5
 80012b8:	b2d2      	uxtb	r2, r2
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d002      	beq.n	80012c4 <canardHandleRxFrame+0x3f8>
    {
        return -CANARD_ERROR_RX_UNEXPECTED_TID;
 80012be:	f06f 030e 	mvn.w	r3, #14
 80012c2:	e19b      	b.n	80015fc <canardHandleRxFrame+0x730>
    }

    if (IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))      // Beginning of multi frame transfer
 80012c4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80012c8:	09db      	lsrs	r3, r3, #7
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	f003 0301 	and.w	r3, r3, #1
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d061      	beq.n	8001398 <canardHandleRxFrame+0x4cc>
 80012d4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80012d8:	099b      	lsrs	r3, r3, #6
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	f003 0301 	and.w	r3, r3, #1
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d159      	bne.n	8001398 <canardHandleRxFrame+0x4cc>
    {
        if (frame->data_len <= 3)
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	7b1b      	ldrb	r3, [r3, #12]
 80012e8:	2b03      	cmp	r3, #3
 80012ea:	d807      	bhi.n	80012fc <canardHandleRxFrame+0x430>
        {
            return -CANARD_ERROR_RX_SHORT_FRAME;
 80012ec:	f06f 030f 	mvn.w	r3, #15
 80012f0:	e184      	b.n	80015fc <canardHandleRxFrame+0x730>
 80012f2:	bf00      	nop
 80012f4:	001e8481 	.word	0x001e8481
 80012f8:	000f4241 	.word	0x000f4241
        }

        // take off the crc and store the payload
        rx_state->timestamp_usec = timestamp_usec;
 80012fc:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80012fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001302:	e9c1 2302 	strd	r2, r3, [r1, #8]
        rx_state->payload_len = 0;
 8001306:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001308:	8ad3      	ldrh	r3, [r2, #22]
 800130a:	f36f 0309 	bfc	r3, #0, #10
 800130e:	82d3      	strh	r3, [r2, #22]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	f103 000c 	add.w	r0, r3, #12
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	3304      	adds	r3, #4
 800131a:	1c9a      	adds	r2, r3, #2
                                                 (uint8_t) (frame->data_len - 3));
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 8001320:	3b03      	subs	r3, #3
 8001322:	b2db      	uxtb	r3, r3
 8001324:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8001326:	f000 ffbb 	bl	80022a0 <bufferBlockPushBytes>
 800132a:	4603      	mov	r3, r0
 800132c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        if (ret < 0)
 8001330:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8001334:	2b00      	cmp	r3, #0
 8001336:	da09      	bge.n	800134c <canardHandleRxFrame+0x480>
        {
            releaseStatePayload(ins, rx_state);
 8001338:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800133a:	68f8      	ldr	r0, [r7, #12]
 800133c:	f000 ff7b 	bl	8002236 <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 8001340:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001342:	f000 fe79 	bl	8002038 <prepareForNextTransfer>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8001346:	f06f 0302 	mvn.w	r3, #2
 800134a:	e157      	b.n	80015fc <canardHandleRxFrame+0x730>
        }
        rx_state->payload_crc = (uint16_t)(((uint16_t) frame->data[0]) | (uint16_t)((uint16_t) frame->data[1] << 8U));
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	791b      	ldrb	r3, [r3, #4]
 8001350:	461a      	mov	r2, r3
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	795b      	ldrb	r3, [r3, #5]
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	b29b      	uxth	r3, r3
 800135a:	4313      	orrs	r3, r2
 800135c:	b29a      	uxth	r2, r3
 800135e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001360:	831a      	strh	r2, [r3, #24]
        rx_state->calculated_crc = crcAddSignature(0xFFFFU, data_type_signature);
 8001362:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001366:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800136a:	f001 fa86 	bl	800287a <crcAddSignature>
 800136e:	4603      	mov	r3, r0
 8001370:	461a      	mov	r2, r3
 8001372:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001374:	829a      	strh	r2, [r3, #20]
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8001376:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001378:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	3304      	adds	r3, #4
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 800137e:	1c99      	adds	r1, r3, #2
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	7b1b      	ldrb	r3, [r3, #12]
 8001384:	3b03      	subs	r3, #3
 8001386:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8001388:	461a      	mov	r2, r3
 800138a:	f001 faa5 	bl	80028d8 <crcAdd>
 800138e:	4603      	mov	r3, r0
 8001390:	461a      	mov	r2, r3
 8001392:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001394:	829a      	strh	r2, [r3, #20]
    {
 8001396:	e124      	b.n	80015e2 <canardHandleRxFrame+0x716>
    }
    else if (!IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))    // Middle of a multi-frame transfer
 8001398:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800139c:	09db      	lsrs	r3, r3, #7
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	f003 0301 	and.w	r3, r3, #1
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d133      	bne.n	8001410 <canardHandleRxFrame+0x544>
 80013a8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80013ac:	099b      	lsrs	r3, r3, #6
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	f003 0301 	and.w	r3, r3, #1
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d12b      	bne.n	8001410 <canardHandleRxFrame+0x544>
    {
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	f103 000c 	add.w	r0, r3, #12
 80013be:	68bb      	ldr	r3, [r7, #8]
 80013c0:	1d1a      	adds	r2, r3, #4
                                                 (uint8_t) (frame->data_len - 1));
 80013c2:	68bb      	ldr	r3, [r7, #8]
 80013c4:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 80013c6:	3b01      	subs	r3, #1
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80013cc:	f000 ff68 	bl	80022a0 <bufferBlockPushBytes>
 80013d0:	4603      	mov	r3, r0
 80013d2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (ret < 0)
 80013d4:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 80013d8:	2b00      	cmp	r3, #0
 80013da:	da09      	bge.n	80013f0 <canardHandleRxFrame+0x524>
        {
            releaseStatePayload(ins, rx_state);
 80013dc:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80013de:	68f8      	ldr	r0, [r7, #12]
 80013e0:	f000 ff29 	bl	8002236 <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 80013e4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80013e6:	f000 fe27 	bl	8002038 <prepareForNextTransfer>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 80013ea:	f06f 0302 	mvn.w	r3, #2
 80013ee:	e105      	b.n	80015fc <canardHandleRxFrame+0x730>
        }
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 80013f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80013f2:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data, (uint8_t)(frame->data_len - 1));
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	1d19      	adds	r1, r3, #4
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	7b1b      	ldrb	r3, [r3, #12]
 80013fc:	3b01      	subs	r3, #1
 80013fe:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8001400:	461a      	mov	r2, r3
 8001402:	f001 fa69 	bl	80028d8 <crcAdd>
 8001406:	4603      	mov	r3, r0
 8001408:	461a      	mov	r2, r3
 800140a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800140c:	829a      	strh	r2, [r3, #20]
    {
 800140e:	e0e8      	b.n	80015e2 <canardHandleRxFrame+0x716>
    }
    else                                                                            // End of a multi-frame transfer
    {
        const uint8_t frame_payload_size = (uint8_t)(frame->data_len - 1);
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	7b1b      	ldrb	r3, [r3, #12]
 8001414:	3b01      	subs	r3, #1
 8001416:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

        uint8_t tail_offset = 0;
 800141a:	2300      	movs	r3, #0
 800141c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

        if (rx_state->payload_len < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE)
 8001420:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001422:	8adb      	ldrh	r3, [r3, #22]
 8001424:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001428:	b29b      	uxth	r3, r3
 800142a:	2b04      	cmp	r3, #4
 800142c:	d823      	bhi.n	8001476 <canardHandleRxFrame+0x5aa>
        {
            // Copy the beginning of the frame into the head, point the tail pointer to the remainder
            for (size_t i = rx_state->payload_len;
 800142e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001430:	8adb      	ldrh	r3, [r3, #22]
 8001432:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001436:	b29b      	uxth	r3, r3
 8001438:	667b      	str	r3, [r7, #100]	@ 0x64
 800143a:	e012      	b.n	8001462 <canardHandleRxFrame+0x596>
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
                 i++, tail_offset++)
            {
                rx_state->buffer_head[i] = frame->data[tail_offset];
 800143c:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001440:	68ba      	ldr	r2, [r7, #8]
 8001442:	4413      	add	r3, r2
 8001444:	7919      	ldrb	r1, [r3, #4]
 8001446:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001448:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800144a:	4413      	add	r3, r2
 800144c:	331b      	adds	r3, #27
 800144e:	460a      	mov	r2, r1
 8001450:	701a      	strb	r2, [r3, #0]
                 i++, tail_offset++)
 8001452:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001454:	3301      	adds	r3, #1
 8001456:	667b      	str	r3, [r7, #100]	@ 0x64
 8001458:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800145c:	3301      	adds	r3, #1
 800145e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
 8001462:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001464:	2b04      	cmp	r3, #4
 8001466:	d848      	bhi.n	80014fa <canardHandleRxFrame+0x62e>
 8001468:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 800146c:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001470:	429a      	cmp	r2, r3
 8001472:	d3e3      	bcc.n	800143c <canardHandleRxFrame+0x570>
 8001474:	e041      	b.n	80014fa <canardHandleRxFrame+0x62e>
            }
        }
        else
        {
            // Like above, except that the beginning goes into the last block of the storage
            CanardBufferBlock* block = canardBufferFromIdx(&ins->allocator, rx_state->buffer_blocks);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	f103 020c 	add.w	r2, r3, #12
 800147c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	4619      	mov	r1, r3
 8001482:	4610      	mov	r0, r2
 8001484:	f7ff fc1e 	bl	8000cc4 <canardBufferFromIdx>
 8001488:	6638      	str	r0, [r7, #96]	@ 0x60
            if (block != NULL)
 800148a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800148c:	2b00      	cmp	r3, #0
 800148e:	d034      	beq.n	80014fa <canardHandleRxFrame+0x62e>
            {
                size_t offset = CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE;    // Payload offset of the first block
 8001490:	2305      	movs	r3, #5
 8001492:	65fb      	str	r3, [r7, #92]	@ 0x5c
                while (block->next != NULL)
 8001494:	e005      	b.n	80014a2 <canardHandleRxFrame+0x5d6>
                {
                    block = block->next;
 8001496:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	663b      	str	r3, [r7, #96]	@ 0x60
                    offset += CANARD_BUFFER_BLOCK_DATA_SIZE;
 800149c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800149e:	331c      	adds	r3, #28
 80014a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
                while (block->next != NULL)
 80014a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d1f5      	bne.n	8001496 <canardHandleRxFrame+0x5ca>
                }
                CANARD_ASSERT(block != NULL);

                const size_t offset_within_block = rx_state->payload_len - offset;
 80014aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80014ac:	8adb      	ldrh	r3, [r3, #22]
 80014ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	461a      	mov	r2, r3
 80014b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	63bb      	str	r3, [r7, #56]	@ 0x38
                CANARD_ASSERT(offset_within_block <= CANARD_BUFFER_BLOCK_DATA_SIZE);

                for (size_t i = offset_within_block;
 80014bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80014c0:	e012      	b.n	80014e8 <canardHandleRxFrame+0x61c>
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
                     i++, tail_offset++)
                {
                    block->data[i] = frame->data[tail_offset];
 80014c2:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80014c6:	68ba      	ldr	r2, [r7, #8]
 80014c8:	4413      	add	r3, r2
 80014ca:	7919      	ldrb	r1, [r3, #4]
 80014cc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80014ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80014d0:	4413      	add	r3, r2
 80014d2:	3304      	adds	r3, #4
 80014d4:	460a      	mov	r2, r1
 80014d6:	701a      	strb	r2, [r3, #0]
                     i++, tail_offset++)
 80014d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80014da:	3301      	adds	r3, #1
 80014dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80014de:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80014e2:	3301      	adds	r3, #1
 80014e4:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
 80014e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80014ea:	2b1b      	cmp	r3, #27
 80014ec:	d805      	bhi.n	80014fa <canardHandleRxFrame+0x62e>
 80014ee:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 80014f2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80014f6:	429a      	cmp	r2, r3
 80014f8:	d3e3      	bcc.n	80014c2 <canardHandleRxFrame+0x5f6>
                }
            }
        }

        CanardRxTransfer rx_transfer = {
 80014fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80014fe:	e9c7 2304 	strd	r2, r3, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = rx_state->buffer_head,
 8001502:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001504:	331b      	adds	r3, #27
        CanardRxTransfer rx_transfer = {
 8001506:	61bb      	str	r3, [r7, #24]
            .payload_middle = canardBufferFromIdx(&ins->allocator, rx_state->buffer_blocks),
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	f103 020c 	add.w	r2, r3, #12
 800150e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	4619      	mov	r1, r3
 8001514:	4610      	mov	r0, r2
 8001516:	f7ff fbd5 	bl	8000cc4 <canardBufferFromIdx>
 800151a:	4603      	mov	r3, r0
        CanardRxTransfer rx_transfer = {
 800151c:	61fb      	str	r3, [r7, #28]
            .payload_tail = (tail_offset >= frame_payload_size) ? NULL : (&frame->data[tail_offset]),
 800151e:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8001522:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001526:	429a      	cmp	r2, r3
 8001528:	d205      	bcs.n	8001536 <canardHandleRxFrame+0x66a>
 800152a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800152e:	68ba      	ldr	r2, [r7, #8]
 8001530:	4413      	add	r3, r2
 8001532:	3304      	adds	r3, #4
 8001534:	e000      	b.n	8001538 <canardHandleRxFrame+0x66c>
 8001536:	2300      	movs	r3, #0
        CanardRxTransfer rx_transfer = {
 8001538:	623b      	str	r3, [r7, #32]
            .payload_len = (uint16_t)(rx_state->payload_len + frame_payload_size),
 800153a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800153c:	8adb      	ldrh	r3, [r3, #22]
 800153e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001542:	b29b      	uxth	r3, r3
 8001544:	461a      	mov	r2, r3
 8001546:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800154a:	b29b      	uxth	r3, r3
 800154c:	4413      	add	r3, r2
 800154e:	b29b      	uxth	r3, r3
        CanardRxTransfer rx_transfer = {
 8001550:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001552:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001556:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001558:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800155c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 8001560:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001564:	f003 031f 	and.w	r3, r3, #31
 8001568:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 800156a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800156e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8001572:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8001576:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800157a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
#elif CANARD_ENABLE_TAO_OPTION
            .tao = !ins->tao_disabled
#endif
        };

        rx_state->buffer_blocks = CANARD_BUFFER_IDX_NONE;     // Block list ownership has been transferred to rx_transfer!
 800157e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001580:	2200      	movs	r2, #0
 8001582:	605a      	str	r2, [r3, #4]

        // CRC validation
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc, frame->data, frame->data_len - 1U);
 8001584:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001586:	8a98      	ldrh	r0, [r3, #20]
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	1d19      	adds	r1, r3, #4
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	7b1b      	ldrb	r3, [r3, #12]
 8001590:	3b01      	subs	r3, #1
 8001592:	461a      	mov	r2, r3
 8001594:	f001 f9a0 	bl	80028d8 <crcAdd>
 8001598:	4603      	mov	r3, r0
 800159a:	461a      	mov	r2, r3
 800159c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800159e:	829a      	strh	r2, [r3, #20]
        if (rx_state->calculated_crc == rx_state->payload_crc)
 80015a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80015a2:	8a9a      	ldrh	r2, [r3, #20]
 80015a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80015a6:	8b1b      	ldrh	r3, [r3, #24]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d106      	bne.n	80015ba <canardHandleRxFrame+0x6ee>
        {
            ins->on_reception(ins, &rx_transfer);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	f107 0210 	add.w	r2, r7, #16
 80015b4:	4611      	mov	r1, r2
 80015b6:	68f8      	ldr	r0, [r7, #12]
 80015b8:	4798      	blx	r3
        }

        // Making sure the payload is released even if the application didn't bother with it
        canardReleaseRxTransferPayload(ins, &rx_transfer);
 80015ba:	f107 0310 	add.w	r3, r7, #16
 80015be:	4619      	mov	r1, r3
 80015c0:	68f8      	ldr	r0, [r7, #12]
 80015c2:	f000 fa93 	bl	8001aec <canardReleaseRxTransferPayload>
        prepareForNextTransfer(rx_state);
 80015c6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80015c8:	f000 fd36 	bl	8002038 <prepareForNextTransfer>

        if (rx_state->calculated_crc == rx_state->payload_crc)
 80015cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80015ce:	8a9a      	ldrh	r2, [r3, #20]
 80015d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80015d2:	8b1b      	ldrh	r3, [r3, #24]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d101      	bne.n	80015dc <canardHandleRxFrame+0x710>
        {
            return CANARD_OK;
 80015d8:	2300      	movs	r3, #0
 80015da:	e00f      	b.n	80015fc <canardHandleRxFrame+0x730>
        }
        else
        {
            return -CANARD_ERROR_RX_BAD_CRC;
 80015dc:	f06f 0310 	mvn.w	r3, #16
 80015e0:	e00c      	b.n	80015fc <canardHandleRxFrame+0x730>
        }
    }

    rx_state->next_toggle = rx_state->next_toggle ? 0 : 1;
 80015e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80015e4:	7ddb      	ldrb	r3, [r3, #23]
 80015e6:	b25b      	sxtb	r3, r3
 80015e8:	43db      	mvns	r3, r3
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	09db      	lsrs	r3, r3, #7
 80015ee:	b2d9      	uxtb	r1, r3
 80015f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80015f2:	7dd3      	ldrb	r3, [r2, #23]
 80015f4:	f361 13c7 	bfi	r3, r1, #7, #1
 80015f8:	75d3      	strb	r3, [r2, #23]
    return CANARD_OK;
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3774      	adds	r7, #116	@ 0x74
 8001600:	46bd      	mov	sp, r7
 8001602:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001606:	bf00      	nop

08001608 <canardCleanupStaleTransfers>:

void canardCleanupStaleTransfers(CanardInstance* ins, uint64_t current_time_usec)
{
 8001608:	b5b0      	push	{r4, r5, r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0
 800160e:	60f8      	str	r0, [r7, #12]
 8001610:	e9c7 2300 	strd	r2, r3, [r7]
    CanardRxState* prev = ins->rx_states, * state = ins->rx_states;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	6a1b      	ldr	r3, [r3, #32]
 8001618:	617b      	str	r3, [r7, #20]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	6a1b      	ldr	r3, [r3, #32]
 800161e:	613b      	str	r3, [r7, #16]

    while (state != NULL)
 8001620:	e053      	b.n	80016ca <canardCleanupStaleTransfers+0xc2>
    {
        if ((current_time_usec - state->timestamp_usec) > TRANSFER_TIMEOUT_USEC)
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001628:	e9d7 0100 	ldrd	r0, r1, [r7]
 800162c:	1a84      	subs	r4, r0, r2
 800162e:	eb61 0503 	sbc.w	r5, r1, r3
 8001632:	4b2a      	ldr	r3, [pc, #168]	@ (80016dc <canardCleanupStaleTransfers+0xd4>)
 8001634:	429c      	cmp	r4, r3
 8001636:	f175 0300 	sbcs.w	r3, r5, #0
 800163a:	d33a      	bcc.n	80016b2 <canardCleanupStaleTransfers+0xaa>
        {
            if (state == ins->rx_states)
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	6a1b      	ldr	r3, [r3, #32]
 8001640:	693a      	ldr	r2, [r7, #16]
 8001642:	429a      	cmp	r2, r3
 8001644:	d11c      	bne.n	8001680 <canardCleanupStaleTransfers+0x78>
            {
                releaseStatePayload(ins, state);
 8001646:	6939      	ldr	r1, [r7, #16]
 8001648:	68f8      	ldr	r0, [r7, #12]
 800164a:	f000 fdf4 	bl	8002236 <releaseStatePayload>
                ins->rx_states = canardRxFromIdx(&ins->allocator, ins->rx_states->next);
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	f103 020c 	add.w	r2, r3, #12
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	6a1b      	ldr	r3, [r3, #32]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4619      	mov	r1, r3
 800165c:	4610      	mov	r0, r2
 800165e:	f7ff fb49 	bl	8000cf4 <canardRxFromIdx>
 8001662:	4602      	mov	r2, r0
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	621a      	str	r2, [r3, #32]
                freeBlock(&ins->allocator, state);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	330c      	adds	r3, #12
 800166c:	6939      	ldr	r1, [r7, #16]
 800166e:	4618      	mov	r0, r3
 8001670:	f001 f9af 	bl	80029d2 <freeBlock>
                state = ins->rx_states;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	613b      	str	r3, [r7, #16]
                prev = state;
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	617b      	str	r3, [r7, #20]
 800167e:	e024      	b.n	80016ca <canardCleanupStaleTransfers+0xc2>
            }
            else
            {
                releaseStatePayload(ins, state);
 8001680:	6939      	ldr	r1, [r7, #16]
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	f000 fdd7 	bl	8002236 <releaseStatePayload>
                prev->next = state->next;
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	601a      	str	r2, [r3, #0]
                freeBlock(&ins->allocator, state);
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	330c      	adds	r3, #12
 8001694:	6939      	ldr	r1, [r7, #16]
 8001696:	4618      	mov	r0, r3
 8001698:	f001 f99b 	bl	80029d2 <freeBlock>
                state = canardRxFromIdx(&ins->allocator, prev->next);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	f103 020c 	add.w	r2, r3, #12
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4619      	mov	r1, r3
 80016a8:	4610      	mov	r0, r2
 80016aa:	f7ff fb23 	bl	8000cf4 <canardRxFromIdx>
 80016ae:	6138      	str	r0, [r7, #16]
 80016b0:	e00b      	b.n	80016ca <canardCleanupStaleTransfers+0xc2>
            }
        }
        else
        {
            prev = state;
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	617b      	str	r3, [r7, #20]
            state = canardRxFromIdx(&ins->allocator, state->next);
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	f103 020c 	add.w	r2, r3, #12
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4619      	mov	r1, r3
 80016c2:	4610      	mov	r0, r2
 80016c4:	f7ff fb16 	bl	8000cf4 <canardRxFromIdx>
 80016c8:	6138      	str	r0, [r7, #16]
    while (state != NULL)
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d1a8      	bne.n	8001622 <canardCleanupStaleTransfers+0x1a>
            prev_item = item;
            item = item->next;
        }
    }
#endif
}
 80016d0:	bf00      	nop
 80016d2:	bf00      	nop
 80016d4:	3718      	adds	r7, #24
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bdb0      	pop	{r4, r5, r7, pc}
 80016da:	bf00      	nop
 80016dc:	001e8481 	.word	0x001e8481

080016e0 <canardDecodeScalar>:
int16_t canardDecodeScalar(const CanardRxTransfer* transfer,
                           uint32_t bit_offset,
                           uint8_t bit_length,
                           bool value_is_signed,
                           void* out_value)
{
 80016e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016e4:	b08d      	sub	sp, #52	@ 0x34
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	61f8      	str	r0, [r7, #28]
 80016ea:	61b9      	str	r1, [r7, #24]
 80016ec:	4611      	mov	r1, r2
 80016ee:	461a      	mov	r2, r3
 80016f0:	460b      	mov	r3, r1
 80016f2:	75fb      	strb	r3, [r7, #23]
 80016f4:	4613      	mov	r3, r2
 80016f6:	75bb      	strb	r3, [r7, #22]
    if (transfer == NULL || out_value == NULL)
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d002      	beq.n	8001704 <canardDecodeScalar+0x24>
 80016fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001700:	2b00      	cmp	r3, #0
 8001702:	d102      	bne.n	800170a <canardDecodeScalar+0x2a>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001704:	f06f 0301 	mvn.w	r3, #1
 8001708:	e16e      	b.n	80019e8 <canardDecodeScalar+0x308>
    }

    if (bit_length < 1 || bit_length > 64)
 800170a:	7dfb      	ldrb	r3, [r7, #23]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d002      	beq.n	8001716 <canardDecodeScalar+0x36>
 8001710:	7dfb      	ldrb	r3, [r7, #23]
 8001712:	2b40      	cmp	r3, #64	@ 0x40
 8001714:	d902      	bls.n	800171c <canardDecodeScalar+0x3c>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001716:	f06f 0301 	mvn.w	r3, #1
 800171a:	e165      	b.n	80019e8 <canardDecodeScalar+0x308>
    }

    if (bit_length == 1 && value_is_signed)
 800171c:	7dfb      	ldrb	r3, [r7, #23]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d105      	bne.n	800172e <canardDecodeScalar+0x4e>
 8001722:	7dbb      	ldrb	r3, [r7, #22]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d002      	beq.n	800172e <canardDecodeScalar+0x4e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001728:	f06f 0301 	mvn.w	r3, #1
 800172c:	e15c      	b.n	80019e8 <canardDecodeScalar+0x308>
        uint64_t u64;
        int64_t  s64;           ///< Also double, possibly float, possibly long double (depends on implementation)
        uint8_t bytes[8];
    } storage;

    memset(&storage, 0, sizeof(storage));   // This is important
 800172e:	f107 0320 	add.w	r3, r7, #32
 8001732:	2208      	movs	r2, #8
 8001734:	2100      	movs	r1, #0
 8001736:	4618      	mov	r0, r3
 8001738:	f00e f8c6 	bl	800f8c8 <memset>

    const int16_t result = descatterTransferPayload(transfer, bit_offset, bit_length, &storage.bytes[0]);
 800173c:	f107 0320 	add.w	r3, r7, #32
 8001740:	7dfa      	ldrb	r2, [r7, #23]
 8001742:	69b9      	ldr	r1, [r7, #24]
 8001744:	69f8      	ldr	r0, [r7, #28]
 8001746:	f000 ff33 	bl	80025b0 <descatterTransferPayload>
 800174a:	4603      	mov	r3, r0
 800174c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    if (result <= 0)
 800174e:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8001752:	2b00      	cmp	r3, #0
 8001754:	dc02      	bgt.n	800175c <canardDecodeScalar+0x7c>
    {
        return result;
 8001756:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 800175a:	e145      	b.n	80019e8 <canardDecodeScalar+0x308>
     * The bit copy algorithm assumes that more significant bits have lower index, so we need to shift some.
     * Extra most significant bits will be filled with zeroes, which is fine.
     * Coverity Scan mistakenly believes that the array may be overrun if bit_length == 64; however, this branch will
     * not be taken if bit_length == 64, because 64 % 8 == 0.
     */
    if ((bit_length % 8) != 0)
 800175c:	7dfb      	ldrb	r3, [r7, #23]
 800175e:	f003 0307 	and.w	r3, r3, #7
 8001762:	b2db      	uxtb	r3, r3
 8001764:	2b00      	cmp	r3, #0
 8001766:	d018      	beq.n	800179a <canardDecodeScalar+0xba>
    {
        // coverity[overrun-local]
        storage.bytes[bit_length / 8U] = (uint8_t)(storage.bytes[bit_length / 8U] >> ((8U - (bit_length % 8U)) & 7U));
 8001768:	7dfb      	ldrb	r3, [r7, #23]
 800176a:	08db      	lsrs	r3, r3, #3
 800176c:	b2db      	uxtb	r3, r3
 800176e:	3320      	adds	r3, #32
 8001770:	f107 0210 	add.w	r2, r7, #16
 8001774:	4413      	add	r3, r2
 8001776:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800177a:	461a      	mov	r2, r3
 800177c:	7dfb      	ldrb	r3, [r7, #23]
 800177e:	425b      	negs	r3, r3
 8001780:	f003 0307 	and.w	r3, r3, #7
 8001784:	411a      	asrs	r2, r3
 8001786:	7dfb      	ldrb	r3, [r7, #23]
 8001788:	08db      	lsrs	r3, r3, #3
 800178a:	b2db      	uxtb	r3, r3
 800178c:	b2d2      	uxtb	r2, r2
 800178e:	3320      	adds	r3, #32
 8001790:	f107 0110 	add.w	r1, r7, #16
 8001794:	440b      	add	r3, r1
 8001796:	f803 2c10 	strb.w	r2, [r3, #-16]
    }

    /*
     * Determining the closest standard byte length - this will be needed for byte reordering and sign bit extension.
     */
    uint8_t std_byte_length = 0;
 800179a:	2300      	movs	r3, #0
 800179c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if      (bit_length == 1)   { std_byte_length = sizeof(bool); }
 80017a0:	7dfb      	ldrb	r3, [r7, #23]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d103      	bne.n	80017ae <canardDecodeScalar+0xce>
 80017a6:	2301      	movs	r3, #1
 80017a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80017ac:	e01e      	b.n	80017ec <canardDecodeScalar+0x10c>
    else if (bit_length <= 8)   { std_byte_length = 1; }
 80017ae:	7dfb      	ldrb	r3, [r7, #23]
 80017b0:	2b08      	cmp	r3, #8
 80017b2:	d803      	bhi.n	80017bc <canardDecodeScalar+0xdc>
 80017b4:	2301      	movs	r3, #1
 80017b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80017ba:	e017      	b.n	80017ec <canardDecodeScalar+0x10c>
    else if (bit_length <= 16)  { std_byte_length = 2; }
 80017bc:	7dfb      	ldrb	r3, [r7, #23]
 80017be:	2b10      	cmp	r3, #16
 80017c0:	d803      	bhi.n	80017ca <canardDecodeScalar+0xea>
 80017c2:	2302      	movs	r3, #2
 80017c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80017c8:	e010      	b.n	80017ec <canardDecodeScalar+0x10c>
    else if (bit_length <= 32)  { std_byte_length = 4; }
 80017ca:	7dfb      	ldrb	r3, [r7, #23]
 80017cc:	2b20      	cmp	r3, #32
 80017ce:	d803      	bhi.n	80017d8 <canardDecodeScalar+0xf8>
 80017d0:	2304      	movs	r3, #4
 80017d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80017d6:	e009      	b.n	80017ec <canardDecodeScalar+0x10c>
    else if (bit_length <= 64)  { std_byte_length = 8; }
 80017d8:	7dfb      	ldrb	r3, [r7, #23]
 80017da:	2b40      	cmp	r3, #64	@ 0x40
 80017dc:	d803      	bhi.n	80017e6 <canardDecodeScalar+0x106>
 80017de:	2308      	movs	r3, #8
 80017e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80017e4:	e002      	b.n	80017ec <canardDecodeScalar+0x10c>
    else
    {
        CANARD_ASSERT(false);
        return -CANARD_ERROR_INTERNAL;
 80017e6:	f06f 0308 	mvn.w	r3, #8
 80017ea:	e0fd      	b.n	80019e8 <canardDecodeScalar+0x308>
    CANARD_ASSERT((std_byte_length > 0) && (std_byte_length <= 8));

    /*
     * Flipping the byte order if needed.
     */
    if (isBigEndian())
 80017ec:	f000 ffd5 	bl	800279a <isBigEndian>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d007      	beq.n	8001806 <canardDecodeScalar+0x126>
    {
        swapByteOrder(&storage.bytes[0], std_byte_length);
 80017f6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80017fa:	f107 0320 	add.w	r3, r7, #32
 80017fe:	4611      	mov	r1, r2
 8001800:	4618      	mov	r0, r3
 8001802:	f000 ffdb 	bl	80027bc <swapByteOrder>

    /*
     * Extending the sign bit if needed. I miss templates.
     * Note that we operate on unsigned values in order to avoid undefined behaviors.
     */
    if (value_is_signed && (std_byte_length * 8 != bit_length))
 8001806:	7dbb      	ldrb	r3, [r7, #22]
 8001808:	2b00      	cmp	r3, #0
 800180a:	f000 809b 	beq.w	8001944 <canardDecodeScalar+0x264>
 800180e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001812:	00da      	lsls	r2, r3, #3
 8001814:	7dfb      	ldrb	r3, [r7, #23]
 8001816:	429a      	cmp	r2, r3
 8001818:	f000 8094 	beq.w	8001944 <canardDecodeScalar+0x264>
    {
        if (bit_length <= 8)
 800181c:	7dfb      	ldrb	r3, [r7, #23]
 800181e:	2b08      	cmp	r3, #8
 8001820:	d819      	bhi.n	8001856 <canardDecodeScalar+0x176>
        {
            if ((storage.u8 & (1U << (bit_length - 1U))) != 0)                           // If the sign bit is set...
 8001822:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001826:	461a      	mov	r2, r3
 8001828:	7dfb      	ldrb	r3, [r7, #23]
 800182a:	3b01      	subs	r3, #1
 800182c:	fa22 f303 	lsr.w	r3, r2, r3
 8001830:	f003 0301 	and.w	r3, r3, #1
 8001834:	2b00      	cmp	r3, #0
 8001836:	f000 8085 	beq.w	8001944 <canardDecodeScalar+0x264>
            {
                storage.u8 |= (uint8_t) 0xFFU & (uint8_t) ~((1U << bit_length) - 1U);   // ...set all bits above it.
 800183a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800183e:	7dfb      	ldrb	r3, [r7, #23]
 8001840:	2101      	movs	r1, #1
 8001842:	fa01 f303 	lsl.w	r3, r1, r3
 8001846:	b2db      	uxtb	r3, r3
 8001848:	425b      	negs	r3, r3
 800184a:	b2db      	uxtb	r3, r3
 800184c:	4313      	orrs	r3, r2
 800184e:	b2db      	uxtb	r3, r3
 8001850:	f887 3020 	strb.w	r3, [r7, #32]
 8001854:	e076      	b.n	8001944 <canardDecodeScalar+0x264>
            }
        }
        else if (bit_length <= 16)
 8001856:	7dfb      	ldrb	r3, [r7, #23]
 8001858:	2b10      	cmp	r3, #16
 800185a:	d815      	bhi.n	8001888 <canardDecodeScalar+0x1a8>
        {
            if ((storage.u16 & (1U << (bit_length - 1U))) != 0)
 800185c:	8c3b      	ldrh	r3, [r7, #32]
 800185e:	461a      	mov	r2, r3
 8001860:	7dfb      	ldrb	r3, [r7, #23]
 8001862:	3b01      	subs	r3, #1
 8001864:	fa22 f303 	lsr.w	r3, r2, r3
 8001868:	f003 0301 	and.w	r3, r3, #1
 800186c:	2b00      	cmp	r3, #0
 800186e:	d069      	beq.n	8001944 <canardDecodeScalar+0x264>
            {
                storage.u16 |= (uint16_t) 0xFFFFU & (uint16_t) ~((1U << bit_length) - 1U);
 8001870:	8c3a      	ldrh	r2, [r7, #32]
 8001872:	7dfb      	ldrb	r3, [r7, #23]
 8001874:	2101      	movs	r1, #1
 8001876:	fa01 f303 	lsl.w	r3, r1, r3
 800187a:	b29b      	uxth	r3, r3
 800187c:	425b      	negs	r3, r3
 800187e:	b29b      	uxth	r3, r3
 8001880:	4313      	orrs	r3, r2
 8001882:	b29b      	uxth	r3, r3
 8001884:	843b      	strh	r3, [r7, #32]
 8001886:	e05d      	b.n	8001944 <canardDecodeScalar+0x264>
            }
        }
        else if (bit_length <= 32)
 8001888:	7dfb      	ldrb	r3, [r7, #23]
 800188a:	2b20      	cmp	r3, #32
 800188c:	d811      	bhi.n	80018b2 <canardDecodeScalar+0x1d2>
        {
            if ((storage.u32 & (((uint32_t) 1) << (bit_length - 1U))) != 0)
 800188e:	6a3a      	ldr	r2, [r7, #32]
 8001890:	7dfb      	ldrb	r3, [r7, #23]
 8001892:	3b01      	subs	r3, #1
 8001894:	fa22 f303 	lsr.w	r3, r2, r3
 8001898:	f003 0301 	and.w	r3, r3, #1
 800189c:	2b00      	cmp	r3, #0
 800189e:	d051      	beq.n	8001944 <canardDecodeScalar+0x264>
            {
                storage.u32 |= (uint32_t) 0xFFFFFFFFUL & (uint32_t) ~((((uint32_t) 1) << bit_length) - 1U);
 80018a0:	6a3a      	ldr	r2, [r7, #32]
 80018a2:	7dfb      	ldrb	r3, [r7, #23]
 80018a4:	2101      	movs	r1, #1
 80018a6:	fa01 f303 	lsl.w	r3, r1, r3
 80018aa:	425b      	negs	r3, r3
 80018ac:	4313      	orrs	r3, r2
 80018ae:	623b      	str	r3, [r7, #32]
 80018b0:	e048      	b.n	8001944 <canardDecodeScalar+0x264>
            }
        }
        else if (bit_length < 64)   // Strictly less, this is not a typo
 80018b2:	7dfb      	ldrb	r3, [r7, #23]
 80018b4:	2b3f      	cmp	r3, #63	@ 0x3f
 80018b6:	d842      	bhi.n	800193e <canardDecodeScalar+0x25e>
        {
            if ((storage.u64 & (((uint64_t) 1) << (bit_length - 1U))) != 0)
 80018b8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80018bc:	7df9      	ldrb	r1, [r7, #23]
 80018be:	1e48      	subs	r0, r1, #1
 80018c0:	f1c0 0620 	rsb	r6, r0, #32
 80018c4:	f1a0 0120 	sub.w	r1, r0, #32
 80018c8:	fa22 f400 	lsr.w	r4, r2, r0
 80018cc:	fa03 f606 	lsl.w	r6, r3, r6
 80018d0:	4334      	orrs	r4, r6
 80018d2:	fa23 f101 	lsr.w	r1, r3, r1
 80018d6:	430c      	orrs	r4, r1
 80018d8:	fa23 f500 	lsr.w	r5, r3, r0
 80018dc:	f004 0301 	and.w	r3, r4, #1
 80018e0:	60bb      	str	r3, [r7, #8]
 80018e2:	2300      	movs	r3, #0
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80018ea:	460b      	mov	r3, r1
 80018ec:	4313      	orrs	r3, r2
 80018ee:	d029      	beq.n	8001944 <canardDecodeScalar+0x264>
            {
                storage.u64 |= (uint64_t) 0xFFFFFFFFFFFFFFFFULL & (uint64_t) ~((((uint64_t) 1) << bit_length) - 1U);
 80018f0:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80018f4:	7df9      	ldrb	r1, [r7, #23]
 80018f6:	f04f 0201 	mov.w	r2, #1
 80018fa:	f04f 0300 	mov.w	r3, #0
 80018fe:	f1a1 0620 	sub.w	r6, r1, #32
 8001902:	f1c1 0020 	rsb	r0, r1, #32
 8001906:	fa03 f901 	lsl.w	r9, r3, r1
 800190a:	fa02 f606 	lsl.w	r6, r2, r6
 800190e:	ea49 0906 	orr.w	r9, r9, r6
 8001912:	fa22 f000 	lsr.w	r0, r2, r0
 8001916:	ea49 0900 	orr.w	r9, r9, r0
 800191a:	fa02 f801 	lsl.w	r8, r2, r1
 800191e:	2300      	movs	r3, #0
 8001920:	f1d8 0a00 	rsbs	sl, r8, #0
 8001924:	eb63 0b09 	sbc.w	fp, r3, r9
 8001928:	ea44 030a 	orr.w	r3, r4, sl
 800192c:	603b      	str	r3, [r7, #0]
 800192e:	ea45 030b 	orr.w	r3, r5, fp
 8001932:	607b      	str	r3, [r7, #4]
 8001934:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001938:	e9c7 3408 	strd	r3, r4, [r7, #32]
 800193c:	e002      	b.n	8001944 <canardDecodeScalar+0x264>
            }
        }
        else
        {
            CANARD_ASSERT(false);
            return -CANARD_ERROR_INTERNAL;
 800193e:	f06f 0308 	mvn.w	r3, #8
 8001942:	e051      	b.n	80019e8 <canardDecodeScalar+0x308>
    }

    /*
     * Copying the result out.
     */
    if (value_is_signed)
 8001944:	7dbb      	ldrb	r3, [r7, #22]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d022      	beq.n	8001990 <canardDecodeScalar+0x2b0>
    {
        if      (bit_length <= 8)   { *( (int8_t*) out_value) = storage.s8;  }
 800194a:	7dfb      	ldrb	r3, [r7, #23]
 800194c:	2b08      	cmp	r3, #8
 800194e:	d804      	bhi.n	800195a <canardDecodeScalar+0x27a>
 8001950:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8001954:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001956:	701a      	strb	r2, [r3, #0]
 8001958:	e044      	b.n	80019e4 <canardDecodeScalar+0x304>
        else if (bit_length <= 16)  { *((int16_t*) out_value) = storage.s16; }
 800195a:	7dfb      	ldrb	r3, [r7, #23]
 800195c:	2b10      	cmp	r3, #16
 800195e:	d804      	bhi.n	800196a <canardDecodeScalar+0x28a>
 8001960:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8001964:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001966:	801a      	strh	r2, [r3, #0]
 8001968:	e03c      	b.n	80019e4 <canardDecodeScalar+0x304>
        else if (bit_length <= 32)  { *((int32_t*) out_value) = storage.s32; }
 800196a:	7dfb      	ldrb	r3, [r7, #23]
 800196c:	2b20      	cmp	r3, #32
 800196e:	d803      	bhi.n	8001978 <canardDecodeScalar+0x298>
 8001970:	6a3a      	ldr	r2, [r7, #32]
 8001972:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	e035      	b.n	80019e4 <canardDecodeScalar+0x304>
        else if (bit_length <= 64)  { *((int64_t*) out_value) = storage.s64; }
 8001978:	7dfb      	ldrb	r3, [r7, #23]
 800197a:	2b40      	cmp	r3, #64	@ 0x40
 800197c:	d805      	bhi.n	800198a <canardDecodeScalar+0x2aa>
 800197e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001982:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8001984:	e9c1 2300 	strd	r2, r3, [r1]
 8001988:	e02c      	b.n	80019e4 <canardDecodeScalar+0x304>
        else
        {
            CANARD_ASSERT(false);
            return -CANARD_ERROR_INTERNAL;
 800198a:	f06f 0308 	mvn.w	r3, #8
 800198e:	e02b      	b.n	80019e8 <canardDecodeScalar+0x308>
        }
    }
    else
    {
        if      (bit_length == 1)   { *(    (bool*) out_value) = storage.boolean; }
 8001990:	7dfb      	ldrb	r3, [r7, #23]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d104      	bne.n	80019a0 <canardDecodeScalar+0x2c0>
 8001996:	f897 2020 	ldrb.w	r2, [r7, #32]
 800199a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800199c:	701a      	strb	r2, [r3, #0]
 800199e:	e021      	b.n	80019e4 <canardDecodeScalar+0x304>
        else if (bit_length <= 8)   { *( (uint8_t*) out_value) = storage.u8;  }
 80019a0:	7dfb      	ldrb	r3, [r7, #23]
 80019a2:	2b08      	cmp	r3, #8
 80019a4:	d804      	bhi.n	80019b0 <canardDecodeScalar+0x2d0>
 80019a6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80019aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80019ac:	701a      	strb	r2, [r3, #0]
 80019ae:	e019      	b.n	80019e4 <canardDecodeScalar+0x304>
        else if (bit_length <= 16)  { *((uint16_t*) out_value) = storage.u16; }
 80019b0:	7dfb      	ldrb	r3, [r7, #23]
 80019b2:	2b10      	cmp	r3, #16
 80019b4:	d803      	bhi.n	80019be <canardDecodeScalar+0x2de>
 80019b6:	8c3a      	ldrh	r2, [r7, #32]
 80019b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80019ba:	801a      	strh	r2, [r3, #0]
 80019bc:	e012      	b.n	80019e4 <canardDecodeScalar+0x304>
        else if (bit_length <= 32)  { *((uint32_t*) out_value) = storage.u32; }
 80019be:	7dfb      	ldrb	r3, [r7, #23]
 80019c0:	2b20      	cmp	r3, #32
 80019c2:	d803      	bhi.n	80019cc <canardDecodeScalar+0x2ec>
 80019c4:	6a3a      	ldr	r2, [r7, #32]
 80019c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	e00b      	b.n	80019e4 <canardDecodeScalar+0x304>
        else if (bit_length <= 64)  { *((uint64_t*) out_value) = storage.u64; }
 80019cc:	7dfb      	ldrb	r3, [r7, #23]
 80019ce:	2b40      	cmp	r3, #64	@ 0x40
 80019d0:	d805      	bhi.n	80019de <canardDecodeScalar+0x2fe>
 80019d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80019d6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80019d8:	e9c1 2300 	strd	r2, r3, [r1]
 80019dc:	e002      	b.n	80019e4 <canardDecodeScalar+0x304>
        else
        {
            CANARD_ASSERT(false);
            return -CANARD_ERROR_INTERNAL;
 80019de:	f06f 0308 	mvn.w	r3, #8
 80019e2:	e001      	b.n	80019e8 <canardDecodeScalar+0x308>
        }
    }

    CANARD_ASSERT(result <= bit_length);
    CANARD_ASSERT(result > 0);
    return result;
 80019e4:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3734      	adds	r7, #52	@ 0x34
 80019ec:	46bd      	mov	sp, r7
 80019ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080019f2 <canardEncodeScalar>:

void canardEncodeScalar(void* destination,
                        uint32_t bit_offset,
                        uint8_t bit_length,
                        const void* value)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b08a      	sub	sp, #40	@ 0x28
 80019f6:	af02      	add	r7, sp, #8
 80019f8:	60f8      	str	r0, [r7, #12]
 80019fa:	60b9      	str	r1, [r7, #8]
 80019fc:	603b      	str	r3, [r7, #0]
 80019fe:	4613      	mov	r3, r2
 8001a00:	71fb      	strb	r3, [r7, #7]
     * Maybe not the best solution, but it simplifies the API.
     */
    CANARD_ASSERT(destination != NULL);
    CANARD_ASSERT(value != NULL);

    if (bit_length > 64)
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	2b40      	cmp	r3, #64	@ 0x40
 8001a06:	d901      	bls.n	8001a0c <canardEncodeScalar+0x1a>
    {
        CANARD_ASSERT(false);
        bit_length = 64;
 8001a08:	2340      	movs	r3, #64	@ 0x40
 8001a0a:	71fb      	strb	r3, [r7, #7]
    }

    if (bit_length < 1)
 8001a0c:	79fb      	ldrb	r3, [r7, #7]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <canardEncodeScalar+0x24>
    {
        CANARD_ASSERT(false);
        bit_length = 1;
 8001a12:	2301      	movs	r3, #1
 8001a14:	71fb      	strb	r3, [r7, #7]
        uint32_t u32;
        uint64_t u64;
        uint8_t bytes[8];
    } storage;

    memset(&storage, 0, sizeof(storage));
 8001a16:	f107 0310 	add.w	r3, r7, #16
 8001a1a:	2208      	movs	r2, #8
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f00d ff52 	bl	800f8c8 <memset>

    uint8_t std_byte_length = 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	77fb      	strb	r3, [r7, #31]

    // Extra most significant bits can be safely ignored here.
    if      (bit_length == 1)   { std_byte_length = sizeof(bool);   storage.boolean = (*((bool*) value) != 0); }
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d105      	bne.n	8001a3a <canardEncodeScalar+0x48>
 8001a2e:	2301      	movs	r3, #1
 8001a30:	77fb      	strb	r3, [r7, #31]
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	743b      	strb	r3, [r7, #16]
 8001a38:	e024      	b.n	8001a84 <canardEncodeScalar+0x92>
    else if (bit_length <= 8)   { std_byte_length = 1;              storage.u8  = *((uint8_t*) value);  }
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	2b08      	cmp	r3, #8
 8001a3e:	d805      	bhi.n	8001a4c <canardEncodeScalar+0x5a>
 8001a40:	2301      	movs	r3, #1
 8001a42:	77fb      	strb	r3, [r7, #31]
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	743b      	strb	r3, [r7, #16]
 8001a4a:	e01b      	b.n	8001a84 <canardEncodeScalar+0x92>
    else if (bit_length <= 16)  { std_byte_length = 2;              storage.u16 = *((uint16_t*) value); }
 8001a4c:	79fb      	ldrb	r3, [r7, #7]
 8001a4e:	2b10      	cmp	r3, #16
 8001a50:	d805      	bhi.n	8001a5e <canardEncodeScalar+0x6c>
 8001a52:	2302      	movs	r3, #2
 8001a54:	77fb      	strb	r3, [r7, #31]
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	881b      	ldrh	r3, [r3, #0]
 8001a5a:	823b      	strh	r3, [r7, #16]
 8001a5c:	e012      	b.n	8001a84 <canardEncodeScalar+0x92>
    else if (bit_length <= 32)  { std_byte_length = 4;              storage.u32 = *((uint32_t*) value); }
 8001a5e:	79fb      	ldrb	r3, [r7, #7]
 8001a60:	2b20      	cmp	r3, #32
 8001a62:	d805      	bhi.n	8001a70 <canardEncodeScalar+0x7e>
 8001a64:	2304      	movs	r3, #4
 8001a66:	77fb      	strb	r3, [r7, #31]
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	613b      	str	r3, [r7, #16]
 8001a6e:	e009      	b.n	8001a84 <canardEncodeScalar+0x92>
    else if (bit_length <= 64)  { std_byte_length = 8;              storage.u64 = *((uint64_t*) value); }
 8001a70:	79fb      	ldrb	r3, [r7, #7]
 8001a72:	2b40      	cmp	r3, #64	@ 0x40
 8001a74:	d806      	bhi.n	8001a84 <canardEncodeScalar+0x92>
 8001a76:	2308      	movs	r3, #8
 8001a78:	77fb      	strb	r3, [r7, #31]
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a80:	e9c7 2304 	strd	r2, r3, [r7, #16]
            storage.bytes[i] = (temp >> (8*i)) & 0xFFU;
        }
    }
#endif

    if (isBigEndian())
 8001a84:	f000 fe89 	bl	800279a <isBigEndian>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d006      	beq.n	8001a9c <canardEncodeScalar+0xaa>
    {
        swapByteOrder(&storage.bytes[0], std_byte_length);
 8001a8e:	7ffa      	ldrb	r2, [r7, #31]
 8001a90:	f107 0310 	add.w	r3, r7, #16
 8001a94:	4611      	mov	r1, r2
 8001a96:	4618      	mov	r0, r3
 8001a98:	f000 fe90 	bl	80027bc <swapByteOrder>
     * Extra least significant bits will be filled with zeroes, which is fine.
     * Extra most significant bits will be discarded here.
     * Coverity Scan mistakenly believes that the array may be overrun if bit_length == 64; however, this branch will
     * not be taken if bit_length == 64, because 64 % 8 == 0.
     */
    if ((bit_length % 8) != 0)
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	f003 0307 	and.w	r3, r3, #7
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d014      	beq.n	8001ad2 <canardEncodeScalar+0xe0>
    {
        // coverity[overrun-local]
        storage.bytes[bit_length / 8U] = (uint8_t)(storage.bytes[bit_length / 8U] << ((8U - (bit_length % 8U)) & 7U));
 8001aa8:	79fb      	ldrb	r3, [r7, #7]
 8001aaa:	08db      	lsrs	r3, r3, #3
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	3320      	adds	r3, #32
 8001ab0:	443b      	add	r3, r7
 8001ab2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	79fb      	ldrb	r3, [r7, #7]
 8001aba:	425b      	negs	r3, r3
 8001abc:	f003 0307 	and.w	r3, r3, #7
 8001ac0:	409a      	lsls	r2, r3
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	08db      	lsrs	r3, r3, #3
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	b2d2      	uxtb	r2, r2
 8001aca:	3320      	adds	r3, #32
 8001acc:	443b      	add	r3, r7
 8001ace:	f803 2c10 	strb.w	r2, [r3, #-16]
    }

    /*
     * Now, the storage contains properly serialized scalar. Copying it out.
     */
    copyBitArray(&storage.bytes[0], 0, bit_length, (uint8_t*) destination, bit_offset);
 8001ad2:	79fa      	ldrb	r2, [r7, #7]
 8001ad4:	f107 0010 	add.w	r0, r7, #16
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	9300      	str	r3, [sp, #0]
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2100      	movs	r1, #0
 8001ae0:	f000 fcef 	bl	80024c2 <copyBitArray>
}
 8001ae4:	bf00      	nop
 8001ae6:	3720      	adds	r7, #32
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <canardReleaseRxTransferPayload>:

void canardReleaseRxTransferPayload(CanardInstance* ins, CanardRxTransfer* transfer)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
    while (transfer->payload_middle != NULL)
 8001af6:	e00f      	b.n	8001b18 <canardReleaseRxTransferPayload+0x2c>
    {
        CanardBufferBlock* const temp = transfer->payload_middle->next;
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	60fb      	str	r3, [r7, #12]
        freeBlock(&ins->allocator, transfer->payload_middle);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f103 020c 	add.w	r2, r3, #12
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4610      	mov	r0, r2
 8001b0e:	f000 ff60 	bl	80029d2 <freeBlock>
        transfer->payload_middle = temp;
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	68fa      	ldr	r2, [r7, #12]
 8001b16:	60da      	str	r2, [r3, #12]
    while (transfer->payload_middle != NULL)
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d1eb      	bne.n	8001af8 <canardReleaseRxTransferPayload+0xc>
    }

    transfer->payload_middle = NULL;
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	2200      	movs	r2, #0
 8001b24:	60da      	str	r2, [r3, #12]
    transfer->payload_head = NULL;
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	609a      	str	r2, [r3, #8]
    transfer->payload_tail = NULL;
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	611a      	str	r2, [r3, #16]
    transfer->payload_len = 0;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	2200      	movs	r2, #0
 8001b36:	829a      	strh	r2, [r3, #20]
}
 8001b38:	bf00      	nop
 8001b3a:	3710      	adds	r7, #16
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <computeTransferIDForwardDistance>:

/*
 * Internal (static functions)
 */
CANARD_INTERNAL int16_t computeTransferIDForwardDistance(uint8_t a, uint8_t b)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b085      	sub	sp, #20
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	460a      	mov	r2, r1
 8001b4a:	71fb      	strb	r3, [r7, #7]
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	71bb      	strb	r3, [r7, #6]
    int16_t d = (int16_t)(a - b);
 8001b50:	79fb      	ldrb	r3, [r7, #7]
 8001b52:	b29a      	uxth	r2, r3
 8001b54:	79bb      	ldrb	r3, [r7, #6]
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	81fb      	strh	r3, [r7, #14]
    if (d < 0)
 8001b5e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	da03      	bge.n	8001b6e <computeTransferIDForwardDistance+0x2e>
    {
        d = (int16_t)(d + (int16_t)(1U << TRANSFER_ID_BIT_LEN));
 8001b66:	89fb      	ldrh	r3, [r7, #14]
 8001b68:	3320      	adds	r3, #32
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	81fb      	strh	r3, [r7, #14]
    }
    return d;
 8001b6e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3714      	adds	r7, #20
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr

08001b7e <incrementTransferID>:

CANARD_INTERNAL void incrementTransferID(uint8_t* transfer_id)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	b083      	sub	sp, #12
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(transfer_id != NULL);

    (*transfer_id)++;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	b2da      	uxtb	r2, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	701a      	strb	r2, [r3, #0]
    if (*transfer_id >= 32)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	2b1f      	cmp	r3, #31
 8001b98:	d902      	bls.n	8001ba0 <incrementTransferID+0x22>
    {
        *transfer_id = 0;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	701a      	strb	r2, [r3, #0]
    }
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <dlcToDataLength>:

CANARD_INTERNAL uint16_t dlcToDataLength(uint16_t dlc) {
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	80fb      	strh	r3, [r7, #6]
    /*
    Data Length Code      9  10  11  12  13  14  15
    Number of data bytes 12  16  20  24  32  48  64
    */
    if (dlc <= 8) {
 8001bb6:	88fb      	ldrh	r3, [r7, #6]
 8001bb8:	2b08      	cmp	r3, #8
 8001bba:	d801      	bhi.n	8001bc0 <dlcToDataLength+0x14>
        return dlc;
 8001bbc:	88fb      	ldrh	r3, [r7, #6]
 8001bbe:	e01e      	b.n	8001bfe <dlcToDataLength+0x52>
    } else if (dlc == 9) {
 8001bc0:	88fb      	ldrh	r3, [r7, #6]
 8001bc2:	2b09      	cmp	r3, #9
 8001bc4:	d101      	bne.n	8001bca <dlcToDataLength+0x1e>
        return 12;
 8001bc6:	230c      	movs	r3, #12
 8001bc8:	e019      	b.n	8001bfe <dlcToDataLength+0x52>
    } else if (dlc == 10) {
 8001bca:	88fb      	ldrh	r3, [r7, #6]
 8001bcc:	2b0a      	cmp	r3, #10
 8001bce:	d101      	bne.n	8001bd4 <dlcToDataLength+0x28>
        return 16;
 8001bd0:	2310      	movs	r3, #16
 8001bd2:	e014      	b.n	8001bfe <dlcToDataLength+0x52>
    } else if (dlc == 11) {
 8001bd4:	88fb      	ldrh	r3, [r7, #6]
 8001bd6:	2b0b      	cmp	r3, #11
 8001bd8:	d101      	bne.n	8001bde <dlcToDataLength+0x32>
        return 20;
 8001bda:	2314      	movs	r3, #20
 8001bdc:	e00f      	b.n	8001bfe <dlcToDataLength+0x52>
    } else if (dlc == 12) {
 8001bde:	88fb      	ldrh	r3, [r7, #6]
 8001be0:	2b0c      	cmp	r3, #12
 8001be2:	d101      	bne.n	8001be8 <dlcToDataLength+0x3c>
        return 24;
 8001be4:	2318      	movs	r3, #24
 8001be6:	e00a      	b.n	8001bfe <dlcToDataLength+0x52>
    } else if (dlc == 13) {
 8001be8:	88fb      	ldrh	r3, [r7, #6]
 8001bea:	2b0d      	cmp	r3, #13
 8001bec:	d101      	bne.n	8001bf2 <dlcToDataLength+0x46>
        return 32;
 8001bee:	2320      	movs	r3, #32
 8001bf0:	e005      	b.n	8001bfe <dlcToDataLength+0x52>
    } else if (dlc == 14) {
 8001bf2:	88fb      	ldrh	r3, [r7, #6]
 8001bf4:	2b0e      	cmp	r3, #14
 8001bf6:	d101      	bne.n	8001bfc <dlcToDataLength+0x50>
        return 48;
 8001bf8:	2330      	movs	r3, #48	@ 0x30
 8001bfa:	e000      	b.n	8001bfe <dlcToDataLength+0x52>
    }
    return 64;
 8001bfc:	2340      	movs	r3, #64	@ 0x40
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <dataLengthToDlc>:

CANARD_INTERNAL uint16_t dataLengthToDlc(uint16_t data_length) {
 8001c0a:	b480      	push	{r7}
 8001c0c:	b083      	sub	sp, #12
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	4603      	mov	r3, r0
 8001c12:	80fb      	strh	r3, [r7, #6]
    if (data_length <= 8) {
 8001c14:	88fb      	ldrh	r3, [r7, #6]
 8001c16:	2b08      	cmp	r3, #8
 8001c18:	d801      	bhi.n	8001c1e <dataLengthToDlc+0x14>
        return data_length;
 8001c1a:	88fb      	ldrh	r3, [r7, #6]
 8001c1c:	e01e      	b.n	8001c5c <dataLengthToDlc+0x52>
    } else if (data_length <= 12) {
 8001c1e:	88fb      	ldrh	r3, [r7, #6]
 8001c20:	2b0c      	cmp	r3, #12
 8001c22:	d801      	bhi.n	8001c28 <dataLengthToDlc+0x1e>
        return 9;
 8001c24:	2309      	movs	r3, #9
 8001c26:	e019      	b.n	8001c5c <dataLengthToDlc+0x52>
    } else if (data_length <= 16) {
 8001c28:	88fb      	ldrh	r3, [r7, #6]
 8001c2a:	2b10      	cmp	r3, #16
 8001c2c:	d801      	bhi.n	8001c32 <dataLengthToDlc+0x28>
        return 10;
 8001c2e:	230a      	movs	r3, #10
 8001c30:	e014      	b.n	8001c5c <dataLengthToDlc+0x52>
    } else if (data_length <= 20) {
 8001c32:	88fb      	ldrh	r3, [r7, #6]
 8001c34:	2b14      	cmp	r3, #20
 8001c36:	d801      	bhi.n	8001c3c <dataLengthToDlc+0x32>
        return 11;
 8001c38:	230b      	movs	r3, #11
 8001c3a:	e00f      	b.n	8001c5c <dataLengthToDlc+0x52>
    } else if (data_length <= 24) {
 8001c3c:	88fb      	ldrh	r3, [r7, #6]
 8001c3e:	2b18      	cmp	r3, #24
 8001c40:	d801      	bhi.n	8001c46 <dataLengthToDlc+0x3c>
        return 12;
 8001c42:	230c      	movs	r3, #12
 8001c44:	e00a      	b.n	8001c5c <dataLengthToDlc+0x52>
    } else if (data_length <= 32) {
 8001c46:	88fb      	ldrh	r3, [r7, #6]
 8001c48:	2b20      	cmp	r3, #32
 8001c4a:	d801      	bhi.n	8001c50 <dataLengthToDlc+0x46>
        return 13;
 8001c4c:	230d      	movs	r3, #13
 8001c4e:	e005      	b.n	8001c5c <dataLengthToDlc+0x52>
    } else if (data_length <= 48) {
 8001c50:	88fb      	ldrh	r3, [r7, #6]
 8001c52:	2b30      	cmp	r3, #48	@ 0x30
 8001c54:	d801      	bhi.n	8001c5a <dataLengthToDlc+0x50>
        return 14;
 8001c56:	230e      	movs	r3, #14
 8001c58:	e000      	b.n	8001c5c <dataLengthToDlc+0x52>
    }
    return 15;
 8001c5a:	230f      	movs	r3, #15
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <enqueueTxFrames>:
CANARD_INTERNAL int16_t enqueueTxFrames(CanardInstance* ins,
                                        uint32_t can_id,
                                        uint16_t crc,
                                        CanardTxTransfer* transfer
)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b08c      	sub	sp, #48	@ 0x30
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	603b      	str	r3, [r7, #0]
 8001c74:	4613      	mov	r3, r2
 8001c76:	80fb      	strh	r3, [r7, #6]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT((can_id & CANARD_CAN_EXT_ID_MASK) == can_id);            // Flags must be cleared

    if (transfer->inout_transfer_id == NULL)
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	695b      	ldr	r3, [r3, #20]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d102      	bne.n	8001c86 <enqueueTxFrames+0x1e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001c80:	f06f 0301 	mvn.w	r3, #1
 8001c84:	e11c      	b.n	8001ec0 <enqueueTxFrames+0x258>
    }

    if ((transfer->payload_len > 0) && (transfer->payload == NULL))
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	8c1b      	ldrh	r3, [r3, #32]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d006      	beq.n	8001c9c <enqueueTxFrames+0x34>
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d102      	bne.n	8001c9c <enqueueTxFrames+0x34>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8001c96:	f06f 0301 	mvn.w	r3, #1
 8001c9a:	e111      	b.n	8001ec0 <enqueueTxFrames+0x258>
    }

    int16_t result = 0;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
#if CANARD_ENABLE_CANFD
    uint8_t frame_max_data_len = transfer->canfd ? CANARD_CANFD_FRAME_MAX_DATA_LEN:CANARD_CAN_FRAME_MAX_DATA_LEN;
#else
    uint8_t frame_max_data_len = CANARD_CAN_FRAME_MAX_DATA_LEN;
 8001ca0:	2308      	movs	r3, #8
 8001ca2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
    if (transfer->payload_len < frame_max_data_len)                        // Single frame transfer
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	8c1a      	ldrh	r2, [r3, #32]
 8001caa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d24b      	bcs.n	8001d4c <enqueueTxFrames+0xe4>
    {
        CanardTxQueueItem* queue_item = createTxItem(&ins->allocator);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	330c      	adds	r3, #12
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f000 f94a 	bl	8001f52 <createTxItem>
 8001cbe:	6178      	str	r0, [r7, #20]
        if (queue_item == NULL)
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d102      	bne.n	8001ccc <enqueueTxFrames+0x64>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8001cc6:	f06f 0302 	mvn.w	r3, #2
 8001cca:	e0f9      	b.n	8001ec0 <enqueueTxFrames+0x258>
        }

        memcpy(queue_item->frame.data, transfer->payload, transfer->payload_len);
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	f103 0008 	add.w	r0, r3, #8
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	69d9      	ldr	r1, [r3, #28]
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	8c1b      	ldrh	r3, [r3, #32]
 8001cda:	461a      	mov	r2, r3
 8001cdc:	f00d fe93 	bl	800fa06 <memcpy>

        transfer->payload_len = dlcToDataLength(dataLengthToDlc(transfer->payload_len+1))-1;
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	8c1b      	ldrh	r3, [r3, #32]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	b29b      	uxth	r3, r3
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff ff8e 	bl	8001c0a <dataLengthToDlc>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff5b 	bl	8001bac <dlcToDataLength>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	3b01      	subs	r3, #1
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	841a      	strh	r2, [r3, #32]
        queue_item->frame.data_len = (uint8_t)(transfer->payload_len + 1);
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	8c1b      	ldrh	r3, [r3, #32]
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	3301      	adds	r3, #1
 8001d08:	b2da      	uxtb	r2, r3
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	741a      	strb	r2, [r3, #16]
        queue_item->frame.data[transfer->payload_len] = (uint8_t)(0xC0U | (*transfer->inout_transfer_id & 31U));
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	f003 031f 	and.w	r3, r3, #31
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	683a      	ldr	r2, [r7, #0]
 8001d1c:	8c12      	ldrh	r2, [r2, #32]
 8001d1e:	4611      	mov	r1, r2
 8001d20:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	440b      	add	r3, r1
 8001d2a:	721a      	strb	r2, [r3, #8]
        queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	605a      	str	r2, [r3, #4]
        queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
        queue_item->frame.canfd = transfer->canfd;
#endif
        pushTxQueue(ins, queue_item);
 8001d36:	6979      	ldr	r1, [r7, #20]
 8001d38:	68f8      	ldr	r0, [r7, #12]
 8001d3a:	f000 f8c5 	bl	8001ec8 <pushTxQueue>
        result++;
 8001d3e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	3301      	adds	r3, #1
 8001d46:	b29b      	uxth	r3, r3
 8001d48:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001d4a:	e0b7      	b.n	8001ebc <enqueueTxFrames+0x254>
    }
    else                                                                    // Multi frame transfer
    {
        uint16_t data_index = 0;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        uint8_t toggle = 0;
 8001d50:	2300      	movs	r3, #0
 8001d52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        uint8_t sot_eot = 0x80;
 8001d56:	2380      	movs	r3, #128	@ 0x80
 8001d58:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
          see if we are going to be able to allocate enough blocks for
          this transfer. If not then stop now, otherwise we will end
          up doing a partial (corrupt) transfer which will just make
          the situation worse as it will waste bus bandwidth
         */
        const uint16_t total_bytes = transfer->payload_len + 2; // including CRC
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	8c1b      	ldrh	r3, [r3, #32]
 8001d60:	3302      	adds	r3, #2
 8001d62:	84bb      	strh	r3, [r7, #36]	@ 0x24
        const uint8_t bytes_per_frame = frame_max_data_len-1; // sot/eot byte consumes one byte
 8001d64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        const uint16_t frames_needed = (total_bytes + (bytes_per_frame-1)) / bytes_per_frame;
 8001d6e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001d70:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d74:	3b01      	subs	r3, #1
 8001d76:	441a      	add	r2, r3
 8001d78:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d7c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d80:	843b      	strh	r3, [r7, #32]
        const uint16_t blocks_available = ins->allocator.statistics.capacity_blocks - ins->allocator.statistics.current_usage_blocks;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	8a9a      	ldrh	r2, [r3, #20]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	8adb      	ldrh	r3, [r3, #22]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	83fb      	strh	r3, [r7, #30]
        if (blocks_available < frames_needed) {
 8001d8e:	8bfa      	ldrh	r2, [r7, #30]
 8001d90:	8c3b      	ldrh	r3, [r7, #32]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d202      	bcs.n	8001d9c <enqueueTxFrames+0x134>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8001d96:	f06f 0302 	mvn.w	r3, #2
 8001d9a:	e091      	b.n	8001ec0 <enqueueTxFrames+0x258>
        }

        CanardTxQueueItem* queue_item = NULL;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	61bb      	str	r3, [r7, #24]

        while (transfer->payload_len - data_index != 0)
 8001da0:	e086      	b.n	8001eb0 <enqueueTxFrames+0x248>
        {
            queue_item = createTxItem(&ins->allocator);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	330c      	adds	r3, #12
 8001da6:	4618      	mov	r0, r3
 8001da8:	f000 f8d3 	bl	8001f52 <createTxItem>
 8001dac:	61b8      	str	r0, [r7, #24]
            if (queue_item == NULL)
 8001dae:	69bb      	ldr	r3, [r7, #24]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d102      	bne.n	8001dba <enqueueTxFrames+0x152>
            {
                CANARD_ASSERT(false);
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8001db4:	f06f 0302 	mvn.w	r3, #2
 8001db8:	e082      	b.n	8001ec0 <enqueueTxFrames+0x258>
            }

            uint16_t i = 0;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	853b      	strh	r3, [r7, #40]	@ 0x28
            if (data_index == 0)
 8001dbe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d10c      	bne.n	8001dde <enqueueTxFrames+0x176>
            {
                // add crc
                queue_item->frame.data[0] = (uint8_t) (crc);
 8001dc4:	88fb      	ldrh	r3, [r7, #6]
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	721a      	strb	r2, [r3, #8]
                queue_item->frame.data[1] = (uint8_t) (crc >> 8U);
 8001dcc:	88fb      	ldrh	r3, [r7, #6]
 8001dce:	0a1b      	lsrs	r3, r3, #8
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	b2da      	uxtb	r2, r3
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	725a      	strb	r2, [r3, #9]
                i = 2;
 8001dd8:	2302      	movs	r3, #2
 8001dda:	853b      	strh	r3, [r7, #40]	@ 0x28
 8001ddc:	e012      	b.n	8001e04 <enqueueTxFrames+0x19c>
            }
            else
            {
                i = 0;
 8001dde:	2300      	movs	r3, #0
 8001de0:	853b      	strh	r3, [r7, #40]	@ 0x28
            }

            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 8001de2:	e00f      	b.n	8001e04 <enqueueTxFrames+0x19c>
            {
                queue_item->frame.data[i] = transfer->payload[data_index];
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	69da      	ldr	r2, [r3, #28]
 8001de8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001dea:	441a      	add	r2, r3
 8001dec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001dee:	7811      	ldrb	r1, [r2, #0]
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	4413      	add	r3, r2
 8001df4:	460a      	mov	r2, r1
 8001df6:	721a      	strb	r2, [r3, #8]
            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 8001df8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	853b      	strh	r3, [r7, #40]	@ 0x28
 8001dfe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001e00:	3301      	adds	r3, #1
 8001e02:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8001e04:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001e06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e0a:	3b01      	subs	r3, #1
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	da04      	bge.n	8001e1a <enqueueTxFrames+0x1b2>
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	8c1b      	ldrh	r3, [r3, #32]
 8001e14:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d3e4      	bcc.n	8001de4 <enqueueTxFrames+0x17c>
            }
            // tail byte
            sot_eot = (data_index == transfer->payload_len) ? (uint8_t)0x40 : sot_eot;
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	8c1b      	ldrh	r3, [r3, #32]
 8001e1e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d002      	beq.n	8001e2a <enqueueTxFrames+0x1c2>
 8001e24:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001e28:	e000      	b.n	8001e2c <enqueueTxFrames+0x1c4>
 8001e2a:	2340      	movs	r3, #64	@ 0x40
 8001e2c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
            
            i = dlcToDataLength(dataLengthToDlc(i+1))-1;
 8001e30:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001e32:	3301      	adds	r3, #1
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	4618      	mov	r0, r3
 8001e38:	f7ff fee7 	bl	8001c0a <dataLengthToDlc>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff feb4 	bl	8001bac <dlcToDataLength>
 8001e44:	4603      	mov	r3, r0
 8001e46:	3b01      	subs	r3, #1
 8001e48:	853b      	strh	r3, [r7, #40]	@ 0x28
            queue_item->frame.data[i] = (uint8_t)(sot_eot | ((uint32_t)toggle << 5U) | ((uint32_t)*transfer->inout_transfer_id & 31U));
 8001e4a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001e4e:	015b      	lsls	r3, r3, #5
 8001e50:	b2da      	uxtb	r2, r3
 8001e52:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001e56:	4313      	orrs	r3, r2
 8001e58:	b2d9      	uxtb	r1, r3
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	695b      	ldr	r3, [r3, #20]
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	f003 031f 	and.w	r3, r3, #31
 8001e64:	b2da      	uxtb	r2, r3
 8001e66:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	b2d1      	uxtb	r1, r2
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	4413      	add	r3, r2
 8001e70:	460a      	mov	r2, r1
 8001e72:	721a      	strb	r2, [r3, #8]
            queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	605a      	str	r2, [r3, #4]
            queue_item->frame.data_len = (uint8_t)(i + 1);
 8001e7e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	3301      	adds	r3, #1
 8001e84:	b2da      	uxtb	r2, r3
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	741a      	strb	r2, [r3, #16]
            queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
            queue_item->frame.canfd = transfer->canfd;
#endif
            pushTxQueue(ins, queue_item);
 8001e8a:	69b9      	ldr	r1, [r7, #24]
 8001e8c:	68f8      	ldr	r0, [r7, #12]
 8001e8e:	f000 f81b 	bl	8001ec8 <pushTxQueue>

            result++;
 8001e92:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8001e96:	b29b      	uxth	r3, r3
 8001e98:	3301      	adds	r3, #1
 8001e9a:	b29b      	uxth	r3, r3
 8001e9c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            toggle ^= 1;
 8001e9e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001ea2:	f083 0301 	eor.w	r3, r3, #1
 8001ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            sot_eot = 0;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        while (transfer->payload_len - data_index != 0)
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	8c1b      	ldrh	r3, [r3, #32]
 8001eb4:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	f47f af73 	bne.w	8001da2 <enqueueTxFrames+0x13a>
        }
    }

    return result;
 8001ebc:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3730      	adds	r7, #48	@ 0x30
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <pushTxQueue>:

/**
 * Puts frame on on the TX queue. Higher priority placed first
 */
CANARD_INTERNAL void pushTxQueue(CanardInstance* ins, CanardTxQueueItem* item)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT(item->frame.data_len > 0);       // UAVCAN doesn't allow zero-payload frames

    if (ins->tx_queue == NULL)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d103      	bne.n	8001ee2 <pushTxQueue+0x1a>
    {
        ins->tx_queue = item;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	683a      	ldr	r2, [r7, #0]
 8001ede:	625a      	str	r2, [r3, #36]	@ 0x24
        return;
 8001ee0:	e034      	b.n	8001f4c <pushTxQueue+0x84>
    }

    CanardTxQueueItem* queue = ins->tx_queue;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ee6:	60fb      	str	r3, [r7, #12]
    CanardTxQueueItem* previous = ins->tx_queue;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eec:	60bb      	str	r3, [r7, #8]

    while (queue != NULL)
 8001eee:	e02a      	b.n	8001f46 <pushTxQueue+0x7e>
    {
        if (isPriorityHigher(queue->frame.id, item->frame.id)) // lower number wins
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	685a      	ldr	r2, [r3, #4]
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4610      	mov	r0, r2
 8001efc:	f000 f840 	bl	8001f80 <isPriorityHigher>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d012      	beq.n	8001f2c <pushTxQueue+0x64>
        {
            if (queue == ins->tx_queue)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f0a:	68fa      	ldr	r2, [r7, #12]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d106      	bne.n	8001f1e <pushTxQueue+0x56>
            {
                item->next = queue;
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	68fa      	ldr	r2, [r7, #12]
 8001f14:	601a      	str	r2, [r3, #0]
                ins->tx_queue = item;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	683a      	ldr	r2, [r7, #0]
 8001f1a:	625a      	str	r2, [r3, #36]	@ 0x24
            else
            {
                previous->next = item;
                item->next = queue;
            }
            return;
 8001f1c:	e016      	b.n	8001f4c <pushTxQueue+0x84>
                previous->next = item;
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	601a      	str	r2, [r3, #0]
                item->next = queue;
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	68fa      	ldr	r2, [r7, #12]
 8001f28:	601a      	str	r2, [r3, #0]
            return;
 8001f2a:	e00f      	b.n	8001f4c <pushTxQueue+0x84>
        }
        else
        {
            if (queue->next == NULL)
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d103      	bne.n	8001f3c <pushTxQueue+0x74>
            {
                queue->next = item;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	683a      	ldr	r2, [r7, #0]
 8001f38:	601a      	str	r2, [r3, #0]
                return;
 8001f3a:	e007      	b.n	8001f4c <pushTxQueue+0x84>
            }
            else
            {
                previous = queue;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	60bb      	str	r3, [r7, #8]
                queue = queue->next;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	60fb      	str	r3, [r7, #12]
    while (queue != NULL)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d1d1      	bne.n	8001ef0 <pushTxQueue+0x28>
            }
        }
    }
}
 8001f4c:	3710      	adds	r7, #16
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <createTxItem>:

/**
 * Creates new tx queue item from allocator
 */
CANARD_INTERNAL CanardTxQueueItem* createTxItem(CanardPoolAllocator* allocator)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b084      	sub	sp, #16
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = (CanardTxQueueItem*) allocateBlock(allocator);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 fd10 	bl	8002980 <allocateBlock>
 8001f60:	60f8      	str	r0, [r7, #12]
    if (item == NULL)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d101      	bne.n	8001f6c <createTxItem+0x1a>
    {
        return NULL;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	e005      	b.n	8001f78 <createTxItem+0x26>
    }
    memset(item, 0, sizeof(*item));
 8001f6c:	2214      	movs	r2, #20
 8001f6e:	2100      	movs	r1, #0
 8001f70:	68f8      	ldr	r0, [r7, #12]
 8001f72:	f00d fca9 	bl	800f8c8 <memset>
    return item;
 8001f76:	68fb      	ldr	r3, [r7, #12]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <isPriorityHigher>:

/**
 * Returns true if priority of rhs is higher than id
 */
CANARD_INTERNAL bool isPriorityHigher(uint32_t rhs, uint32_t id)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b089      	sub	sp, #36	@ 0x24
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	6039      	str	r1, [r7, #0]
    const uint32_t clean_id = id & CANARD_CAN_EXT_ID_MASK;
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8001f90:	61fb      	str	r3, [r7, #28]
    const uint32_t rhs_clean_id = rhs & CANARD_CAN_EXT_ID_MASK;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8001f98:	61bb      	str	r3, [r7, #24]

    /*
     * STD vs EXT - if 11 most significant bits are the same, EXT loses.
     */
    const bool ext = (id & CANARD_CAN_FRAME_EFF) != 0;
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	0fdb      	lsrs	r3, r3, #31
 8001f9e:	75fb      	strb	r3, [r7, #23]
    const bool rhs_ext = (rhs & CANARD_CAN_FRAME_EFF) != 0;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	0fdb      	lsrs	r3, r3, #31
 8001fa4:	75bb      	strb	r3, [r7, #22]
    if (ext != rhs_ext)
 8001fa6:	7dfa      	ldrb	r2, [r7, #23]
 8001fa8:	7dbb      	ldrb	r3, [r7, #22]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d01d      	beq.n	8001fea <isPriorityHigher+0x6a>
    {
        uint32_t arb11 = ext ? (clean_id >> 18U) : clean_id;
 8001fae:	7dfb      	ldrb	r3, [r7, #23]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d002      	beq.n	8001fba <isPriorityHigher+0x3a>
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	0c9b      	lsrs	r3, r3, #18
 8001fb8:	e000      	b.n	8001fbc <isPriorityHigher+0x3c>
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	613b      	str	r3, [r7, #16]
        uint32_t rhs_arb11 = rhs_ext ? (rhs_clean_id >> 18U) : rhs_clean_id;
 8001fbe:	7dbb      	ldrb	r3, [r7, #22]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d002      	beq.n	8001fca <isPriorityHigher+0x4a>
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	0c9b      	lsrs	r3, r3, #18
 8001fc8:	e000      	b.n	8001fcc <isPriorityHigher+0x4c>
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	60fb      	str	r3, [r7, #12]
        if (arb11 != rhs_arb11)
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d007      	beq.n	8001fe6 <isPriorityHigher+0x66>
        {
            return arb11 < rhs_arb11;
 8001fd6:	693a      	ldr	r2, [r7, #16]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	bf34      	ite	cc
 8001fde:	2301      	movcc	r3, #1
 8001fe0:	2300      	movcs	r3, #0
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	e022      	b.n	800202c <isPriorityHigher+0xac>
        }
        else
        {
            return rhs_ext;
 8001fe6:	7dbb      	ldrb	r3, [r7, #22]
 8001fe8:	e020      	b.n	800202c <isPriorityHigher+0xac>
    }

    /*
     * RTR vs Data frame - if frame identifiers and frame types are the same, RTR loses.
     */
    const bool rtr = (id & CANARD_CAN_FRAME_RTR) != 0;
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	bf14      	ite	ne
 8001ff4:	2301      	movne	r3, #1
 8001ff6:	2300      	moveq	r3, #0
 8001ff8:	757b      	strb	r3, [r7, #21]
    const bool rhs_rtr = (rhs & CANARD_CAN_FRAME_RTR) != 0;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002000:	2b00      	cmp	r3, #0
 8002002:	bf14      	ite	ne
 8002004:	2301      	movne	r3, #1
 8002006:	2300      	moveq	r3, #0
 8002008:	753b      	strb	r3, [r7, #20]
    if (clean_id == rhs_clean_id && rtr != rhs_rtr)
 800200a:	69fa      	ldr	r2, [r7, #28]
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	429a      	cmp	r2, r3
 8002010:	d105      	bne.n	800201e <isPriorityHigher+0x9e>
 8002012:	7d7a      	ldrb	r2, [r7, #21]
 8002014:	7d3b      	ldrb	r3, [r7, #20]
 8002016:	429a      	cmp	r2, r3
 8002018:	d001      	beq.n	800201e <isPriorityHigher+0x9e>
    {
        return rhs_rtr;
 800201a:	7d3b      	ldrb	r3, [r7, #20]
 800201c:	e006      	b.n	800202c <isPriorityHigher+0xac>
    }

    /*
     * Plain ID arbitration - greater value loses.
     */
    return clean_id < rhs_clean_id;
 800201e:	69fa      	ldr	r2, [r7, #28]
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	429a      	cmp	r2, r3
 8002024:	bf34      	ite	cc
 8002026:	2301      	movcc	r3, #1
 8002028:	2300      	movcs	r3, #0
 800202a:	b2db      	uxtb	r3, r3
}
 800202c:	4618      	mov	r0, r3
 800202e:	3724      	adds	r7, #36	@ 0x24
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <prepareForNextTransfer>:

/**
 * preps the rx state for the next transfer. does not delete the state
 */
CANARD_INTERNAL void prepareForNextTransfer(CanardRxState* state)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(state->buffer_blocks == CANARD_BUFFER_IDX_NONE);
    state->transfer_id++;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	7ddb      	ldrb	r3, [r3, #23]
 8002044:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8002048:	b2db      	uxtb	r3, r3
 800204a:	3301      	adds	r3, #1
 800204c:	f003 031f 	and.w	r3, r3, #31
 8002050:	b2d9      	uxtb	r1, r3
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	7dd3      	ldrb	r3, [r2, #23]
 8002056:	f361 0386 	bfi	r3, r1, #2, #5
 800205a:	75d3      	strb	r3, [r2, #23]
    state->payload_len = 0;
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	8ad3      	ldrh	r3, [r2, #22]
 8002060:	f36f 0309 	bfc	r3, #0, #10
 8002064:	82d3      	strh	r3, [r2, #22]
    state->next_toggle = 0;
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	7dd3      	ldrb	r3, [r2, #23]
 800206a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800206e:	75d3      	strb	r3, [r2, #23]
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <extractDataType>:

/**
 * returns data type from id
 */
uint16_t extractDataType(uint32_t id)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
    if (extractTransferType(id) == CanardTransferTypeBroadcast)
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f000 f819 	bl	80020bc <extractTransferType>
 800208a:	4603      	mov	r3, r0
 800208c:	2b02      	cmp	r3, #2
 800208e:	d10e      	bne.n	80020ae <extractDataType+0x32>
    {
        uint16_t dtid = MSG_TYPE_FROM_ID(id);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	0a1b      	lsrs	r3, r3, #8
 8002094:	81fb      	strh	r3, [r7, #14]
        if (SOURCE_ID_FROM_ID(id) == CANARD_BROADCAST_NODE_ID)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	b2db      	uxtb	r3, r3
 800209a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d103      	bne.n	80020aa <extractDataType+0x2e>
        {
            dtid &= (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;
 80020a2:	89fb      	ldrh	r3, [r7, #14]
 80020a4:	f003 0303 	and.w	r3, r3, #3
 80020a8:	81fb      	strh	r3, [r7, #14]
        }
        return dtid;
 80020aa:	89fb      	ldrh	r3, [r7, #14]
 80020ac:	e002      	b.n	80020b4 <extractDataType+0x38>
    }
    else
    {
        return (uint16_t) SRV_TYPE_FROM_ID(id);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	0c1b      	lsrs	r3, r3, #16
 80020b2:	b2db      	uxtb	r3, r3
    }
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3710      	adds	r7, #16
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <extractTransferType>:

/**
 * returns transfer type from id
 */
CanardTransferType extractTransferType(uint32_t id)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
    const bool is_service = SERVICE_NOT_MSG_FROM_ID(id);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	09db      	lsrs	r3, r3, #7
 80020c8:	f003 0301 	and.w	r3, r3, #1
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	bf14      	ite	ne
 80020d0:	2301      	movne	r3, #1
 80020d2:	2300      	moveq	r3, #0
 80020d4:	73fb      	strb	r3, [r7, #15]
    if (!is_service)
 80020d6:	7bfb      	ldrb	r3, [r7, #15]
 80020d8:	f083 0301 	eor.w	r3, r3, #1
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <extractTransferType+0x2a>
    {
        return CanardTransferTypeBroadcast;
 80020e2:	2302      	movs	r3, #2
 80020e4:	e008      	b.n	80020f8 <extractTransferType+0x3c>
    }
    else if (REQUEST_NOT_RESPONSE_FROM_ID(id) == 1)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	0bdb      	lsrs	r3, r3, #15
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <extractTransferType+0x3a>
    {
        return CanardTransferTypeRequest;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e000      	b.n	80020f8 <extractTransferType+0x3c>
    }
    else
    {
        return CanardTransferTypeResponse;
 80020f6:	2300      	movs	r3, #0
    }
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3714      	adds	r7, #20
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <traverseRxStates>:
/**
 * Traverses the list of CanardRxState's and returns a pointer to the CanardRxState
 * with either the Id or a new one at the end
 */
CANARD_INTERNAL CanardRxState* traverseRxStates(CanardInstance* ins, uint32_t transfer_descriptor)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
    CanardRxState* states = ins->rx_states;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a1b      	ldr	r3, [r3, #32]
 8002112:	60fb      	str	r3, [r7, #12]

    if (states == NULL) // initialize CanardRxStates
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d110      	bne.n	800213c <traverseRxStates+0x38>
    {
        states = createRxState(&ins->allocator, transfer_descriptor);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	330c      	adds	r3, #12
 800211e:	6839      	ldr	r1, [r7, #0]
 8002120:	4618      	mov	r0, r3
 8002122:	f000 f865 	bl	80021f0 <createRxState>
 8002126:	60f8      	str	r0, [r7, #12]

        if(states == NULL)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <traverseRxStates+0x2e>
        {
            return NULL;
 800212e:	2300      	movs	r3, #0
 8002130:	e013      	b.n	800215a <traverseRxStates+0x56>
        }

        ins->rx_states = states;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	621a      	str	r2, [r3, #32]
        return states;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	e00e      	b.n	800215a <traverseRxStates+0x56>
    }

    states = findRxState(ins, transfer_descriptor);
 800213c:	6839      	ldr	r1, [r7, #0]
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 f80f 	bl	8002162 <findRxState>
 8002144:	60f8      	str	r0, [r7, #12]
    if (states != NULL)
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <traverseRxStates+0x4c>
    {
        return states;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	e004      	b.n	800215a <traverseRxStates+0x56>
    }
    else
    {
        return prependRxState(ins, transfer_descriptor);
 8002150:	6839      	ldr	r1, [r7, #0]
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f000 f827 	bl	80021a6 <prependRxState>
 8002158:	4603      	mov	r3, r0
    }
}
 800215a:	4618      	mov	r0, r3
 800215c:	3710      	adds	r7, #16
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <findRxState>:

/**
 * returns pointer to the rx state of transfer descriptor or null if not found
 */
CANARD_INTERNAL CanardRxState* findRxState(CanardInstance *ins, uint32_t transfer_descriptor)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b084      	sub	sp, #16
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
 800216a:	6039      	str	r1, [r7, #0]
    CanardRxState *state = ins->rx_states;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a1b      	ldr	r3, [r3, #32]
 8002170:	60fb      	str	r3, [r7, #12]
    while (state != NULL)
 8002172:	e010      	b.n	8002196 <findRxState+0x34>
    {
        if (state->dtid_tt_snid_dnid == transfer_descriptor)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	691b      	ldr	r3, [r3, #16]
 8002178:	683a      	ldr	r2, [r7, #0]
 800217a:	429a      	cmp	r2, r3
 800217c:	d101      	bne.n	8002182 <findRxState+0x20>
        {
            return state;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	e00d      	b.n	800219e <findRxState+0x3c>
        }
        state = canardRxFromIdx(&ins->allocator, state->next);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f103 020c 	add.w	r2, r3, #12
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4619      	mov	r1, r3
 800218e:	4610      	mov	r0, r2
 8002190:	f7fe fdb0 	bl	8000cf4 <canardRxFromIdx>
 8002194:	60f8      	str	r0, [r7, #12]
    while (state != NULL)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d1eb      	bne.n	8002174 <findRxState+0x12>
    }
    return NULL;
 800219c:	2300      	movs	r3, #0
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <prependRxState>:

/**
 * prepends rx state to the canard instance rx_states
 */
CANARD_INTERNAL CanardRxState* prependRxState(CanardInstance* ins, uint32_t transfer_descriptor)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b084      	sub	sp, #16
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	6078      	str	r0, [r7, #4]
 80021ae:	6039      	str	r1, [r7, #0]
    CanardRxState* state = createRxState(&ins->allocator, transfer_descriptor);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	330c      	adds	r3, #12
 80021b4:	6839      	ldr	r1, [r7, #0]
 80021b6:	4618      	mov	r0, r3
 80021b8:	f000 f81a 	bl	80021f0 <createRxState>
 80021bc:	60f8      	str	r0, [r7, #12]

    if(state == NULL)
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d101      	bne.n	80021c8 <prependRxState+0x22>
    {
        return NULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	e00f      	b.n	80021e8 <prependRxState+0x42>
    }

    state->next = canardRxToIdx(&ins->allocator, ins->rx_states);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f103 020c 	add.w	r2, r3, #12
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6a1b      	ldr	r3, [r3, #32]
 80021d2:	4619      	mov	r1, r3
 80021d4:	4610      	mov	r0, r2
 80021d6:	f7fe fd99 	bl	8000d0c <canardRxToIdx>
 80021da:	4602      	mov	r2, r0
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	601a      	str	r2, [r3, #0]
    ins->rx_states = state;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	68fa      	ldr	r2, [r7, #12]
 80021e4:	621a      	str	r2, [r3, #32]
    return state;
 80021e6:	68fb      	ldr	r3, [r7, #12]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <createRxState>:

CANARD_INTERNAL CanardRxState* createRxState(CanardPoolAllocator* allocator, uint32_t transfer_descriptor)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b08c      	sub	sp, #48	@ 0x30
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
    CanardRxState init = {
 80021fa:	f107 0308 	add.w	r3, r7, #8
 80021fe:	2220      	movs	r2, #32
 8002200:	2100      	movs	r1, #0
 8002202:	4618      	mov	r0, r3
 8002204:	f00d fb60 	bl	800f8c8 <memset>
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	61bb      	str	r3, [r7, #24]
        .next = CANARD_BUFFER_IDX_NONE,
        .buffer_blocks = CANARD_BUFFER_IDX_NONE,
        .dtid_tt_snid_dnid = transfer_descriptor
    };

    CanardRxState* state = (CanardRxState*) allocateBlock(allocator);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f000 fbb7 	bl	8002980 <allocateBlock>
 8002212:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (state == NULL)
 8002214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002216:	2b00      	cmp	r3, #0
 8002218:	d101      	bne.n	800221e <createRxState+0x2e>
    {
        return NULL;
 800221a:	2300      	movs	r3, #0
 800221c:	e007      	b.n	800222e <createRxState+0x3e>
    }
    memcpy(state, &init, sizeof(*state));
 800221e:	f107 0308 	add.w	r3, r7, #8
 8002222:	2220      	movs	r2, #32
 8002224:	4619      	mov	r1, r3
 8002226:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002228:	f00d fbed 	bl	800fa06 <memcpy>

    return state;
 800222c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800222e:	4618      	mov	r0, r3
 8002230:	3730      	adds	r7, #48	@ 0x30
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}

08002236 <releaseStatePayload>:

CANARD_INTERNAL uint64_t releaseStatePayload(CanardInstance* ins, CanardRxState* rxstate)
{
 8002236:	b580      	push	{r7, lr}
 8002238:	b084      	sub	sp, #16
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
 800223e:	6039      	str	r1, [r7, #0]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 8002240:	e01b      	b.n	800227a <releaseStatePayload+0x44>
    {
        CanardBufferBlock* block = canardBufferFromIdx(&ins->allocator, rxstate->buffer_blocks);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f103 020c 	add.w	r2, r3, #12
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	4619      	mov	r1, r3
 800224e:	4610      	mov	r0, r2
 8002250:	f7fe fd38 	bl	8000cc4 <canardBufferFromIdx>
 8002254:	60f8      	str	r0, [r7, #12]
        CanardBufferBlock* const temp = block->next;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	60bb      	str	r3, [r7, #8]
        freeBlock(&ins->allocator, block);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	330c      	adds	r3, #12
 8002260:	68f9      	ldr	r1, [r7, #12]
 8002262:	4618      	mov	r0, r3
 8002264:	f000 fbb5 	bl	80029d2 <freeBlock>
        rxstate->buffer_blocks = canardBufferToIdx(&ins->allocator, temp);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	330c      	adds	r3, #12
 800226c:	68b9      	ldr	r1, [r7, #8]
 800226e:	4618      	mov	r0, r3
 8002270:	f7fe fd34 	bl	8000cdc <canardBufferToIdx>
 8002274:	4602      	mov	r2, r0
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	605a      	str	r2, [r3, #4]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1df      	bne.n	8002242 <releaseStatePayload+0xc>
    }
    rxstate->payload_len = 0;
 8002282:	683a      	ldr	r2, [r7, #0]
 8002284:	8ad3      	ldrh	r3, [r2, #22]
 8002286:	f36f 0309 	bfc	r3, #0, #10
 800228a:	82d3      	strh	r3, [r2, #22]
    return CANARD_OK;
 800228c:	f04f 0200 	mov.w	r2, #0
 8002290:	f04f 0300 	mov.w	r3, #0
}
 8002294:	4610      	mov	r0, r2
 8002296:	4619      	mov	r1, r3
 8002298:	3710      	adds	r7, #16
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
	...

080022a0 <bufferBlockPushBytes>:
 */
CANARD_INTERNAL int16_t bufferBlockPushBytes(CanardPoolAllocator* allocator,
                                             CanardRxState* state,
                                             const uint8_t* data,
                                             uint8_t data_len)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b08a      	sub	sp, #40	@ 0x28
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	607a      	str	r2, [r7, #4]
 80022ac:	70fb      	strb	r3, [r7, #3]
    uint16_t data_index = 0;
 80022ae:	2300      	movs	r3, #0
 80022b0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // if head is not full, add data to head
    if ((CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE - state->payload_len) > 0)
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	8adb      	ldrh	r3, [r3, #22]
 80022b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	2b05      	cmp	r3, #5
 80022be:	d036      	beq.n	800232e <bufferBlockPushBytes+0x8e>
    {
        for (uint16_t i = (uint16_t)state->payload_len;
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	8adb      	ldrh	r3, [r3, #22]
 80022c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80022cc:	e00e      	b.n	80022ec <bufferBlockPushBytes+0x4c>
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
             i++, data_index++)
        {
            state->buffer_head[i] = data[data_index];
 80022ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	441a      	add	r2, r3
 80022d4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80022d6:	7811      	ldrb	r1, [r2, #0]
 80022d8:	68ba      	ldr	r2, [r7, #8]
 80022da:	4413      	add	r3, r2
 80022dc:	460a      	mov	r2, r1
 80022de:	76da      	strb	r2, [r3, #27]
             i++, data_index++)
 80022e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80022e2:	3301      	adds	r3, #1
 80022e4:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80022e6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80022e8:	3301      	adds	r3, #1
 80022ea:	84fb      	strh	r3, [r7, #38]	@ 0x26
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
 80022ec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80022ee:	2b04      	cmp	r3, #4
 80022f0:	d804      	bhi.n	80022fc <bufferBlockPushBytes+0x5c>
 80022f2:	78fb      	ldrb	r3, [r7, #3]
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d3e8      	bcc.n	80022ce <bufferBlockPushBytes+0x2e>
        }
        if (data_index >= data_len)
 80022fc:	78fb      	ldrb	r3, [r7, #3]
 80022fe:	b29b      	uxth	r3, r3
 8002300:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8002302:	429a      	cmp	r2, r3
 8002304:	d313      	bcc.n	800232e <bufferBlockPushBytes+0x8e>
        {
            state->payload_len =
                (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	8adb      	ldrh	r3, [r3, #22]
 800230a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800230e:	b29b      	uxth	r3, r3
 8002310:	461a      	mov	r2, r3
 8002312:	78fb      	ldrb	r3, [r7, #3]
 8002314:	b29b      	uxth	r3, r3
 8002316:	4413      	add	r3, r2
 8002318:	b29b      	uxth	r3, r3
 800231a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800231e:	b299      	uxth	r1, r3
            state->payload_len =
 8002320:	68ba      	ldr	r2, [r7, #8]
 8002322:	8ad3      	ldrh	r3, [r2, #22]
 8002324:	f361 0309 	bfi	r3, r1, #0, #10
 8002328:	82d3      	strh	r3, [r2, #22]
            return 1;
 800232a:	2301      	movs	r3, #1
 800232c:	e0ae      	b.n	800248c <bufferBlockPushBytes+0x1ec>
        }
    } // head is full.

    uint16_t index_at_nth_block =
        (uint16_t)(((state->payload_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) % CANARD_BUFFER_BLOCK_DATA_SIZE);
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	8adb      	ldrh	r3, [r3, #22]
 8002332:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002336:	b29b      	uxth	r3, r3
 8002338:	1f5a      	subs	r2, r3, #5
 800233a:	0893      	lsrs	r3, r2, #2
 800233c:	4955      	ldr	r1, [pc, #340]	@ (8002494 <bufferBlockPushBytes+0x1f4>)
 800233e:	fba1 3103 	umull	r3, r1, r1, r3
 8002342:	460b      	mov	r3, r1
 8002344:	00db      	lsls	r3, r3, #3
 8002346:	1a5b      	subs	r3, r3, r1
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	1ad3      	subs	r3, r2, r3
    uint16_t index_at_nth_block =
 800234c:	847b      	strh	r3, [r7, #34]	@ 0x22

    // get to current block
    CanardBufferBlock* block = NULL;
 800234e:	2300      	movs	r3, #0
 8002350:	61fb      	str	r3, [r7, #28]

    // buffer blocks uninitialized
    if (state->buffer_blocks == CANARD_BUFFER_IDX_NONE)
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d113      	bne.n	8002382 <bufferBlockPushBytes+0xe2>
    {
        block = createBufferBlock(allocator);
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	f000 f89c 	bl	8002498 <createBufferBlock>
 8002360:	61f8      	str	r0, [r7, #28]
        state->buffer_blocks = canardBufferToIdx(allocator, block);
 8002362:	69f9      	ldr	r1, [r7, #28]
 8002364:	68f8      	ldr	r0, [r7, #12]
 8002366:	f7fe fcb9 	bl	8000cdc <canardBufferToIdx>
 800236a:	4602      	mov	r2, r0
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	605a      	str	r2, [r3, #4]
        if (block == NULL)
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d102      	bne.n	800237c <bufferBlockPushBytes+0xdc>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8002376:	f06f 0302 	mvn.w	r3, #2
 800237a:	e087      	b.n	800248c <bufferBlockPushBytes+0x1ec>
        }

        index_at_nth_block = 0;
 800237c:	2300      	movs	r3, #0
 800237e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8002380:	e06c      	b.n	800245c <bufferBlockPushBytes+0x1bc>
    }
    else
    {
        uint16_t nth_block = 1;
 8002382:	2301      	movs	r3, #1
 8002384:	837b      	strh	r3, [r7, #26]

        // get to block
        block = canardBufferFromIdx(allocator, state->buffer_blocks);
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	4619      	mov	r1, r3
 800238c:	68f8      	ldr	r0, [r7, #12]
 800238e:	f7fe fc99 	bl	8000cc4 <canardBufferFromIdx>
 8002392:	61f8      	str	r0, [r7, #28]
        while (block->next != NULL)
 8002394:	e005      	b.n	80023a2 <bufferBlockPushBytes+0x102>
        {
            nth_block++;
 8002396:	8b7b      	ldrh	r3, [r7, #26]
 8002398:	3301      	adds	r3, #1
 800239a:	837b      	strh	r3, [r7, #26]
            block = block->next;
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	61fb      	str	r3, [r7, #28]
        while (block->next != NULL)
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d1f5      	bne.n	8002396 <bufferBlockPushBytes+0xf6>
        }

        const uint16_t num_buffer_blocks =
            (uint16_t) (((((uint32_t)state->payload_len + data_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) /
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	8adb      	ldrh	r3, [r3, #22]
 80023ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	461a      	mov	r2, r3
 80023b6:	78fb      	ldrb	r3, [r7, #3]
 80023b8:	4413      	add	r3, r2
 80023ba:	3b05      	subs	r3, #5
 80023bc:	089b      	lsrs	r3, r3, #2
 80023be:	4a35      	ldr	r2, [pc, #212]	@ (8002494 <bufferBlockPushBytes+0x1f4>)
 80023c0:	fba2 2303 	umull	r2, r3, r2, r3
 80023c4:	b29b      	uxth	r3, r3
        const uint16_t num_buffer_blocks =
 80023c6:	3301      	adds	r3, #1
 80023c8:	82fb      	strh	r3, [r7, #22]
                         CANARD_BUFFER_BLOCK_DATA_SIZE) + 1U);

        if (num_buffer_blocks > nth_block && index_at_nth_block == 0)
 80023ca:	8afa      	ldrh	r2, [r7, #22]
 80023cc:	8b7b      	ldrh	r3, [r7, #26]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d944      	bls.n	800245c <bufferBlockPushBytes+0x1bc>
 80023d2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d141      	bne.n	800245c <bufferBlockPushBytes+0x1bc>
        {
            block->next = createBufferBlock(allocator);
 80023d8:	68f8      	ldr	r0, [r7, #12]
 80023da:	f000 f85d 	bl	8002498 <createBufferBlock>
 80023de:	4602      	mov	r2, r0
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d102      	bne.n	80023f2 <bufferBlockPushBytes+0x152>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 80023ec:	f06f 0302 	mvn.w	r3, #2
 80023f0:	e04c      	b.n	800248c <bufferBlockPushBytes+0x1ec>
            }
            block = block->next;
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	61fb      	str	r3, [r7, #28]
        }
    }

    // add data to current block until it becomes full, add new block if necessary
    while (data_index < data_len)
 80023f8:	e030      	b.n	800245c <bufferBlockPushBytes+0x1bc>
    {
        for (uint16_t i = index_at_nth_block;
 80023fa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80023fc:	833b      	strh	r3, [r7, #24]
 80023fe:	e00e      	b.n	800241e <bufferBlockPushBytes+0x17e>
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
             i++, data_index++)
        {
            block->data[i] = data[data_index];
 8002400:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	441a      	add	r2, r3
 8002406:	8b3b      	ldrh	r3, [r7, #24]
 8002408:	7811      	ldrb	r1, [r2, #0]
 800240a:	69fa      	ldr	r2, [r7, #28]
 800240c:	4413      	add	r3, r2
 800240e:	460a      	mov	r2, r1
 8002410:	711a      	strb	r2, [r3, #4]
             i++, data_index++)
 8002412:	8b3b      	ldrh	r3, [r7, #24]
 8002414:	3301      	adds	r3, #1
 8002416:	833b      	strh	r3, [r7, #24]
 8002418:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800241a:	3301      	adds	r3, #1
 800241c:	84fb      	strh	r3, [r7, #38]	@ 0x26
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
 800241e:	8b3b      	ldrh	r3, [r7, #24]
 8002420:	2b1b      	cmp	r3, #27
 8002422:	d804      	bhi.n	800242e <bufferBlockPushBytes+0x18e>
 8002424:	78fb      	ldrb	r3, [r7, #3]
 8002426:	b29b      	uxth	r3, r3
 8002428:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800242a:	429a      	cmp	r2, r3
 800242c:	d3e8      	bcc.n	8002400 <bufferBlockPushBytes+0x160>
        }

        if (data_index < data_len)
 800242e:	78fb      	ldrb	r3, [r7, #3]
 8002430:	b29b      	uxth	r3, r3
 8002432:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8002434:	429a      	cmp	r2, r3
 8002436:	d211      	bcs.n	800245c <bufferBlockPushBytes+0x1bc>
        {
            block->next = createBufferBlock(allocator);
 8002438:	68f8      	ldr	r0, [r7, #12]
 800243a:	f000 f82d 	bl	8002498 <createBufferBlock>
 800243e:	4602      	mov	r2, r0
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d102      	bne.n	8002452 <bufferBlockPushBytes+0x1b2>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 800244c:	f06f 0302 	mvn.w	r3, #2
 8002450:	e01c      	b.n	800248c <bufferBlockPushBytes+0x1ec>
            }
            block = block->next;
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	61fb      	str	r3, [r7, #28]
            index_at_nth_block = 0;
 8002458:	2300      	movs	r3, #0
 800245a:	847b      	strh	r3, [r7, #34]	@ 0x22
    while (data_index < data_len)
 800245c:	78fb      	ldrb	r3, [r7, #3]
 800245e:	b29b      	uxth	r3, r3
 8002460:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8002462:	429a      	cmp	r2, r3
 8002464:	d3c9      	bcc.n	80023fa <bufferBlockPushBytes+0x15a>
        }
    }

    state->payload_len = (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	8adb      	ldrh	r3, [r3, #22]
 800246a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800246e:	b29b      	uxth	r3, r3
 8002470:	461a      	mov	r2, r3
 8002472:	78fb      	ldrb	r3, [r7, #3]
 8002474:	b29b      	uxth	r3, r3
 8002476:	4413      	add	r3, r2
 8002478:	b29b      	uxth	r3, r3
 800247a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800247e:	b299      	uxth	r1, r3
 8002480:	68ba      	ldr	r2, [r7, #8]
 8002482:	8ad3      	ldrh	r3, [r2, #22]
 8002484:	f361 0309 	bfi	r3, r1, #0, #10
 8002488:	82d3      	strh	r3, [r2, #22]

    return 1;
 800248a:	2301      	movs	r3, #1
}
 800248c:	4618      	mov	r0, r3
 800248e:	3728      	adds	r7, #40	@ 0x28
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	24924925 	.word	0x24924925

08002498 <createBufferBlock>:

CANARD_INTERNAL CanardBufferBlock* createBufferBlock(CanardPoolAllocator* allocator)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
    CanardBufferBlock* block = (CanardBufferBlock*) allocateBlock(allocator);
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f000 fa6d 	bl	8002980 <allocateBlock>
 80024a6:	60f8      	str	r0, [r7, #12]
    if (block == NULL)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <createBufferBlock+0x1a>
    {
        return NULL;
 80024ae:	2300      	movs	r3, #0
 80024b0:	e003      	b.n	80024ba <createBufferBlock+0x22>
    }
    block->next = NULL;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
    return block;
 80024b8:	68fb      	ldr	r3, [r7, #12]
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <copyBitArray>:
/**
 * Bit array copy routine, originally developed by Ben Dyer for Libuavcan. Thanks Ben.
 */
void copyBitArray(const uint8_t* src, uint32_t src_offset, uint32_t src_len,
                        uint8_t* dst, uint32_t dst_offset)
{
 80024c2:	b480      	push	{r7}
 80024c4:	b089      	sub	sp, #36	@ 0x24
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	60f8      	str	r0, [r7, #12]
 80024ca:	60b9      	str	r1, [r7, #8]
 80024cc:	607a      	str	r2, [r7, #4]
 80024ce:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(src_len > 0U);

    // Normalizing inputs
    src += src_offset / 8U;
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	08db      	lsrs	r3, r3, #3
 80024d4:	68fa      	ldr	r2, [r7, #12]
 80024d6:	4413      	add	r3, r2
 80024d8:	60fb      	str	r3, [r7, #12]
    dst += dst_offset / 8U;
 80024da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024dc:	08db      	lsrs	r3, r3, #3
 80024de:	683a      	ldr	r2, [r7, #0]
 80024e0:	4413      	add	r3, r2
 80024e2:	603b      	str	r3, [r7, #0]

    src_offset %= 8U;
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	f003 0307 	and.w	r3, r3, #7
 80024ea:	60bb      	str	r3, [r7, #8]
    dst_offset %= 8U;
 80024ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024ee:	f003 0307 	and.w	r3, r3, #7
 80024f2:	62bb      	str	r3, [r7, #40]	@ 0x28

    const size_t last_bit = src_offset + src_len;
 80024f4:	68ba      	ldr	r2, [r7, #8]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4413      	add	r3, r2
 80024fa:	61fb      	str	r3, [r7, #28]
    while (last_bit - src_offset)
 80024fc:	e04d      	b.n	800259a <copyBitArray+0xd8>
    {
        const uint8_t src_bit_offset = (uint8_t)(src_offset % 8U);
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	b2db      	uxtb	r3, r3
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	76fb      	strb	r3, [r7, #27]
        const uint8_t dst_bit_offset = (uint8_t)(dst_offset % 8U);
 8002508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800250a:	b2db      	uxtb	r3, r3
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	76bb      	strb	r3, [r7, #26]

        const uint8_t max_offset = MAX(src_bit_offset, dst_bit_offset);
 8002512:	7eba      	ldrb	r2, [r7, #26]
 8002514:	7efb      	ldrb	r3, [r7, #27]
 8002516:	4293      	cmp	r3, r2
 8002518:	bf38      	it	cc
 800251a:	4613      	movcc	r3, r2
 800251c:	767b      	strb	r3, [r7, #25]
        const uint32_t copy_bits = (uint32_t)MIN(last_bit - src_offset, 8U - max_offset);
 800251e:	7e7b      	ldrb	r3, [r7, #25]
 8002520:	f1c3 0208 	rsb	r2, r3, #8
 8002524:	69f9      	ldr	r1, [r7, #28]
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	1acb      	subs	r3, r1, r3
 800252a:	4293      	cmp	r3, r2
 800252c:	bf28      	it	cs
 800252e:	4613      	movcs	r3, r2
 8002530:	617b      	str	r3, [r7, #20]
        const uint8_t src_data = (uint8_t)(((uint32_t)src[src_offset / 8U] << src_bit_offset) >> dst_bit_offset)&0xFF;

        dst[dst_offset / 8U] =
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask))&0xFF;
#else
        const uint8_t write_mask = (uint8_t)((uint8_t)(0xFF00U >> copy_bits) >> dst_bit_offset);
 8002532:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	fa22 f303 	lsr.w	r3, r2, r3
 800253c:	b2db      	uxtb	r3, r3
 800253e:	461a      	mov	r2, r3
 8002540:	7ebb      	ldrb	r3, [r7, #26]
 8002542:	fa42 f303 	asr.w	r3, r2, r3
 8002546:	74fb      	strb	r3, [r7, #19]
        const uint8_t src_data = (uint8_t)(((uint32_t)src[src_offset / 8U] << src_bit_offset) >> dst_bit_offset);
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	08db      	lsrs	r3, r3, #3
 800254c:	68fa      	ldr	r2, [r7, #12]
 800254e:	4413      	add	r3, r2
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	461a      	mov	r2, r3
 8002554:	7efb      	ldrb	r3, [r7, #27]
 8002556:	409a      	lsls	r2, r3
 8002558:	7ebb      	ldrb	r3, [r7, #26]
 800255a:	fa22 f303 	lsr.w	r3, r2, r3
 800255e:	74bb      	strb	r3, [r7, #18]

        dst[dst_offset / 8U] =
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 8002560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002562:	08db      	lsrs	r3, r3, #3
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	4413      	add	r3, r2
 8002568:	781a      	ldrb	r2, [r3, #0]
 800256a:	7cfb      	ldrb	r3, [r7, #19]
 800256c:	43db      	mvns	r3, r3
 800256e:	b2db      	uxtb	r3, r3
 8002570:	4013      	ands	r3, r2
 8002572:	b2d9      	uxtb	r1, r3
 8002574:	7cba      	ldrb	r2, [r7, #18]
 8002576:	7cfb      	ldrb	r3, [r7, #19]
 8002578:	4013      	ands	r3, r2
 800257a:	b2da      	uxtb	r2, r3
        dst[dst_offset / 8U] =
 800257c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800257e:	08db      	lsrs	r3, r3, #3
 8002580:	6838      	ldr	r0, [r7, #0]
 8002582:	4403      	add	r3, r0
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 8002584:	430a      	orrs	r2, r1
 8002586:	b2d2      	uxtb	r2, r2
        dst[dst_offset / 8U] =
 8002588:	701a      	strb	r2, [r3, #0]
#endif

        src_offset += copy_bits;
 800258a:	68ba      	ldr	r2, [r7, #8]
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	4413      	add	r3, r2
 8002590:	60bb      	str	r3, [r7, #8]
        dst_offset += copy_bits;
 8002592:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	4413      	add	r3, r2
 8002598:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (last_bit - src_offset)
 800259a:	69fa      	ldr	r2, [r7, #28]
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	429a      	cmp	r2, r3
 80025a0:	d1ad      	bne.n	80024fe <copyBitArray+0x3c>
    }
}
 80025a2:	bf00      	nop
 80025a4:	bf00      	nop
 80025a6:	3724      	adds	r7, #36	@ 0x24
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <descatterTransferPayload>:

CANARD_INTERNAL int16_t descatterTransferPayload(const CanardRxTransfer* transfer,
                                                 uint32_t bit_offset,
                                                 uint8_t bit_length,
                                                 void* output)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b090      	sub	sp, #64	@ 0x40
 80025b4:	af02      	add	r7, sp, #8
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	603b      	str	r3, [r7, #0]
 80025bc:	4613      	mov	r3, r2
 80025be:	71fb      	strb	r3, [r7, #7]
    CANARD_ASSERT(transfer != 0);

    if (bit_offset >= transfer->payload_len * 8)
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	8a9b      	ldrh	r3, [r3, #20]
 80025c4:	00db      	lsls	r3, r3, #3
 80025c6:	461a      	mov	r2, r3
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d301      	bcc.n	80025d2 <descatterTransferPayload+0x22>
    {
        return 0;       // Out of range, reading zero bits
 80025ce:	2300      	movs	r3, #0
 80025d0:	e0df      	b.n	8002792 <descatterTransferPayload+0x1e2>
    }

    if (bit_offset + bit_length > transfer->payload_len * 8)
 80025d2:	79fa      	ldrb	r2, [r7, #7]
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	4413      	add	r3, r2
 80025d8:	68fa      	ldr	r2, [r7, #12]
 80025da:	8a92      	ldrh	r2, [r2, #20]
 80025dc:	00d2      	lsls	r2, r2, #3
 80025de:	4293      	cmp	r3, r2
 80025e0:	d908      	bls.n	80025f4 <descatterTransferPayload+0x44>
    {
        bit_length = (uint8_t)(transfer->payload_len * 8U - bit_offset);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	8a9b      	ldrh	r3, [r3, #20]
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	00db      	lsls	r3, r3, #3
 80025ea:	b2da      	uxtb	r2, r3
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	71fb      	strb	r3, [r7, #7]
    }

    CANARD_ASSERT(bit_length > 0);

    if ((transfer->payload_middle != NULL) || (transfer->payload_tail != NULL)) // Multi frame
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d104      	bne.n	8002606 <descatterTransferPayload+0x56>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	691b      	ldr	r3, [r3, #16]
 8002600:	2b00      	cmp	r3, #0
 8002602:	f000 80b9 	beq.w	8002778 <descatterTransferPayload+0x1c8>
        /*
         * This part is hideously complicated and probably should be redesigned.
         * The objective here is to copy the requested number of bits from scattered storage into the temporary
         * local storage. We go through great pains to ensure that all corner cases are handled correctly.
         */
        uint32_t input_bit_offset = bit_offset;
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	637b      	str	r3, [r7, #52]	@ 0x34
        uint8_t output_bit_offset = 0;
 800260a:	2300      	movs	r3, #0
 800260c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        uint8_t remaining_bit_length = bit_length;
 8002610:	79fb      	ldrb	r3, [r7, #7]
 8002612:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

        // Reading head
        if (input_bit_offset < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8)
 8002616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002618:	2b27      	cmp	r3, #39	@ 0x27
 800261a:	d82d      	bhi.n	8002678 <descatterTransferPayload+0xc8>
        {
            const uint8_t amount = (uint8_t)MIN(remaining_bit_length,
 800261c:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8002620:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002622:	f1c3 0328 	rsb	r3, r3, #40	@ 0x28
 8002626:	429a      	cmp	r2, r3
 8002628:	d305      	bcc.n	8002636 <descatterTransferPayload+0x86>
 800262a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800262c:	b2db      	uxtb	r3, r3
 800262e:	f1c3 0328 	rsb	r3, r3, #40	@ 0x28
 8002632:	b2db      	uxtb	r3, r3
 8002634:	e001      	b.n	800263a <descatterTransferPayload+0x8a>
 8002636:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800263a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                                                CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U - input_bit_offset);

            copyBitArray(&transfer->payload_head[0], input_bit_offset, amount, (uint8_t*) output, 0);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	6898      	ldr	r0, [r3, #8]
 8002642:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002646:	2300      	movs	r3, #0
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800264e:	f7ff ff38 	bl	80024c2 <copyBitArray>

            input_bit_offset += amount;
 8002652:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002656:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002658:	4413      	add	r3, r2
 800265a:	637b      	str	r3, [r7, #52]	@ 0x34
            output_bit_offset = (uint8_t)(output_bit_offset + amount);
 800265c:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8002660:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002664:	4413      	add	r3, r2
 8002666:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            remaining_bit_length = (uint8_t)(remaining_bit_length - amount);
 800266a:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800266e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
        }

        // Reading middle
        uint32_t remaining_bits = (uint32_t)(transfer->payload_len * 8U - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8a9b      	ldrh	r3, [r3, #20]
 800267c:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8002680:	3b05      	subs	r3, #5
 8002682:	00db      	lsls	r3, r3, #3
 8002684:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint32_t block_bit_offset = CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U;
 8002686:	2328      	movs	r3, #40	@ 0x28
 8002688:	62bb      	str	r3, [r7, #40]	@ 0x28
        const CanardBufferBlock* block = transfer->payload_middle;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	627b      	str	r3, [r7, #36]	@ 0x24

        while ((block != NULL) && (remaining_bit_length > 0))
 8002690:	e044      	b.n	800271c <descatterTransferPayload+0x16c>
        {
            CANARD_ASSERT(remaining_bits > 0);
            const uint32_t block_end_bit_offset = block_bit_offset + MIN(CANARD_BUFFER_BLOCK_DATA_SIZE * 8,
 8002692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002694:	2be0      	cmp	r3, #224	@ 0xe0
 8002696:	bf28      	it	cs
 8002698:	23e0      	movcs	r3, #224	@ 0xe0
 800269a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800269c:	4413      	add	r3, r2
 800269e:	61fb      	str	r3, [r7, #28]
                                                                         remaining_bits);

            // Perform copy if we've reached the requested offset, otherwise jump over this block and try next
            if (block_end_bit_offset > input_bit_offset)
 80026a0:	69fa      	ldr	r2, [r7, #28]
 80026a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d92e      	bls.n	8002706 <descatterTransferPayload+0x156>
            {
                const uint8_t amount = (uint8_t) MIN(remaining_bit_length, block_end_bit_offset - input_bit_offset);
 80026a8:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 80026ac:	69f9      	ldr	r1, [r7, #28]
 80026ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026b0:	1acb      	subs	r3, r1, r3
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d306      	bcc.n	80026c4 <descatterTransferPayload+0x114>
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	b2da      	uxtb	r2, r3
 80026ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	e001      	b.n	80026c8 <descatterTransferPayload+0x118>
 80026c4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80026c8:	76fb      	strb	r3, [r7, #27]

                CANARD_ASSERT(input_bit_offset >= block_bit_offset);
                const uint32_t bit_offset_within_block = input_bit_offset - block_bit_offset;
 80026ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80026cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	617b      	str	r3, [r7, #20]

                copyBitArray(&block->data[0], bit_offset_within_block, amount, (uint8_t*) output, output_bit_offset);
 80026d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d4:	1d18      	adds	r0, r3, #4
 80026d6:	7efa      	ldrb	r2, [r7, #27]
 80026d8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80026dc:	9300      	str	r3, [sp, #0]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	6979      	ldr	r1, [r7, #20]
 80026e2:	f7ff feee 	bl	80024c2 <copyBitArray>

                input_bit_offset += amount;
 80026e6:	7efb      	ldrb	r3, [r7, #27]
 80026e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80026ea:	4413      	add	r3, r2
 80026ec:	637b      	str	r3, [r7, #52]	@ 0x34
                output_bit_offset = (uint8_t)(output_bit_offset + amount);
 80026ee:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80026f2:	7efb      	ldrb	r3, [r7, #27]
 80026f4:	4413      	add	r3, r2
 80026f6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                remaining_bit_length = (uint8_t)(remaining_bit_length - amount);
 80026fa:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 80026fe:	7efb      	ldrb	r3, [r7, #27]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
            }

            CANARD_ASSERT(block_end_bit_offset > block_bit_offset);
            remaining_bits -= block_end_bit_offset - block_bit_offset;
 8002706:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800270e:	4413      	add	r3, r2
 8002710:	62fb      	str	r3, [r7, #44]	@ 0x2c
            block_bit_offset = block_end_bit_offset;
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	62bb      	str	r3, [r7, #40]	@ 0x28
            block = block->next;
 8002716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	627b      	str	r3, [r7, #36]	@ 0x24
        while ((block != NULL) && (remaining_bit_length > 0))
 800271c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800271e:	2b00      	cmp	r3, #0
 8002720:	d003      	beq.n	800272a <descatterTransferPayload+0x17a>
 8002722:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002726:	2b00      	cmp	r3, #0
 8002728:	d1b3      	bne.n	8002692 <descatterTransferPayload+0xe2>
        }

        CANARD_ASSERT(remaining_bit_length <= remaining_bits);

        // Reading tail
        if ((transfer->payload_tail != NULL) && (remaining_bit_length > 0))
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	691b      	ldr	r3, [r3, #16]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d02c      	beq.n	800278c <descatterTransferPayload+0x1dc>
 8002732:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002736:	2b00      	cmp	r3, #0
 8002738:	d028      	beq.n	800278c <descatterTransferPayload+0x1dc>
        {
            CANARD_ASSERT(input_bit_offset >= block_bit_offset);
            const uint32_t offset = input_bit_offset - block_bit_offset;
 800273a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800273c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	613b      	str	r3, [r7, #16]

            copyBitArray(&transfer->payload_tail[0], offset, remaining_bit_length, (uint8_t*) output,
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	6918      	ldr	r0, [r3, #16]
 8002746:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800274a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	6939      	ldr	r1, [r7, #16]
 8002754:	f7ff feb5 	bl	80024c2 <copyBitArray>
                         output_bit_offset);

            input_bit_offset += remaining_bit_length;
 8002758:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800275c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800275e:	4413      	add	r3, r2
 8002760:	637b      	str	r3, [r7, #52]	@ 0x34
            output_bit_offset = (uint8_t)(output_bit_offset + remaining_bit_length);
 8002762:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8002766:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800276a:	4413      	add	r3, r2
 800276c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            remaining_bit_length = 0;
 8002770:	2300      	movs	r3, #0
 8002772:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    {
 8002776:	e009      	b.n	800278c <descatterTransferPayload+0x1dc>
        CANARD_ASSERT(output_bit_offset <= 64);
        CANARD_ASSERT(remaining_bit_length == 0);
    }
    else                                                                    // Single frame
    {
        copyBitArray(&transfer->payload_head[0], bit_offset, bit_length, (uint8_t*) output, 0);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6898      	ldr	r0, [r3, #8]
 800277c:	79fa      	ldrb	r2, [r7, #7]
 800277e:	2300      	movs	r3, #0
 8002780:	9300      	str	r3, [sp, #0]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	68b9      	ldr	r1, [r7, #8]
 8002786:	f7ff fe9c 	bl	80024c2 <copyBitArray>
 800278a:	e000      	b.n	800278e <descatterTransferPayload+0x1de>
    {
 800278c:	bf00      	nop
    }

    return bit_length;
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	b21b      	sxth	r3, r3
}
 8002792:	4618      	mov	r0, r3
 8002794:	3738      	adds	r7, #56	@ 0x38
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <isBigEndian>:

CANARD_INTERNAL bool isBigEndian(void)
{
 800279a:	b480      	push	{r7}
 800279c:	b083      	sub	sp, #12
 800279e:	af00      	add	r7, sp, #0
#else
        uint16_t a;
        uint8_t b[2];
#endif
    } u;
    u.a = 1;
 80027a0:	2301      	movs	r3, #1
 80027a2:	80bb      	strh	r3, [r7, #4]
    return u.b[1] == 1;                             // Some don't...
 80027a4:	797b      	ldrb	r3, [r7, #5]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	bf0c      	ite	eq
 80027aa:	2301      	moveq	r3, #1
 80027ac:	2300      	movne	r3, #0
 80027ae:	b2db      	uxtb	r3, r3
#endif
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <swapByteOrder>:

CANARD_INTERNAL void swapByteOrder(void* data, unsigned size)
{
 80027bc:	b480      	push	{r7}
 80027be:	b087      	sub	sp, #28
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(data != NULL);

    uint8_t* const bytes = (uint8_t*) data;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	60fb      	str	r3, [r7, #12]

    size_t fwd = 0;
 80027ca:	2300      	movs	r3, #0
 80027cc:	617b      	str	r3, [r7, #20]
    size_t rev = size - 1;
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	3b01      	subs	r3, #1
 80027d2:	613b      	str	r3, [r7, #16]

    while (fwd < rev)
 80027d4:	e017      	b.n	8002806 <swapByteOrder+0x4a>
    {
        const uint8_t x = bytes[fwd];
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	4413      	add	r3, r2
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	72fb      	strb	r3, [r7, #11]
        bytes[fwd] = bytes[rev];
 80027e0:	68fa      	ldr	r2, [r7, #12]
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	441a      	add	r2, r3
 80027e6:	68f9      	ldr	r1, [r7, #12]
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	440b      	add	r3, r1
 80027ec:	7812      	ldrb	r2, [r2, #0]
 80027ee:	701a      	strb	r2, [r3, #0]
        bytes[rev] = x;
 80027f0:	68fa      	ldr	r2, [r7, #12]
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	4413      	add	r3, r2
 80027f6:	7afa      	ldrb	r2, [r7, #11]
 80027f8:	701a      	strb	r2, [r3, #0]
        fwd++;
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	3301      	adds	r3, #1
 80027fe:	617b      	str	r3, [r7, #20]
        rev--;
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	3b01      	subs	r3, #1
 8002804:	613b      	str	r3, [r7, #16]
    while (fwd < rev)
 8002806:	697a      	ldr	r2, [r7, #20]
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	429a      	cmp	r2, r3
 800280c:	d3e3      	bcc.n	80027d6 <swapByteOrder+0x1a>
    }
}
 800280e:	bf00      	nop
 8002810:	bf00      	nop
 8002812:	371c      	adds	r7, #28
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr

0800281c <crcAddByte>:

/*
 * CRC functions
 */
CANARD_INTERNAL uint16_t crcAddByte(uint16_t crc_val, uint8_t byte)
{
 800281c:	b480      	push	{r7}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	4603      	mov	r3, r0
 8002824:	460a      	mov	r2, r1
 8002826:	80fb      	strh	r3, [r7, #6]
 8002828:	4613      	mov	r3, r2
 800282a:	717b      	strb	r3, [r7, #5]
    crc_val ^= (uint16_t) ((uint16_t) (byte) << 8U);
 800282c:	797b      	ldrb	r3, [r7, #5]
 800282e:	b29b      	uxth	r3, r3
 8002830:	021b      	lsls	r3, r3, #8
 8002832:	b29a      	uxth	r2, r3
 8002834:	88fb      	ldrh	r3, [r7, #6]
 8002836:	4053      	eors	r3, r2
 8002838:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 800283a:	2300      	movs	r3, #0
 800283c:	73fb      	strb	r3, [r7, #15]
 800283e:	e012      	b.n	8002866 <crcAddByte+0x4a>
    {
        if (crc_val & 0x8000U)
 8002840:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002844:	2b00      	cmp	r3, #0
 8002846:	da08      	bge.n	800285a <crcAddByte+0x3e>
        {
            crc_val = (uint16_t) ((uint16_t) (crc_val << 1U) ^ 0x1021U);
 8002848:	88fb      	ldrh	r3, [r7, #6]
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	b29b      	uxth	r3, r3
 800284e:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8002852:	f083 0301 	eor.w	r3, r3, #1
 8002856:	80fb      	strh	r3, [r7, #6]
 8002858:	e002      	b.n	8002860 <crcAddByte+0x44>
        }
        else
        {
            crc_val = (uint16_t) (crc_val << 1U);
 800285a:	88fb      	ldrh	r3, [r7, #6]
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 8002860:	7bfb      	ldrb	r3, [r7, #15]
 8002862:	3301      	adds	r3, #1
 8002864:	73fb      	strb	r3, [r7, #15]
 8002866:	7bfb      	ldrb	r3, [r7, #15]
 8002868:	2b07      	cmp	r3, #7
 800286a:	d9e9      	bls.n	8002840 <crcAddByte+0x24>
        }
    }
    return crc_val;
 800286c:	88fb      	ldrh	r3, [r7, #6]
}
 800286e:	4618      	mov	r0, r3
 8002870:	3714      	adds	r7, #20
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr

0800287a <crcAddSignature>:

CANARD_INTERNAL uint16_t crcAddSignature(uint16_t crc_val, uint64_t data_type_signature)
{
 800287a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800287c:	b087      	sub	sp, #28
 800287e:	af00      	add	r7, sp, #0
 8002880:	4601      	mov	r1, r0
 8002882:	e9c7 2300 	strd	r2, r3, [r7]
 8002886:	460b      	mov	r3, r1
 8002888:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 800288a:	2300      	movs	r3, #0
 800288c:	82fb      	strh	r3, [r7, #22]
 800288e:	e01b      	b.n	80028c8 <crcAddSignature+0x4e>
    {
        crc_val = crcAddByte(crc_val, (uint8_t) (data_type_signature >> shift_val));
 8002890:	8af9      	ldrh	r1, [r7, #22]
 8002892:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002896:	f1c1 0620 	rsb	r6, r1, #32
 800289a:	f1a1 0020 	sub.w	r0, r1, #32
 800289e:	fa22 f401 	lsr.w	r4, r2, r1
 80028a2:	fa03 f606 	lsl.w	r6, r3, r6
 80028a6:	4334      	orrs	r4, r6
 80028a8:	fa23 f000 	lsr.w	r0, r3, r0
 80028ac:	4304      	orrs	r4, r0
 80028ae:	fa23 f501 	lsr.w	r5, r3, r1
 80028b2:	b2e2      	uxtb	r2, r4
 80028b4:	89fb      	ldrh	r3, [r7, #14]
 80028b6:	4611      	mov	r1, r2
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7ff ffaf 	bl	800281c <crcAddByte>
 80028be:	4603      	mov	r3, r0
 80028c0:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 80028c2:	8afb      	ldrh	r3, [r7, #22]
 80028c4:	3308      	adds	r3, #8
 80028c6:	82fb      	strh	r3, [r7, #22]
 80028c8:	8afb      	ldrh	r3, [r7, #22]
 80028ca:	2b3f      	cmp	r3, #63	@ 0x3f
 80028cc:	d9e0      	bls.n	8002890 <crcAddSignature+0x16>
    }
    return crc_val;
 80028ce:	89fb      	ldrh	r3, [r7, #14]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	371c      	adds	r7, #28
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080028d8 <crcAdd>:

CANARD_INTERNAL uint16_t crcAdd(uint16_t crc_val, const uint8_t* bytes, size_t len)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	4603      	mov	r3, r0
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	607a      	str	r2, [r7, #4]
 80028e4:	81fb      	strh	r3, [r7, #14]
    while (len--)
 80028e6:	e00a      	b.n	80028fe <crcAdd+0x26>
    {
        crc_val = crcAddByte(crc_val, *bytes++);
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	1c5a      	adds	r2, r3, #1
 80028ec:	60ba      	str	r2, [r7, #8]
 80028ee:	781a      	ldrb	r2, [r3, #0]
 80028f0:	89fb      	ldrh	r3, [r7, #14]
 80028f2:	4611      	mov	r1, r2
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff ff91 	bl	800281c <crcAddByte>
 80028fa:	4603      	mov	r3, r0
 80028fc:	81fb      	strh	r3, [r7, #14]
    while (len--)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	1e5a      	subs	r2, r3, #1
 8002902:	607a      	str	r2, [r7, #4]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d1ef      	bne.n	80028e8 <crcAdd+0x10>
    }
    return crc_val;
 8002908:	89fb      	ldrh	r3, [r7, #14]
}
 800290a:	4618      	mov	r0, r3
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <initPoolAllocator>:
 *  Pool Allocator functions
 */
CANARD_INTERNAL void initPoolAllocator(CanardPoolAllocator* allocator,
                                       void* buf,
                                       uint16_t buf_len)
{
 8002912:	b480      	push	{r7}
 8002914:	b089      	sub	sp, #36	@ 0x24
 8002916:	af00      	add	r7, sp, #0
 8002918:	60f8      	str	r0, [r7, #12]
 800291a:	60b9      	str	r1, [r7, #8]
 800291c:	4613      	mov	r3, r2
 800291e:	80fb      	strh	r3, [r7, #6]
    size_t current_index = 0;
 8002920:	2300      	movs	r3, #0
 8002922:	61fb      	str	r3, [r7, #28]
    CanardPoolAllocatorBlock *abuf = buf;
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	617b      	str	r3, [r7, #20]
    allocator->arena = buf;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	68ba      	ldr	r2, [r7, #8]
 800292c:	611a      	str	r2, [r3, #16]
    CanardPoolAllocatorBlock** current_block = &(allocator->free_list);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	3304      	adds	r3, #4
 8002932:	61bb      	str	r3, [r7, #24]
    while (current_index < buf_len)
 8002934:	e00b      	b.n	800294e <initPoolAllocator+0x3c>
    {
        *current_block = &abuf[current_index];
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	015b      	lsls	r3, r3, #5
 800293a:	697a      	ldr	r2, [r7, #20]
 800293c:	441a      	add	r2, r3
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	601a      	str	r2, [r3, #0]
        current_block = &((*current_block)->next);
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	61bb      	str	r3, [r7, #24]
        current_index++;
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	3301      	adds	r3, #1
 800294c:	61fb      	str	r3, [r7, #28]
    while (current_index < buf_len)
 800294e:	88fb      	ldrh	r3, [r7, #6]
 8002950:	69fa      	ldr	r2, [r7, #28]
 8002952:	429a      	cmp	r2, r3
 8002954:	d3ef      	bcc.n	8002936 <initPoolAllocator+0x24>
    }
    *current_block = NULL;
 8002956:	69bb      	ldr	r3, [r7, #24]
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]

    allocator->statistics.capacity_blocks = buf_len;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	88fa      	ldrh	r2, [r7, #6]
 8002960:	811a      	strh	r2, [r3, #8]
    allocator->statistics.current_usage_blocks = 0;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	815a      	strh	r2, [r3, #10]
    allocator->statistics.peak_usage_blocks = 0;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2200      	movs	r2, #0
 800296c:	819a      	strh	r2, [r3, #12]
    // user should initialize semaphore after the canardInit
    // or at first call of canard_allocate_sem_take
    allocator->semaphore = NULL;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]
}
 8002974:	bf00      	nop
 8002976:	3724      	adds	r7, #36	@ 0x24
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <allocateBlock>:

CANARD_INTERNAL void* allocateBlock(CanardPoolAllocator* allocator)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    // Check if there are any blocks available in the free list.
    if (allocator->free_list == NULL)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d101      	bne.n	8002994 <allocateBlock+0x14>
    {
#if CANARD_ALLOCATE_SEM
        canard_allocate_sem_give(allocator);
#endif
        return NULL;
 8002990:	2300      	movs	r3, #0
 8002992:	e018      	b.n	80029c6 <allocateBlock+0x46>
    }

    // Take first available block and prepares next block for use.
    void* result = allocator->free_list;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	60fb      	str	r3, [r7, #12]
    allocator->free_list = allocator->free_list->next;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	605a      	str	r2, [r3, #4]

    // Update statistics
    allocator->statistics.current_usage_blocks++;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	895b      	ldrh	r3, [r3, #10]
 80029a8:	3301      	adds	r3, #1
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	815a      	strh	r2, [r3, #10]
    if (allocator->statistics.peak_usage_blocks < allocator->statistics.current_usage_blocks)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	899a      	ldrh	r2, [r3, #12]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	895b      	ldrh	r3, [r3, #10]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d203      	bcs.n	80029c4 <allocateBlock+0x44>
    {
        allocator->statistics.peak_usage_blocks = allocator->statistics.current_usage_blocks;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	895a      	ldrh	r2, [r3, #10]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	819a      	strh	r2, [r3, #12]
    }
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
    return result;
 80029c4:	68fb      	ldr	r3, [r7, #12]
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3714      	adds	r7, #20
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr

080029d2 <freeBlock>:

CANARD_INTERNAL void freeBlock(CanardPoolAllocator* allocator, void* p)
{
 80029d2:	b480      	push	{r7}
 80029d4:	b085      	sub	sp, #20
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
 80029da:	6039      	str	r1, [r7, #0]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    CanardPoolAllocatorBlock* block = (CanardPoolAllocatorBlock*) p;
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	60fb      	str	r3, [r7, #12]

    block->next = allocator->free_list;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685a      	ldr	r2, [r3, #4]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	601a      	str	r2, [r3, #0]
    allocator->free_list = block;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	68fa      	ldr	r2, [r7, #12]
 80029ec:	605a      	str	r2, [r3, #4]

    CANARD_ASSERT(allocator->statistics.current_usage_blocks > 0);
    allocator->statistics.current_usage_blocks--;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	895b      	ldrh	r3, [r3, #10]
 80029f2:	3b01      	subs	r3, #1
 80029f4:	b29a      	uxth	r2, r3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	815a      	strh	r2, [r3, #10]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
}
 80029fa:	bf00      	nop
 80029fc:	3714      	adds	r7, #20
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <printf>:
// Parameter system definitions
#define MAX_PARAMETERS              100
#define PARAM_NAME_MAX_LENGTH       16
#define EPOS4_POSITION_LIMIT        100000

int printf(const char* format, ...) {
 8002a06:	b40f      	push	{r0, r1, r2, r3}
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
    // Remove all the code inside and replace with:
    return 0;  // Do nothing, just return 0
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	b004      	add	sp, #16
 8002a18:	4770      	bx	lr
	...

08002a1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a20:	b098      	sub	sp, #96	@ 0x60
 8002a22:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a24:	f003 fea4 	bl	8006770 <HAL_Init>


  /* USER CODE BEGIN Init */

 /* Check reset flags to determine reset cause */
   if ((RCC->CSR & RCC_CSR_IWDGRSTF) != 0) {
 8002a28:	4bbc      	ldr	r3, [pc, #752]	@ (8002d1c <main+0x300>)
 8002a2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d008      	beq.n	8002a46 <main+0x2a>
     printf("System reset caused by Independent Watchdog (IWDG)\r\n");
 8002a34:	48ba      	ldr	r0, [pc, #744]	@ (8002d20 <main+0x304>)
 8002a36:	f00c fe67 	bl	800f708 <puts>
     RCC->CSR |= RCC_CSR_RMVF; // Clear all reset flags
 8002a3a:	4bb8      	ldr	r3, [pc, #736]	@ (8002d1c <main+0x300>)
 8002a3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a3e:	4ab7      	ldr	r2, [pc, #732]	@ (8002d1c <main+0x300>)
 8002a40:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a44:	6753      	str	r3, [r2, #116]	@ 0x74
   }

   /* Configure IWDG with direct register access */
   // Start by writing the key to unlock IWDG registers
   IWDG->KR = 0x5555; // Enable write access to IWDG_PR and IWDG_RLR
 8002a46:	4bb7      	ldr	r3, [pc, #732]	@ (8002d24 <main+0x308>)
 8002a48:	f245 5255 	movw	r2, #21845	@ 0x5555
 8002a4c:	601a      	str	r2, [r3, #0]

   // Set prescaler to maximum value (256) using direct register access
   IWDG->PR = 0x07; // Max prescaler (divide by 256)
 8002a4e:	4bb5      	ldr	r3, [pc, #724]	@ (8002d24 <main+0x308>)
 8002a50:	2207      	movs	r2, #7
 8002a52:	605a      	str	r2, [r3, #4]

   // Set reload value to maximum (0xFFF = 4095) using direct register access
   IWDG->RLR = 0xFFF; // Max reload value
 8002a54:	4bb3      	ldr	r3, [pc, #716]	@ (8002d24 <main+0x308>)
 8002a56:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8002a5a:	609a      	str	r2, [r3, #8]

   // Reload the watchdog counter to apply settings
   IWDG->KR = 0xAAAA;
 8002a5c:	4bb1      	ldr	r3, [pc, #708]	@ (8002d24 <main+0x308>)
 8002a5e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002a62:	601a      	str	r2, [r3, #0]

   // Start the watchdog
   IWDG->KR = 0xCCCC;
 8002a64:	4baf      	ldr	r3, [pc, #700]	@ (8002d24 <main+0x308>)
 8002a66:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8002a6a:	601a      	str	r2, [r3, #0]

   printf("IWDG configured with maximum timeout using direct register access\r\n");
 8002a6c:	48ae      	ldr	r0, [pc, #696]	@ (8002d28 <main+0x30c>)
 8002a6e:	f00c fe4b 	bl	800f708 <puts>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a72:	f000 faf3 	bl	800305c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a76:	f000 fbf7 	bl	8003268 <MX_GPIO_Init>
  MX_CAN1_Init();
 8002a7a:	f000 fb59 	bl	8003130 <MX_CAN1_Init>
  MX_I2S3_Init();
 8002a7e:	f000 fb8d 	bl	800319c <MX_I2S3_Init>
  MX_SPI1_Init();
 8002a82:	f000 fbbb 	bl	80031fc <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8002a86:	f00c f96d 	bl	800ed64 <MX_USB_HOST_Init>
  
  /* USER CODE BEGIN 2 */
  // Initialize LEDs
  HAL_GPIO_WritePin(GPIOD, LD4_Pin, GPIO_PIN_RESET); // Green LED off
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002a90:	48a6      	ldr	r0, [pc, #664]	@ (8002d2c <main+0x310>)
 8002a92:	f005 fb43 	bl	800811c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LD3_Pin, GPIO_PIN_RESET); // Red LED off
 8002a96:	2200      	movs	r2, #0
 8002a98:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002a9c:	48a3      	ldr	r0, [pc, #652]	@ (8002d2c <main+0x310>)
 8002a9e:	f005 fb3d 	bl	800811c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LD5_Pin, GPIO_PIN_RESET); // Orange LED off
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002aa8:	48a0      	ldr	r0, [pc, #640]	@ (8002d2c <main+0x310>)
 8002aaa:	f005 fb37 	bl	800811c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LD6_Pin, GPIO_PIN_RESET); // Blue LED off
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002ab4:	489d      	ldr	r0, [pc, #628]	@ (8002d2c <main+0x310>)
 8002ab6:	f005 fb31 	bl	800811c <HAL_GPIO_WritePin>

  printf("-------------------------------------\r\n");
 8002aba:	489d      	ldr	r0, [pc, #628]	@ (8002d30 <main+0x314>)
 8002abc:	f00c fe24 	bl	800f708 <puts>
  printf("EPOS4 UAVCAN Node - Starting up\r\n");
 8002ac0:	489c      	ldr	r0, [pc, #624]	@ (8002d34 <main+0x318>)
 8002ac2:	f00c fe21 	bl	800f708 <puts>
  printf("STM32F4Discovery with CAN interface\r\n");
 8002ac6:	489c      	ldr	r0, [pc, #624]	@ (8002d38 <main+0x31c>)
 8002ac8:	f00c fe1e 	bl	800f708 <puts>
  printf("Node ID: %d\r\n", NODE_ID);
 8002acc:	2109      	movs	r1, #9
 8002ace:	489b      	ldr	r0, [pc, #620]	@ (8002d3c <main+0x320>)
 8002ad0:	f7ff ff99 	bl	8002a06 <printf>
  printf("-------------------------------------\r\n");
 8002ad4:	4896      	ldr	r0, [pc, #600]	@ (8002d30 <main+0x314>)
 8002ad6:	f00c fe17 	bl	800f708 <puts>
  
  // Configure CAN filter to accept ALL messages with no filtering
  CAN_FilterTypeDef canFilter;
  canFilter.FilterBank = 0;
 8002ada:	2300      	movs	r3, #0
 8002adc:	61bb      	str	r3, [r7, #24]
  canFilter.FilterMode = CAN_FILTERMODE_IDMASK;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	61fb      	str	r3, [r7, #28]
  canFilter.FilterScale = CAN_FILTERSCALE_32BIT;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	623b      	str	r3, [r7, #32]
  canFilter.FilterIdHigh = 0x0000;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	607b      	str	r3, [r7, #4]
  canFilter.FilterIdLow = 0x0000;  // Accept any ID
 8002aea:	2300      	movs	r3, #0
 8002aec:	60bb      	str	r3, [r7, #8]
  canFilter.FilterMaskIdHigh = 0x0000;  // Don't mask any bits (accept everything)
 8002aee:	2300      	movs	r3, #0
 8002af0:	60fb      	str	r3, [r7, #12]
  canFilter.FilterMaskIdLow = 0x0000;   // Don't mask any bits (accept everything)
 8002af2:	2300      	movs	r3, #0
 8002af4:	613b      	str	r3, [r7, #16]
  canFilter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002af6:	2300      	movs	r3, #0
 8002af8:	617b      	str	r3, [r7, #20]
  canFilter.FilterActivation = CAN_FILTER_ENABLE;
 8002afa:	2301      	movs	r3, #1
 8002afc:	627b      	str	r3, [r7, #36]	@ 0x24
  
  if (HAL_CAN_ConfigFilter(&hcan1, &canFilter) != HAL_OK) {
 8002afe:	1d3b      	adds	r3, r7, #4
 8002b00:	4619      	mov	r1, r3
 8002b02:	488f      	ldr	r0, [pc, #572]	@ (8002d40 <main+0x324>)
 8002b04:	f003 ffc6 	bl	8006a94 <HAL_CAN_ConfigFilter>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <main+0xf6>
    Error_Handler();
 8002b0e:	f001 fd7b 	bl	8004608 <Error_Handler>
  }
  
  // Enable CAN bus
  if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8002b12:	488b      	ldr	r0, [pc, #556]	@ (8002d40 <main+0x324>)
 8002b14:	f004 f89e 	bl	8006c54 <HAL_CAN_Start>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <main+0x106>
    Error_Handler();
 8002b1e:	f001 fd73 	bl	8004608 <Error_Handler>
  }
  
  // Enable CAN interrupts for receive
  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 8002b22:	2102      	movs	r1, #2
 8002b24:	4886      	ldr	r0, [pc, #536]	@ (8002d40 <main+0x324>)
 8002b26:	f004 fb28 	bl	800717a <HAL_CAN_ActivateNotification>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d001      	beq.n	8002b34 <main+0x118>
    Error_Handler();
 8002b30:	f001 fd6a 	bl	8004608 <Error_Handler>
  }
  
  // Start libcanard
  canardInit(&canard, canard_memory_pool, sizeof(canard_memory_pool), onTransferReceived, shouldAcceptTransfer, NULL);
 8002b34:	2300      	movs	r3, #0
 8002b36:	9301      	str	r3, [sp, #4]
 8002b38:	4b82      	ldr	r3, [pc, #520]	@ (8002d44 <main+0x328>)
 8002b3a:	9300      	str	r3, [sp, #0]
 8002b3c:	4b82      	ldr	r3, [pc, #520]	@ (8002d48 <main+0x32c>)
 8002b3e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002b42:	4982      	ldr	r1, [pc, #520]	@ (8002d4c <main+0x330>)
 8002b44:	4882      	ldr	r0, [pc, #520]	@ (8002d50 <main+0x334>)
 8002b46:	f7fd ffb1 	bl	8000aac <canardInit>
  canardSetLocalNodeID(&canard, NODE_ID);
 8002b4a:	2109      	movs	r1, #9
 8002b4c:	4880      	ldr	r0, [pc, #512]	@ (8002d50 <main+0x334>)
 8002b4e:	f7fd ffe1 	bl	8000b14 <canardSetLocalNodeID>


  // Initialize EPOS4 controller for position control mode

  // Step 1: Reset communications
  CANopen_NMT_Command(&hcan1, 0x82, EPOS4_NODE_ID); // 0x82 = Reset communications
 8002b52:	2201      	movs	r2, #1
 8002b54:	2182      	movs	r1, #130	@ 0x82
 8002b56:	487a      	ldr	r0, [pc, #488]	@ (8002d40 <main+0x324>)
 8002b58:	f001 fd64 	bl	8004624 <CANopen_NMT_Command>
  HAL_Delay(100); // Wait longer for reset to complete
 8002b5c:	2064      	movs	r0, #100	@ 0x64
 8002b5e:	f003 fe79 	bl	8006854 <HAL_Delay>
  // Step 2: Start remote node
  CANopen_NMT_Command(&hcan1, 0x01, EPOS4_NODE_ID); // 0x01 = Start remote node
 8002b62:	2201      	movs	r2, #1
 8002b64:	2101      	movs	r1, #1
 8002b66:	4876      	ldr	r0, [pc, #472]	@ (8002d40 <main+0x324>)
 8002b68:	f001 fd5c 	bl	8004624 <CANopen_NMT_Command>
  HAL_Delay(100);
 8002b6c:	2064      	movs	r0, #100	@ 0x64
 8002b6e:	f003 fe71 	bl	8006854 <HAL_Delay>

  // Step 3: Set operation mode to position mode
  EPOS4_SetOperationMode(&hcan1, EPOS4_NODE_ID, MODE_PROFILE_POSITION);
 8002b72:	2201      	movs	r2, #1
 8002b74:	2101      	movs	r1, #1
 8002b76:	4872      	ldr	r0, [pc, #456]	@ (8002d40 <main+0x324>)
 8002b78:	f001 fd7d 	bl	8004676 <EPOS4_SetOperationMode>
  HAL_Delay(100);
 8002b7c:	2064      	movs	r0, #100	@ 0x64
 8002b7e:	f003 fe69 	bl	8006854 <HAL_Delay>

  // Step 4: Set control word to shutdown state (prepare for enable)
  EPOS4_SetControlWord(&hcan1, EPOS4_NODE_ID, 0x0006);
 8002b82:	2206      	movs	r2, #6
 8002b84:	2101      	movs	r1, #1
 8002b86:	486e      	ldr	r0, [pc, #440]	@ (8002d40 <main+0x324>)
 8002b88:	f001 fcf6 	bl	8004578 <EPOS4_SetControlWord>
  HAL_Delay(100);
 8002b8c:	2064      	movs	r0, #100	@ 0x64
 8002b8e:	f003 fe61 	bl	8006854 <HAL_Delay>

  // Step 5: Set control word to switch on state
  EPOS4_SetControlWord(&hcan1, EPOS4_NODE_ID, 0x0007);
 8002b92:	2207      	movs	r2, #7
 8002b94:	2101      	movs	r1, #1
 8002b96:	486a      	ldr	r0, [pc, #424]	@ (8002d40 <main+0x324>)
 8002b98:	f001 fcee 	bl	8004578 <EPOS4_SetControlWord>
  HAL_Delay(100);
 8002b9c:	2064      	movs	r0, #100	@ 0x64
 8002b9e:	f003 fe59 	bl	8006854 <HAL_Delay>

  // Step 6: Configure motion profile parameters for smooth tilt movement
  printf("Setting profile velocity: %lu\n", (unsigned long)profile_velocity);
 8002ba2:	4b6c      	ldr	r3, [pc, #432]	@ (8002d54 <main+0x338>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	486b      	ldr	r0, [pc, #428]	@ (8002d58 <main+0x33c>)
 8002baa:	f7ff ff2c 	bl	8002a06 <printf>
  EPOS4_SetProfileVelocity(&hcan1, EPOS4_NODE_ID, profile_velocity);
 8002bae:	4b69      	ldr	r3, [pc, #420]	@ (8002d54 <main+0x338>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	461a      	mov	r2, r3
 8002bb4:	2101      	movs	r1, #1
 8002bb6:	4862      	ldr	r0, [pc, #392]	@ (8002d40 <main+0x324>)
 8002bb8:	f001 fd93 	bl	80046e2 <EPOS4_SetProfileVelocity>
  HAL_Delay(100);
 8002bbc:	2064      	movs	r0, #100	@ 0x64
 8002bbe:	f003 fe49 	bl	8006854 <HAL_Delay>

  printf("Setting profile acceleration: %lu\n", (unsigned long)profile_acceleration);
 8002bc2:	4b66      	ldr	r3, [pc, #408]	@ (8002d5c <main+0x340>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	4865      	ldr	r0, [pc, #404]	@ (8002d60 <main+0x344>)
 8002bca:	f7ff ff1c 	bl	8002a06 <printf>
  EPOS4_SetProfileAcceleration(&hcan1, EPOS4_NODE_ID, profile_acceleration);
 8002bce:	4b63      	ldr	r3, [pc, #396]	@ (8002d5c <main+0x340>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	2101      	movs	r1, #1
 8002bd6:	485a      	ldr	r0, [pc, #360]	@ (8002d40 <main+0x324>)
 8002bd8:	f001 fdc5 	bl	8004766 <EPOS4_SetProfileAcceleration>
  HAL_Delay(100);
 8002bdc:	2064      	movs	r0, #100	@ 0x64
 8002bde:	f003 fe39 	bl	8006854 <HAL_Delay>

  printf("Setting profile deceleration: %lu\n", (unsigned long)profile_deceleration);
 8002be2:	4b60      	ldr	r3, [pc, #384]	@ (8002d64 <main+0x348>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4619      	mov	r1, r3
 8002be8:	485f      	ldr	r0, [pc, #380]	@ (8002d68 <main+0x34c>)
 8002bea:	f7ff ff0c 	bl	8002a06 <printf>
  EPOS4_SetProfileDeceleration(&hcan1, EPOS4_NODE_ID, profile_deceleration);
 8002bee:	4b5d      	ldr	r3, [pc, #372]	@ (8002d64 <main+0x348>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	2101      	movs	r1, #1
 8002bf6:	4852      	ldr	r0, [pc, #328]	@ (8002d40 <main+0x324>)
 8002bf8:	f001 fdf7 	bl	80047ea <EPOS4_SetProfileDeceleration>
  HAL_Delay(100);
 8002bfc:	2064      	movs	r0, #100	@ 0x64
 8002bfe:	f003 fe29 	bl	8006854 <HAL_Delay>

  // Step 7: Enable operation
  EPOS4_SetControlWord(&hcan1, EPOS4_NODE_ID, 0x000F);
 8002c02:	220f      	movs	r2, #15
 8002c04:	2101      	movs	r1, #1
 8002c06:	484e      	ldr	r0, [pc, #312]	@ (8002d40 <main+0x324>)
 8002c08:	f001 fcb6 	bl	8004578 <EPOS4_SetControlWord>
  HAL_Delay(100);
 8002c0c:	2064      	movs	r0, #100	@ 0x64
 8002c0e:	f003 fe21 	bl	8006854 <HAL_Delay>

  // Step 8: Configure default motion profile parameters - IMPORTANT!
  printf("Setting default motion parameters\r\n");
 8002c12:	4856      	ldr	r0, [pc, #344]	@ (8002d6c <main+0x350>)
 8002c14:	f00c fd78 	bl	800f708 <puts>
  printf("Position limits set to: min=%ld, mid=%ld, max=%ld\n",
 8002c18:	4b55      	ldr	r3, [pc, #340]	@ (8002d70 <main+0x354>)
 8002c1a:	6819      	ldr	r1, [r3, #0]
 8002c1c:	4b55      	ldr	r3, [pc, #340]	@ (8002d74 <main+0x358>)
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	4b55      	ldr	r3, [pc, #340]	@ (8002d78 <main+0x35c>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4855      	ldr	r0, [pc, #340]	@ (8002d7c <main+0x360>)
 8002c26:	f7ff feee 	bl	8002a06 <printf>
         (long)minPosition, (long)midPosition, (long)maxPosition);
  printf("Motion profile: velocity=%lu, accel=%lu, decel=%lu\n",
 8002c2a:	4b4a      	ldr	r3, [pc, #296]	@ (8002d54 <main+0x338>)
 8002c2c:	6819      	ldr	r1, [r3, #0]
 8002c2e:	4b4b      	ldr	r3, [pc, #300]	@ (8002d5c <main+0x340>)
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	4b4c      	ldr	r3, [pc, #304]	@ (8002d64 <main+0x348>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4852      	ldr	r0, [pc, #328]	@ (8002d80 <main+0x364>)
 8002c38:	f7ff fee5 	bl	8002a06 <printf>
         (unsigned long)profile_velocity,
         (unsigned long)profile_acceleration,
         (unsigned long)profile_deceleration);

  // Try to restore position from flash
  position_restored = restore_position_from_flash();
 8002c3c:	f003 fa58 	bl	80060f0 <restore_position_from_flash>
 8002c40:	4603      	mov	r3, r0
 8002c42:	461a      	mov	r2, r3
 8002c44:	4b4f      	ldr	r3, [pc, #316]	@ (8002d84 <main+0x368>)
 8002c46:	701a      	strb	r2, [r3, #0]
  if (!position_restored) {
 8002c48:	4b4e      	ldr	r3, [pc, #312]	@ (8002d84 <main+0x368>)
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	f083 0301 	eor.w	r3, r3, #1
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d002      	beq.n	8002c5e <main+0x242>
      printf("No saved position found - starting at current position\n");
 8002c58:	484b      	ldr	r0, [pc, #300]	@ (8002d88 <main+0x36c>)
 8002c5a:	f00c fd55 	bl	800f708 <puts>
  }

  /* USER CODE END 2 */

  // *** Add after the main loop initialization ***
  uint64_t last_getnodeinfo_self_request_time_ms = 0;
 8002c5e:	f04f 0200 	mov.w	r2, #0
 8002c62:	f04f 0300 	mov.w	r3, #0
 8002c66:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48


  // Initialize position parameters with defaults
  initializePositionParameters();
 8002c6a:	f002 fc43 	bl	80054f4 <initializePositionParameters>

  // Broadcast parameters to improve detection speed
  broadcast_all_parameters();
 8002c6e:	f002 f9ad 	bl	8004fcc <broadcast_all_parameters>

  // Set up for initial position synchronization with ArduPilot
  printf("Waiting for first ArduPilot command to synchronize position...\n");
 8002c72:	4846      	ldr	r0, [pc, #280]	@ (8002d8c <main+0x370>)
 8002c74:	f00c fd48 	bl	800f708 <puts>
  initial_sync_completed = false;
 8002c78:	4b45      	ldr	r3, [pc, #276]	@ (8002d90 <main+0x374>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	701a      	strb	r2, [r3, #0]
  ardupilot_command_received = false;
 8002c7e:	4b45      	ldr	r3, [pc, #276]	@ (8002d94 <main+0x378>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	701a      	strb	r2, [r3, #0]

  /* Infinite loop */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8002c84:	f00c f894 	bl	800edb0 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */

    // Refresh the watchdog timer to prevent system reset
    IWDG->KR = 0xAAAA;
 8002c88:	4b26      	ldr	r3, [pc, #152]	@ (8002d24 <main+0x308>)
 8002c8a:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002c8e:	601a      	str	r2, [r3, #0]

    // Get the current time
    uint64_t current_time_ms = HAL_GetTick();
 8002c90:	f003 fdd4 	bl	800683c <HAL_GetTick>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2200      	movs	r2, #0
 8002c98:	469a      	mov	sl, r3
 8002c9a:	4693      	mov	fp, r2
 8002c9c:	e9c7 ab10 	strd	sl, fp, [r7, #64]	@ 0x40
    uint64_t current_time_us = micros64();
 8002ca0:	f002 f89a 	bl	8004dd8 <micros64>
 8002ca4:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
    
    // Check if we need to perform initial position sync (only once at startup)
    if (!initial_sync_completed && ardupilot_command_received) {
 8002ca8:	4b39      	ldr	r3, [pc, #228]	@ (8002d90 <main+0x374>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	f083 0301 	eor.w	r3, r3, #1
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f000 810c 	beq.w	8002ed2 <main+0x4b6>
 8002cba:	4b36      	ldr	r3, [pc, #216]	@ (8002d94 <main+0x378>)
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	f000 8106 	beq.w	8002ed2 <main+0x4b6>
        // First ArduPilot command received - use it to synchronize position
        printf("Initial sync: First ArduPilot command received: %d\n", latest_ardupilot_command);
 8002cc6:	4b34      	ldr	r3, [pc, #208]	@ (8002d98 <main+0x37c>)
 8002cc8:	881b      	ldrh	r3, [r3, #0]
 8002cca:	b21b      	sxth	r3, r3
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4833      	ldr	r0, [pc, #204]	@ (8002d9c <main+0x380>)
 8002cd0:	f7ff fe99 	bl	8002a06 <printf>

        // Calculate position based on the command value using the same mapping logic
        int32_t sync_position;
        
        // Special handling for vectored yaw mode (values near 15360)
        if (abs(latest_ardupilot_command - 15360) < 1000) {
 8002cd4:	4b30      	ldr	r3, [pc, #192]	@ (8002d98 <main+0x37c>)
 8002cd6:	881b      	ldrh	r3, [r3, #0]
 8002cd8:	b21b      	sxth	r3, r3
 8002cda:	f5a3 5370 	sub.w	r3, r3, #15360	@ 0x3c00
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	bfb8      	it	lt
 8002ce2:	425b      	neglt	r3, r3
 8002ce4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ce8:	da69      	bge.n	8002dbe <main+0x3a2>
            // Calculate deviation from center (15360)
            int16_t deviation = latest_ardupilot_command - 15360;
 8002cea:	4b2b      	ldr	r3, [pc, #172]	@ (8002d98 <main+0x37c>)
 8002cec:	881b      	ldrh	r3, [r3, #0]
 8002cee:	b21b      	sxth	r3, r3
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	f5a3 5370 	sub.w	r3, r3, #15360	@ 0x3c00
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	86fb      	strh	r3, [r7, #54]	@ 0x36
            // Map to position around minPosition
            float normalized = (float)deviation / 1000.0f;  // +/-1.0 for +/-1000 deviation
 8002cfa:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8002cfe:	ee07 3a90 	vmov	s15, r3
 8002d02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d06:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002da0 <main+0x384>
 8002d0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d0e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
            sync_position = minPosition - (int32_t)(normalized * 100000);
 8002d12:	4b17      	ldr	r3, [pc, #92]	@ (8002d70 <main+0x354>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002d1a:	e045      	b.n	8002da8 <main+0x38c>
 8002d1c:	40023800 	.word	0x40023800
 8002d20:	0800fd30 	.word	0x0800fd30
 8002d24:	40003000 	.word	0x40003000
 8002d28:	0800fd64 	.word	0x0800fd64
 8002d2c:	40020c00 	.word	0x40020c00
 8002d30:	0800fda8 	.word	0x0800fda8
 8002d34:	0800fdd0 	.word	0x0800fdd0
 8002d38:	0800fdf4 	.word	0x0800fdf4
 8002d3c:	0800fe1c 	.word	0x0800fe1c
 8002d40:	200019d0 	.word	0x200019d0
 8002d44:	08003991 	.word	0x08003991
 8002d48:	08003c85 	.word	0x08003c85
 8002d4c:	20001aa0 	.word	0x20001aa0
 8002d50:	20005aa0 	.word	0x20005aa0
 8002d54:	2000190c 	.word	0x2000190c
 8002d58:	0800fe2c 	.word	0x0800fe2c
 8002d5c:	20001910 	.word	0x20001910
 8002d60:	0800fe4c 	.word	0x0800fe4c
 8002d64:	20001914 	.word	0x20001914
 8002d68:	0800fe70 	.word	0x0800fe70
 8002d6c:	0800fe94 	.word	0x0800fe94
 8002d70:	20001908 	.word	0x20001908
 8002d74:	20001904 	.word	0x20001904
 8002d78:	20001900 	.word	0x20001900
 8002d7c:	0800feb8 	.word	0x0800feb8
 8002d80:	0800feec 	.word	0x0800feec
 8002d84:	20005ace 	.word	0x20005ace
 8002d88:	0800ff20 	.word	0x0800ff20
 8002d8c:	0800ff58 	.word	0x0800ff58
 8002d90:	200019c8 	.word	0x200019c8
 8002d94:	200019cc 	.word	0x200019cc
 8002d98:	200019ca 	.word	0x200019ca
 8002d9c:	0800ff98 	.word	0x0800ff98
 8002da0:	447a0000 	.word	0x447a0000
 8002da4:	47c35000 	.word	0x47c35000
 8002da8:	ed1f 7a02 	vldr	s14, [pc, #-8]	@ 8002da4 <main+0x388>
 8002dac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002db0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002db4:	ee17 2a90 	vmov	r2, s15
 8002db8:	1a9b      	subs	r3, r3, r2
 8002dba:	657b      	str	r3, [r7, #84]	@ 0x54
 8002dbc:	e046      	b.n	8002e4c <main+0x430>

        }
        // Standard mapping for regular commands
        else if (latest_ardupilot_command <= 15000) {
 8002dbe:	4b8f      	ldr	r3, [pc, #572]	@ (8002ffc <main+0x5e0>)
 8002dc0:	881b      	ldrh	r3, [r3, #0]
 8002dc2:	b21b      	sxth	r3, r3
 8002dc4:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	dc03      	bgt.n	8002dd4 <main+0x3b8>
            sync_position = minPosition;
 8002dcc:	4b8c      	ldr	r3, [pc, #560]	@ (8003000 <main+0x5e4>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	657b      	str	r3, [r7, #84]	@ 0x54
 8002dd2:	e03b      	b.n	8002e4c <main+0x430>
        }
        else if (latest_ardupilot_command >= 48000) {
 8002dd4:	4b89      	ldr	r3, [pc, #548]	@ (8002ffc <main+0x5e0>)
 8002dd6:	881b      	ldrh	r3, [r3, #0]
            sync_position = maxPosition;
        }
        else {
            // For values in the normal range
            float normalized = (float)(latest_ardupilot_command - 15360) / (float)(48128 - 15360);
 8002dd8:	4b88      	ldr	r3, [pc, #544]	@ (8002ffc <main+0x5e0>)
 8002dda:	881b      	ldrh	r3, [r3, #0]
 8002ddc:	b21b      	sxth	r3, r3
 8002dde:	f5a3 5370 	sub.w	r3, r3, #15360	@ 0x3c00
 8002de2:	ee07 3a90 	vmov	s15, r3
 8002de6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002dea:	eddf 6a86 	vldr	s13, [pc, #536]	@ 8003004 <main+0x5e8>
 8002dee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002df2:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
            if (normalized < 0.0f) normalized = 0.0f;
 8002df6:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002dfa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e02:	d502      	bpl.n	8002e0a <main+0x3ee>
 8002e04:	f04f 0300 	mov.w	r3, #0
 8002e08:	653b      	str	r3, [r7, #80]	@ 0x50
            if (normalized > 1.0f) normalized = 1.0f;
 8002e0a:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002e0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002e12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e1a:	dd02      	ble.n	8002e22 <main+0x406>
 8002e1c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002e20:	653b      	str	r3, [r7, #80]	@ 0x50
            sync_position = minPosition + (int32_t)(normalized * (maxPosition - minPosition));
 8002e22:	4b79      	ldr	r3, [pc, #484]	@ (8003008 <main+0x5ec>)
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	4b76      	ldr	r3, [pc, #472]	@ (8003000 <main+0x5e4>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	ee07 3a90 	vmov	s15, r3
 8002e30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e34:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002e38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e40:	ee17 2a90 	vmov	r2, s15
 8002e44:	4b6e      	ldr	r3, [pc, #440]	@ (8003000 <main+0x5e4>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4413      	add	r3, r2
 8002e4a:	657b      	str	r3, [r7, #84]	@ 0x54

        }
        
        // Apply safety limits
        if (sync_position > maxPosition) sync_position = maxPosition;
 8002e4c:	4b6e      	ldr	r3, [pc, #440]	@ (8003008 <main+0x5ec>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002e52:	429a      	cmp	r2, r3
 8002e54:	dd02      	ble.n	8002e5c <main+0x440>
 8002e56:	4b6c      	ldr	r3, [pc, #432]	@ (8003008 <main+0x5ec>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	657b      	str	r3, [r7, #84]	@ 0x54
        if (sync_position < minPosition) sync_position = minPosition;
 8002e5c:	4b68      	ldr	r3, [pc, #416]	@ (8003000 <main+0x5e4>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002e62:	429a      	cmp	r2, r3
 8002e64:	da02      	bge.n	8002e6c <main+0x450>
 8002e66:	4b66      	ldr	r3, [pc, #408]	@ (8003000 <main+0x5e4>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	657b      	str	r3, [r7, #84]	@ 0x54
        
        // Set EPOS4 position counter (object 0x2081)
        printf("Initial sync: Setting EPOS4 position counter to %ld\n", (long)sync_position);
 8002e6c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002e6e:	4867      	ldr	r0, [pc, #412]	@ (800300c <main+0x5f0>)
 8002e70:	f7ff fdc9 	bl	8002a06 <printf>
        epos4_send_sdo_write(0x2081, 0x00, sync_position, 4);
 8002e74:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002e76:	2304      	movs	r3, #4
 8002e78:	2100      	movs	r1, #0
 8002e7a:	f242 0081 	movw	r0, #8321	@ 0x2081
 8002e7e:	f002 fbd9 	bl	8005634 <epos4_send_sdo_write>
        
        // Wait for the command to process
        HAL_Delay(50);
 8002e82:	2032      	movs	r0, #50	@ 0x32
 8002e84:	f003 fce6 	bl	8006854 <HAL_Delay>

        // Update internal tracking
        current_position = sync_position;
 8002e88:	4a61      	ldr	r2, [pc, #388]	@ (8003010 <main+0x5f4>)
 8002e8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e8c:	6013      	str	r3, [r2, #0]
        targetPosition = sync_position;
 8002e8e:	4a61      	ldr	r2, [pc, #388]	@ (8003014 <main+0x5f8>)
 8002e90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e92:	6013      	str	r3, [r2, #0]

        // Mark sync as completed
        initial_sync_completed = true;
 8002e94:	4b60      	ldr	r3, [pc, #384]	@ (8003018 <main+0x5fc>)
 8002e96:	2201      	movs	r2, #1
 8002e98:	701a      	strb	r2, [r3, #0]
        printf("Initial position synchronization completed\n");
 8002e9a:	4860      	ldr	r0, [pc, #384]	@ (800301c <main+0x600>)
 8002e9c:	f00c fc34 	bl	800f708 <puts>

        // Set following error window to 2000 increments
        printf("Setting following error window (0x6065) to 2000 increments\n");
 8002ea0:	485f      	ldr	r0, [pc, #380]	@ (8003020 <main+0x604>)
 8002ea2:	f00c fc31 	bl	800f708 <puts>
        epos4_send_sdo_write(0x6065, 0x00, 100000000, 4);
 8002ea6:	2304      	movs	r3, #4
 8002ea8:	4a5e      	ldr	r2, [pc, #376]	@ (8003024 <main+0x608>)
 8002eaa:	2100      	movs	r1, #0
 8002eac:	f246 0065 	movw	r0, #24677	@ 0x6065
 8002eb0:	f002 fbc0 	bl	8005634 <epos4_send_sdo_write>

        // Also read back the value to verify it was set correctly
        printf("Reading back following error window value...\n");
 8002eb4:	485c      	ldr	r0, [pc, #368]	@ (8003028 <main+0x60c>)
 8002eb6:	f00c fc27 	bl	800f708 <puts>
        epos4_send_sdo_read(0x6065, 0x00);
 8002eba:	2100      	movs	r1, #0
 8002ebc:	f246 0065 	movw	r0, #24677	@ 0x6065
 8002ec0:	f001 fa98 	bl	80043f4 <epos4_send_sdo_read>
        HAL_Delay(50); // Wait for response
 8002ec4:	2032      	movs	r0, #50	@ 0x32
 8002ec6:	f003 fcc5 	bl	8006854 <HAL_Delay>

        // Process any received messages to get the response
        processTxRxOnce(&canard, 10);
 8002eca:	210a      	movs	r1, #10
 8002ecc:	4857      	ldr	r0, [pc, #348]	@ (800302c <main+0x610>)
 8002ece:	f000 fca9 	bl	8003824 <processTxRxOnce>
    }

    // Simple loop counter for debugging how many cycles we've completed
    static uint32_t loop_counter = 0;
    if (loop_counter++ % 10000 == 0) {
 8002ed2:	4b57      	ldr	r3, [pc, #348]	@ (8003030 <main+0x614>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	1c5a      	adds	r2, r3, #1
 8002ed8:	4955      	ldr	r1, [pc, #340]	@ (8003030 <main+0x614>)
 8002eda:	600a      	str	r2, [r1, #0]
        // Reduced frequency to once per 10000 cycles
    }
    
    // Process CAN messages and send heartbeat every second - with timeout
    process1HzTasks(&canard);
 8002edc:	4853      	ldr	r0, [pc, #332]	@ (800302c <main+0x610>)
 8002ede:	f001 f887 	bl	8003ff0 <process1HzTasks>

    // Check for any received CAN frames (non-blocking, 10ms timeout)
    processTxRxOnce(&canard, 10);
 8002ee2:	210a      	movs	r1, #10
 8002ee4:	4851      	ldr	r0, [pc, #324]	@ (800302c <main+0x610>)
 8002ee6:	f000 fc9d 	bl	8003824 <processTxRxOnce>

    // Refresh watchdog again
    IWDG->KR = 0xAAAA;
 8002eea:	4b52      	ldr	r3, [pc, #328]	@ (8003034 <main+0x618>)
 8002eec:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002ef0:	601a      	str	r2, [r3, #0]

    // Cleanup any stale transfers
    canardCleanupStaleTransfers(&canard, current_time_us);
 8002ef2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002ef6:	484d      	ldr	r0, [pc, #308]	@ (800302c <main+0x610>)
 8002ef8:	f7fe fb86 	bl	8001608 <canardCleanupStaleTransfers>

    // Check if there is a pending command to process
    if (command_pending) {
 8002efc:	4b4e      	ldr	r3, [pc, #312]	@ (8003038 <main+0x61c>)
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d040      	beq.n	8002f88 <main+0x56c>
        // Only log once at the start of command processing
        static bool command_logged = false;
        if (!command_logged) {
 8002f06:	4b4d      	ldr	r3, [pc, #308]	@ (800303c <main+0x620>)
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	f083 0301 	eor.w	r3, r3, #1
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d008      	beq.n	8002f26 <main+0x50a>
        printf("Processing command: position=%ld\r\n", (long)pending_position);
 8002f14:	4b4a      	ldr	r3, [pc, #296]	@ (8003040 <main+0x624>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4619      	mov	r1, r3
 8002f1a:	484a      	ldr	r0, [pc, #296]	@ (8003044 <main+0x628>)
 8002f1c:	f7ff fd73 	bl	8002a06 <printf>
            command_logged = true;
 8002f20:	4b46      	ldr	r3, [pc, #280]	@ (800303c <main+0x620>)
 8002f22:	2201      	movs	r2, #1
 8002f24:	701a      	strb	r2, [r3, #0]
        }

        // Call the state machine function - it will handle timing internally
        // Return values: 0=failure, 1=success, 2=in progress
        int result = force_motor_movement(pending_position);
 8002f26:	4b46      	ldr	r3, [pc, #280]	@ (8003040 <main+0x624>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f002 fe9a 	bl	8005c64 <force_motor_movement>
 8002f30:	62f8      	str	r0, [r7, #44]	@ 0x2c

        if (result == 1) {
 8002f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d115      	bne.n	8002f64 <main+0x548>
            // Command completed successfully
            printf("Motor movement successful - target position set to %ld\r\n", (long)pending_position);
 8002f38:	4b41      	ldr	r3, [pc, #260]	@ (8003040 <main+0x624>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	4842      	ldr	r0, [pc, #264]	@ (8003048 <main+0x62c>)
 8002f40:	f7ff fd61 	bl	8002a06 <printf>
        
        // Update current position
        current_position = pending_position;
 8002f44:	4b3e      	ldr	r3, [pc, #248]	@ (8003040 <main+0x624>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a31      	ldr	r2, [pc, #196]	@ (8003010 <main+0x5f4>)
 8002f4a:	6013      	str	r3, [r2, #0]

        // Toggle LED to show command processed
        HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 8002f4c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002f50:	483e      	ldr	r0, [pc, #248]	@ (800304c <main+0x630>)
 8002f52:	f005 f8fc 	bl	800814e <HAL_GPIO_TogglePin>

            // Clear the command pending flag and reset the log flag
            command_pending = false;
 8002f56:	4b38      	ldr	r3, [pc, #224]	@ (8003038 <main+0x61c>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	701a      	strb	r2, [r3, #0]
            command_logged = false;
 8002f5c:	4b37      	ldr	r3, [pc, #220]	@ (800303c <main+0x620>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	701a      	strb	r2, [r3, #0]
 8002f62:	e011      	b.n	8002f88 <main+0x56c>
        }
        else if (result == 0) {
 8002f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d10e      	bne.n	8002f88 <main+0x56c>
            // Command failed
            printf("Command failed - motor movement error\r\n");
 8002f6a:	4839      	ldr	r0, [pc, #228]	@ (8003050 <main+0x634>)
 8002f6c:	f00c fbcc 	bl	800f708 <puts>

            // Turn on error LED
            HAL_GPIO_WritePin(GPIOD, LD5_Pin, GPIO_PIN_SET);
 8002f70:	2201      	movs	r2, #1
 8002f72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002f76:	4835      	ldr	r0, [pc, #212]	@ (800304c <main+0x630>)
 8002f78:	f005 f8d0 	bl	800811c <HAL_GPIO_WritePin>

            // Clear the command pending flag and reset the log flag
            command_pending = false;
 8002f7c:	4b2e      	ldr	r3, [pc, #184]	@ (8003038 <main+0x61c>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	701a      	strb	r2, [r3, #0]
            command_logged = false;
 8002f82:	4b2e      	ldr	r3, [pc, #184]	@ (800303c <main+0x620>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	701a      	strb	r2, [r3, #0]
        }
        // If result == 2, command is still in progress, keep the command_pending flag set
    }
    
    // Reduce main loop delay to minimize command latency (was 1ms)
    HAL_Delay(0);
 8002f88:	2000      	movs	r0, #0
 8002f8a:	f003 fc63 	bl	8006854 <HAL_Delay>

    // Periodically check EPOS4 status and reset any faults - reduced frequency for lower latency
    static uint32_t last_epos4_check_ms = 0;
    if (current_time_ms - last_epos4_check_ms >= 500) { // Every 500ms (reduced from 1000ms)
 8002f8e:	4b31      	ldr	r3, [pc, #196]	@ (8003054 <main+0x638>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2200      	movs	r2, #0
 8002f94:	4698      	mov	r8, r3
 8002f96:	4691      	mov	r9, r2
 8002f98:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002f9c:	ebb2 0408 	subs.w	r4, r2, r8
 8002fa0:	eb63 0509 	sbc.w	r5, r3, r9
 8002fa4:	f5b4 7ffa 	cmp.w	r4, #500	@ 0x1f4
 8002fa8:	f175 0300 	sbcs.w	r3, r5, #0
 8002fac:	d322      	bcc.n	8002ff4 <main+0x5d8>
        // Send an NMT heartbeat to keep the EPOS4 in operational state
        CANopen_NMT_Command(&hcan1, 0x01, EPOS4_NODE_ID); // 0x01 = Start remote node
 8002fae:	2201      	movs	r2, #1
 8002fb0:	2101      	movs	r1, #1
 8002fb2:	4829      	ldr	r0, [pc, #164]	@ (8003058 <main+0x63c>)
 8002fb4:	f001 fb36 	bl	8004624 <CANopen_NMT_Command>
        HAL_Delay(2); // Reduced from 5ms
 8002fb8:	2002      	movs	r0, #2
 8002fba:	f003 fc4b 	bl	8006854 <HAL_Delay>
        
        // Send fault reset command when not actively moving
        if (!command_pending) {
 8002fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8003038 <main+0x61c>)
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	f083 0301 	eor.w	r3, r3, #1
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00f      	beq.n	8002fee <main+0x5d2>
            // Reset any faults with control word 0x0080
            EPOS4_SetControlWord(&hcan1, EPOS4_NODE_ID, 0x0080);
 8002fce:	2280      	movs	r2, #128	@ 0x80
 8002fd0:	2101      	movs	r1, #1
 8002fd2:	4821      	ldr	r0, [pc, #132]	@ (8003058 <main+0x63c>)
 8002fd4:	f001 fad0 	bl	8004578 <EPOS4_SetControlWord>
            HAL_Delay(2); // Reduced from 5ms
 8002fd8:	2002      	movs	r0, #2
 8002fda:	f003 fc3b 	bl	8006854 <HAL_Delay>

            // Set to operational state (0x000F)
            EPOS4_SetControlWord(&hcan1, EPOS4_NODE_ID, 0x000F);
 8002fde:	220f      	movs	r2, #15
 8002fe0:	2101      	movs	r1, #1
 8002fe2:	481d      	ldr	r0, [pc, #116]	@ (8003058 <main+0x63c>)
 8002fe4:	f001 fac8 	bl	8004578 <EPOS4_SetControlWord>
            HAL_Delay(2); // Reduced from 5ms
 8002fe8:	2002      	movs	r0, #2
 8002fea:	f003 fc33 	bl	8006854 <HAL_Delay>
        }

        last_epos4_check_ms = current_time_ms;
 8002fee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ff0:	4a18      	ldr	r2, [pc, #96]	@ (8003054 <main+0x638>)
 8002ff2:	6013      	str	r3, [r2, #0]
    }
    
    // Check if we need to save position to flash
    periodic_position_save();
 8002ff4:	f003 f8d2 	bl	800619c <periodic_position_save>
  {
 8002ff8:	e644      	b.n	8002c84 <main+0x268>
 8002ffa:	bf00      	nop
 8002ffc:	200019ca 	.word	0x200019ca
 8003000:	20001908 	.word	0x20001908
 8003004:	47000000 	.word	0x47000000
 8003008:	20001900 	.word	0x20001900
 800300c:	0800ffcc 	.word	0x0800ffcc
 8003010:	20001a98 	.word	0x20001a98
 8003014:	200019bc 	.word	0x200019bc
 8003018:	200019c8 	.word	0x200019c8
 800301c:	08010004 	.word	0x08010004
 8003020:	08010030 	.word	0x08010030
 8003024:	05f5e100 	.word	0x05f5e100
 8003028:	0801006c 	.word	0x0801006c
 800302c:	20005aa0 	.word	0x20005aa0
 8003030:	20005ad0 	.word	0x20005ad0
 8003034:	40003000 	.word	0x40003000
 8003038:	200019c0 	.word	0x200019c0
 800303c:	20005ad4 	.word	0x20005ad4
 8003040:	200019c4 	.word	0x200019c4
 8003044:	0801009c 	.word	0x0801009c
 8003048:	080100c0 	.word	0x080100c0
 800304c:	40020c00 	.word	0x40020c00
 8003050:	080100fc 	.word	0x080100fc
 8003054:	20005ad8 	.word	0x20005ad8
 8003058:	200019d0 	.word	0x200019d0

0800305c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b094      	sub	sp, #80	@ 0x50
 8003060:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003062:	f107 0320 	add.w	r3, r7, #32
 8003066:	2230      	movs	r2, #48	@ 0x30
 8003068:	2100      	movs	r1, #0
 800306a:	4618      	mov	r0, r3
 800306c:	f00c fc2c 	bl	800f8c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003070:	f107 030c 	add.w	r3, r7, #12
 8003074:	2200      	movs	r2, #0
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	605a      	str	r2, [r3, #4]
 800307a:	609a      	str	r2, [r3, #8]
 800307c:	60da      	str	r2, [r3, #12]
 800307e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003080:	2300      	movs	r3, #0
 8003082:	60bb      	str	r3, [r7, #8]
 8003084:	4b28      	ldr	r3, [pc, #160]	@ (8003128 <SystemClock_Config+0xcc>)
 8003086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003088:	4a27      	ldr	r2, [pc, #156]	@ (8003128 <SystemClock_Config+0xcc>)
 800308a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800308e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003090:	4b25      	ldr	r3, [pc, #148]	@ (8003128 <SystemClock_Config+0xcc>)
 8003092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003094:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003098:	60bb      	str	r3, [r7, #8]
 800309a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800309c:	2300      	movs	r3, #0
 800309e:	607b      	str	r3, [r7, #4]
 80030a0:	4b22      	ldr	r3, [pc, #136]	@ (800312c <SystemClock_Config+0xd0>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a21      	ldr	r2, [pc, #132]	@ (800312c <SystemClock_Config+0xd0>)
 80030a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030aa:	6013      	str	r3, [r2, #0]
 80030ac:	4b1f      	ldr	r3, [pc, #124]	@ (800312c <SystemClock_Config+0xd0>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030b4:	607b      	str	r3, [r7, #4]
 80030b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80030b8:	2301      	movs	r3, #1
 80030ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80030bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80030c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80030c2:	2302      	movs	r3, #2
 80030c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80030c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80030ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80030cc:	2308      	movs	r3, #8
 80030ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80030d0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80030d4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80030d6:	2302      	movs	r3, #2
 80030d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80030da:	2307      	movs	r3, #7
 80030dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030de:	f107 0320 	add.w	r3, r7, #32
 80030e2:	4618      	mov	r0, r3
 80030e4:	f007 fe22 	bl	800ad2c <HAL_RCC_OscConfig>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80030ee:	f001 fa8b 	bl	8004608 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030f2:	230f      	movs	r3, #15
 80030f4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030f6:	2302      	movs	r3, #2
 80030f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030fa:	2300      	movs	r3, #0
 80030fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80030fe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003102:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003104:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003108:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800310a:	f107 030c 	add.w	r3, r7, #12
 800310e:	2105      	movs	r1, #5
 8003110:	4618      	mov	r0, r3
 8003112:	f008 f883 	bl	800b21c <HAL_RCC_ClockConfig>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800311c:	f001 fa74 	bl	8004608 <Error_Handler>
  }
}
 8003120:	bf00      	nop
 8003122:	3750      	adds	r7, #80	@ 0x50
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	40023800 	.word	0x40023800
 800312c:	40007000 	.word	0x40007000

08003130 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003134:	4b17      	ldr	r3, [pc, #92]	@ (8003194 <MX_CAN1_Init+0x64>)
 8003136:	4a18      	ldr	r2, [pc, #96]	@ (8003198 <MX_CAN1_Init+0x68>)
 8003138:	601a      	str	r2, [r3, #0]

  // Configure for 1Mbps with 168MHz clock (APB1 = 42MHz)
  hcan1.Init.Prescaler = 3;
 800313a:	4b16      	ldr	r3, [pc, #88]	@ (8003194 <MX_CAN1_Init+0x64>)
 800313c:	2203      	movs	r2, #3
 800313e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003140:	4b14      	ldr	r3, [pc, #80]	@ (8003194 <MX_CAN1_Init+0x64>)
 8003142:	2200      	movs	r2, #0
 8003144:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003146:	4b13      	ldr	r3, [pc, #76]	@ (8003194 <MX_CAN1_Init+0x64>)
 8003148:	2200      	movs	r2, #0
 800314a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;  // Changed from 12TQ to 11TQ
 800314c:	4b11      	ldr	r3, [pc, #68]	@ (8003194 <MX_CAN1_Init+0x64>)
 800314e:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 8003152:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;   // Changed from 1TQ to 2TQ
 8003154:	4b0f      	ldr	r3, [pc, #60]	@ (8003194 <MX_CAN1_Init+0x64>)
 8003156:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800315a:	615a      	str	r2, [r3, #20]

  hcan1.Init.TimeTriggeredMode = DISABLE;
 800315c:	4b0d      	ldr	r3, [pc, #52]	@ (8003194 <MX_CAN1_Init+0x64>)
 800315e:	2200      	movs	r2, #0
 8003160:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;      // Enable auto recovery from bus-off state
 8003162:	4b0c      	ldr	r3, [pc, #48]	@ (8003194 <MX_CAN1_Init+0x64>)
 8003164:	2201      	movs	r2, #1
 8003166:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8003168:	4b0a      	ldr	r3, [pc, #40]	@ (8003194 <MX_CAN1_Init+0x64>)
 800316a:	2200      	movs	r2, #0
 800316c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 800316e:	4b09      	ldr	r3, [pc, #36]	@ (8003194 <MX_CAN1_Init+0x64>)
 8003170:	2201      	movs	r2, #1
 8003172:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8003174:	4b07      	ldr	r3, [pc, #28]	@ (8003194 <MX_CAN1_Init+0x64>)
 8003176:	2200      	movs	r2, #0
 8003178:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800317a:	4b06      	ldr	r3, [pc, #24]	@ (8003194 <MX_CAN1_Init+0x64>)
 800317c:	2200      	movs	r2, #0
 800317e:	775a      	strb	r2, [r3, #29]

  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8003180:	4804      	ldr	r0, [pc, #16]	@ (8003194 <MX_CAN1_Init+0x64>)
 8003182:	f003 fb8b 	bl	800689c <HAL_CAN_Init>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d001      	beq.n	8003190 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800318c:	f001 fa3c 	bl	8004608 <Error_Handler>
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

 
}
 8003190:	bf00      	nop
 8003192:	bd80      	pop	{r7, pc}
 8003194:	200019d0 	.word	0x200019d0
 8003198:	40006400 	.word	0x40006400

0800319c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80031a0:	4b13      	ldr	r3, [pc, #76]	@ (80031f0 <MX_I2S3_Init+0x54>)
 80031a2:	4a14      	ldr	r2, [pc, #80]	@ (80031f4 <MX_I2S3_Init+0x58>)
 80031a4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80031a6:	4b12      	ldr	r3, [pc, #72]	@ (80031f0 <MX_I2S3_Init+0x54>)
 80031a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031ac:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80031ae:	4b10      	ldr	r3, [pc, #64]	@ (80031f0 <MX_I2S3_Init+0x54>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80031b4:	4b0e      	ldr	r3, [pc, #56]	@ (80031f0 <MX_I2S3_Init+0x54>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80031ba:	4b0d      	ldr	r3, [pc, #52]	@ (80031f0 <MX_I2S3_Init+0x54>)
 80031bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031c0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80031c2:	4b0b      	ldr	r3, [pc, #44]	@ (80031f0 <MX_I2S3_Init+0x54>)
 80031c4:	4a0c      	ldr	r2, [pc, #48]	@ (80031f8 <MX_I2S3_Init+0x5c>)
 80031c6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80031c8:	4b09      	ldr	r3, [pc, #36]	@ (80031f0 <MX_I2S3_Init+0x54>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80031ce:	4b08      	ldr	r3, [pc, #32]	@ (80031f0 <MX_I2S3_Init+0x54>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80031d4:	4b06      	ldr	r3, [pc, #24]	@ (80031f0 <MX_I2S3_Init+0x54>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80031da:	4805      	ldr	r0, [pc, #20]	@ (80031f0 <MX_I2S3_Init+0x54>)
 80031dc:	f007 f906 	bl	800a3ec <HAL_I2S_Init>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80031e6:	f001 fa0f 	bl	8004608 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80031ea:	bf00      	nop
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	200019f8 	.word	0x200019f8
 80031f4:	40003c00 	.word	0x40003c00
 80031f8:	00017700 	.word	0x00017700

080031fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003200:	4b17      	ldr	r3, [pc, #92]	@ (8003260 <MX_SPI1_Init+0x64>)
 8003202:	4a18      	ldr	r2, [pc, #96]	@ (8003264 <MX_SPI1_Init+0x68>)
 8003204:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003206:	4b16      	ldr	r3, [pc, #88]	@ (8003260 <MX_SPI1_Init+0x64>)
 8003208:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800320c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800320e:	4b14      	ldr	r3, [pc, #80]	@ (8003260 <MX_SPI1_Init+0x64>)
 8003210:	2200      	movs	r2, #0
 8003212:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003214:	4b12      	ldr	r3, [pc, #72]	@ (8003260 <MX_SPI1_Init+0x64>)
 8003216:	2200      	movs	r2, #0
 8003218:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800321a:	4b11      	ldr	r3, [pc, #68]	@ (8003260 <MX_SPI1_Init+0x64>)
 800321c:	2200      	movs	r2, #0
 800321e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003220:	4b0f      	ldr	r3, [pc, #60]	@ (8003260 <MX_SPI1_Init+0x64>)
 8003222:	2200      	movs	r2, #0
 8003224:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003226:	4b0e      	ldr	r3, [pc, #56]	@ (8003260 <MX_SPI1_Init+0x64>)
 8003228:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800322c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800322e:	4b0c      	ldr	r3, [pc, #48]	@ (8003260 <MX_SPI1_Init+0x64>)
 8003230:	2200      	movs	r2, #0
 8003232:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003234:	4b0a      	ldr	r3, [pc, #40]	@ (8003260 <MX_SPI1_Init+0x64>)
 8003236:	2200      	movs	r2, #0
 8003238:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800323a:	4b09      	ldr	r3, [pc, #36]	@ (8003260 <MX_SPI1_Init+0x64>)
 800323c:	2200      	movs	r2, #0
 800323e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003240:	4b07      	ldr	r3, [pc, #28]	@ (8003260 <MX_SPI1_Init+0x64>)
 8003242:	2200      	movs	r2, #0
 8003244:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003246:	4b06      	ldr	r3, [pc, #24]	@ (8003260 <MX_SPI1_Init+0x64>)
 8003248:	220a      	movs	r2, #10
 800324a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800324c:	4804      	ldr	r0, [pc, #16]	@ (8003260 <MX_SPI1_Init+0x64>)
 800324e:	f008 fb13 	bl	800b878 <HAL_SPI_Init>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d001      	beq.n	800325c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003258:	f001 f9d6 	bl	8004608 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800325c:	bf00      	nop
 800325e:	bd80      	pop	{r7, pc}
 8003260:	20001a40 	.word	0x20001a40
 8003264:	40013000 	.word	0x40013000

08003268 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b08c      	sub	sp, #48	@ 0x30
 800326c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800326e:	f107 031c 	add.w	r3, r7, #28
 8003272:	2200      	movs	r2, #0
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	605a      	str	r2, [r3, #4]
 8003278:	609a      	str	r2, [r3, #8]
 800327a:	60da      	str	r2, [r3, #12]
 800327c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800327e:	2300      	movs	r3, #0
 8003280:	61bb      	str	r3, [r7, #24]
 8003282:	4b7a      	ldr	r3, [pc, #488]	@ (800346c <MX_GPIO_Init+0x204>)
 8003284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003286:	4a79      	ldr	r2, [pc, #484]	@ (800346c <MX_GPIO_Init+0x204>)
 8003288:	f043 0310 	orr.w	r3, r3, #16
 800328c:	6313      	str	r3, [r2, #48]	@ 0x30
 800328e:	4b77      	ldr	r3, [pc, #476]	@ (800346c <MX_GPIO_Init+0x204>)
 8003290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003292:	f003 0310 	and.w	r3, r3, #16
 8003296:	61bb      	str	r3, [r7, #24]
 8003298:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800329a:	2300      	movs	r3, #0
 800329c:	617b      	str	r3, [r7, #20]
 800329e:	4b73      	ldr	r3, [pc, #460]	@ (800346c <MX_GPIO_Init+0x204>)
 80032a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a2:	4a72      	ldr	r2, [pc, #456]	@ (800346c <MX_GPIO_Init+0x204>)
 80032a4:	f043 0304 	orr.w	r3, r3, #4
 80032a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80032aa:	4b70      	ldr	r3, [pc, #448]	@ (800346c <MX_GPIO_Init+0x204>)
 80032ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ae:	f003 0304 	and.w	r3, r3, #4
 80032b2:	617b      	str	r3, [r7, #20]
 80032b4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80032b6:	2300      	movs	r3, #0
 80032b8:	613b      	str	r3, [r7, #16]
 80032ba:	4b6c      	ldr	r3, [pc, #432]	@ (800346c <MX_GPIO_Init+0x204>)
 80032bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032be:	4a6b      	ldr	r2, [pc, #428]	@ (800346c <MX_GPIO_Init+0x204>)
 80032c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80032c6:	4b69      	ldr	r3, [pc, #420]	@ (800346c <MX_GPIO_Init+0x204>)
 80032c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032ce:	613b      	str	r3, [r7, #16]
 80032d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032d2:	2300      	movs	r3, #0
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	4b65      	ldr	r3, [pc, #404]	@ (800346c <MX_GPIO_Init+0x204>)
 80032d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032da:	4a64      	ldr	r2, [pc, #400]	@ (800346c <MX_GPIO_Init+0x204>)
 80032dc:	f043 0301 	orr.w	r3, r3, #1
 80032e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80032e2:	4b62      	ldr	r3, [pc, #392]	@ (800346c <MX_GPIO_Init+0x204>)
 80032e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	60fb      	str	r3, [r7, #12]
 80032ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ee:	2300      	movs	r3, #0
 80032f0:	60bb      	str	r3, [r7, #8]
 80032f2:	4b5e      	ldr	r3, [pc, #376]	@ (800346c <MX_GPIO_Init+0x204>)
 80032f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f6:	4a5d      	ldr	r2, [pc, #372]	@ (800346c <MX_GPIO_Init+0x204>)
 80032f8:	f043 0302 	orr.w	r3, r3, #2
 80032fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80032fe:	4b5b      	ldr	r3, [pc, #364]	@ (800346c <MX_GPIO_Init+0x204>)
 8003300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	60bb      	str	r3, [r7, #8]
 8003308:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800330a:	2300      	movs	r3, #0
 800330c:	607b      	str	r3, [r7, #4]
 800330e:	4b57      	ldr	r3, [pc, #348]	@ (800346c <MX_GPIO_Init+0x204>)
 8003310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003312:	4a56      	ldr	r2, [pc, #344]	@ (800346c <MX_GPIO_Init+0x204>)
 8003314:	f043 0308 	orr.w	r3, r3, #8
 8003318:	6313      	str	r3, [r2, #48]	@ 0x30
 800331a:	4b54      	ldr	r3, [pc, #336]	@ (800346c <MX_GPIO_Init+0x204>)
 800331c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331e:	f003 0308 	and.w	r3, r3, #8
 8003322:	607b      	str	r3, [r7, #4]
 8003324:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8003326:	2200      	movs	r2, #0
 8003328:	2108      	movs	r1, #8
 800332a:	4851      	ldr	r0, [pc, #324]	@ (8003470 <MX_GPIO_Init+0x208>)
 800332c:	f004 fef6 	bl	800811c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8003330:	2201      	movs	r2, #1
 8003332:	2101      	movs	r1, #1
 8003334:	484f      	ldr	r0, [pc, #316]	@ (8003474 <MX_GPIO_Init+0x20c>)
 8003336:	f004 fef1 	bl	800811c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800333a:	2200      	movs	r2, #0
 800333c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8003340:	484d      	ldr	r0, [pc, #308]	@ (8003478 <MX_GPIO_Init+0x210>)
 8003342:	f004 feeb 	bl	800811c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

    /*Configure GPIO pin : CS_I2C_SPI_Pin */
    GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8003346:	2308      	movs	r3, #8
 8003348:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800334a:	2301      	movs	r3, #1
 800334c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800334e:	2300      	movs	r3, #0
 8003350:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003352:	2300      	movs	r3, #0
 8003354:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8003356:	f107 031c 	add.w	r3, r7, #28
 800335a:	4619      	mov	r1, r3
 800335c:	4844      	ldr	r0, [pc, #272]	@ (8003470 <MX_GPIO_Init+0x208>)
 800335e:	f004 fd41 	bl	8007de4 <HAL_GPIO_Init>

    /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
    GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8003362:	2301      	movs	r3, #1
 8003364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003366:	2301      	movs	r3, #1
 8003368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800336a:	2300      	movs	r3, #0
 800336c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800336e:	2300      	movs	r3, #0
 8003370:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8003372:	f107 031c 	add.w	r3, r7, #28
 8003376:	4619      	mov	r1, r3
 8003378:	483e      	ldr	r0, [pc, #248]	@ (8003474 <MX_GPIO_Init+0x20c>)
 800337a:	f004 fd33 	bl	8007de4 <HAL_GPIO_Init>

    /*Configure GPIO pin : PDM_OUT_Pin */
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800337e:	2308      	movs	r3, #8
 8003380:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003382:	2302      	movs	r3, #2
 8003384:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003386:	2300      	movs	r3, #0
 8003388:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800338a:	2300      	movs	r3, #0
 800338c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800338e:	2305      	movs	r3, #5
 8003390:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8003392:	f107 031c 	add.w	r3, r7, #28
 8003396:	4619      	mov	r1, r3
 8003398:	4836      	ldr	r0, [pc, #216]	@ (8003474 <MX_GPIO_Init+0x20c>)
 800339a:	f004 fd23 	bl	8007de4 <HAL_GPIO_Init>

    /*Configure GPIO pin : B1_Pin */
    GPIO_InitStruct.Pin = B1_Pin;
 800339e:	2301      	movs	r3, #1
 80033a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80033a2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80033a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a8:	2300      	movs	r3, #0
 80033aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80033ac:	f107 031c 	add.w	r3, r7, #28
 80033b0:	4619      	mov	r1, r3
 80033b2:	4832      	ldr	r0, [pc, #200]	@ (800347c <MX_GPIO_Init+0x214>)
 80033b4:	f004 fd16 	bl	8007de4 <HAL_GPIO_Init>

    /*Configure GPIO pin : BOOT1_Pin */
    GPIO_InitStruct.Pin = BOOT1_Pin;
 80033b8:	2304      	movs	r3, #4
 80033ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033bc:	2300      	movs	r3, #0
 80033be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c0:	2300      	movs	r3, #0
 80033c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80033c4:	f107 031c 	add.w	r3, r7, #28
 80033c8:	4619      	mov	r1, r3
 80033ca:	482d      	ldr	r0, [pc, #180]	@ (8003480 <MX_GPIO_Init+0x218>)
 80033cc:	f004 fd0a 	bl	8007de4 <HAL_GPIO_Init>

    /*Configure GPIO pin : CLK_IN_Pin */
    GPIO_InitStruct.Pin = CLK_IN_Pin;
 80033d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d6:	2302      	movs	r3, #2
 80033d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033da:	2300      	movs	r3, #0
 80033dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033de:	2300      	movs	r3, #0
 80033e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80033e2:	2305      	movs	r3, #5
 80033e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80033e6:	f107 031c 	add.w	r3, r7, #28
 80033ea:	4619      	mov	r1, r3
 80033ec:	4824      	ldr	r0, [pc, #144]	@ (8003480 <MX_GPIO_Init+0x218>)
 80033ee:	f004 fcf9 	bl	8007de4 <HAL_GPIO_Init>

    /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                             Audio_RST_Pin */
    GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80033f2:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80033f6:	61fb      	str	r3, [r7, #28]
                            |Audio_RST_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033f8:	2301      	movs	r3, #1
 80033fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fc:	2300      	movs	r3, #0
 80033fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003400:	2300      	movs	r3, #0
 8003402:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003404:	f107 031c 	add.w	r3, r7, #28
 8003408:	4619      	mov	r1, r3
 800340a:	481b      	ldr	r0, [pc, #108]	@ (8003478 <MX_GPIO_Init+0x210>)
 800340c:	f004 fcea 	bl	8007de4 <HAL_GPIO_Init>

    /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
    GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8003410:	2320      	movs	r3, #32
 8003412:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003414:	2300      	movs	r3, #0
 8003416:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003418:	2300      	movs	r3, #0
 800341a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800341c:	f107 031c 	add.w	r3, r7, #28
 8003420:	4619      	mov	r1, r3
 8003422:	4815      	ldr	r0, [pc, #84]	@ (8003478 <MX_GPIO_Init+0x210>)
 8003424:	f004 fcde 	bl	8007de4 <HAL_GPIO_Init>

    /*Configure GPIO pin : Audio_SCL_Pin */
    GPIO_InitStruct.Pin = Audio_SCL_Pin;
 8003428:	2340      	movs	r3, #64	@ 0x40
 800342a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800342c:	2312      	movs	r3, #18
 800342e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003430:	2301      	movs	r3, #1
 8003432:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003434:	2300      	movs	r3, #0
 8003436:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003438:	2304      	movs	r3, #4
 800343a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Audio_SCL_GPIO_Port, &GPIO_InitStruct);
 800343c:	f107 031c 	add.w	r3, r7, #28
 8003440:	4619      	mov	r1, r3
 8003442:	480f      	ldr	r0, [pc, #60]	@ (8003480 <MX_GPIO_Init+0x218>)
 8003444:	f004 fcce 	bl	8007de4 <HAL_GPIO_Init>

    /*Configure GPIO pin : MEMS_INT2_Pin */
    GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8003448:	2302      	movs	r3, #2
 800344a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800344c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8003450:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003452:	2300      	movs	r3, #0
 8003454:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8003456:	f107 031c 	add.w	r3, r7, #28
 800345a:	4619      	mov	r1, r3
 800345c:	4804      	ldr	r0, [pc, #16]	@ (8003470 <MX_GPIO_Init+0x208>)
 800345e:	f004 fcc1 	bl	8007de4 <HAL_GPIO_Init>

    /* USER CODE BEGIN MX_GPIO_Init_2 */

    /* USER CODE END MX_GPIO_Init_2 */
}
 8003462:	bf00      	nop
 8003464:	3730      	adds	r7, #48	@ 0x30
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40023800 	.word	0x40023800
 8003470:	40021000 	.word	0x40021000
 8003474:	40020800 	.word	0x40020800
 8003478:	40020c00 	.word	0x40020c00
 800347c:	40020000 	.word	0x40020000
 8003480:	40020400 	.word	0x40020400

08003484 <HAL_CAN_RxFifo0MsgPendingCallback>:
}



void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003484:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003486:	b09d      	sub	sp, #116	@ 0x74
 8003488:	af06      	add	r7, sp, #24
 800348a:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rx_header;
    uint8_t rx_data[8];

    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, rx_data) != HAL_OK) {
 800348c:	f107 0318 	add.w	r3, r7, #24
 8003490:	f107 0220 	add.w	r2, r7, #32
 8003494:	2100      	movs	r1, #0
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f003 fd25 	bl	8006ee6 <HAL_CAN_GetRxMessage>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	f040 8198 	bne.w	80037d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x350>
        return;
    }

    // Toggle orange LED (LD3) to show RX activity
    can_rx_led = !can_rx_led;
 80034a4:	4b9e      	ldr	r3, [pc, #632]	@ (8003720 <HAL_CAN_RxFifo0MsgPendingCallback+0x29c>)
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	bf0c      	ite	eq
 80034ac:	2301      	moveq	r3, #1
 80034ae:	2300      	movne	r3, #0
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	461a      	mov	r2, r3
 80034b4:	4b9a      	ldr	r3, [pc, #616]	@ (8003720 <HAL_CAN_RxFifo0MsgPendingCallback+0x29c>)
 80034b6:	701a      	strb	r2, [r3, #0]

    // Record reception timestamp
    uint64_t timestamp_usec = micros64();
 80034b8:	f001 fc8e 	bl	8004dd8 <micros64>
 80034bc:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50

    // Prepare the frame structure for Canard
    CanardCANFrame frame;

    // Set ID and flags
    if (rx_header.IDE == CAN_ID_EXT) {
 80034c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034c2:	2b04      	cmp	r3, #4
 80034c4:	d104      	bne.n	80034d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
        // Extended ID frame with the CANARD_CAN_FRAME_EFF flag set
        frame.id = rx_header.ExtId | CANARD_CAN_FRAME_EFF;
 80034c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80034cc:	60bb      	str	r3, [r7, #8]
 80034ce:	e001      	b.n	80034d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>
    } else {
        // Standard ID frame
        frame.id = rx_header.StdId;
 80034d0:	6a3b      	ldr	r3, [r7, #32]
 80034d2:	60bb      	str	r3, [r7, #8]
    }

    // Set RTR flag if this is a remote frame
    if (rx_header.RTR == CAN_RTR_REMOTE) {
 80034d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d103      	bne.n	80034e2 <HAL_CAN_RxFifo0MsgPendingCallback+0x5e>
        frame.id |= CANARD_CAN_FRAME_RTR;
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80034e0:	60bb      	str	r3, [r7, #8]
    }

    // Copy data and set timestamp
    frame.data_len = rx_header.DLC;
 80034e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	753b      	strb	r3, [r7, #20]
    memcpy(frame.data, rx_data, frame.data_len);
 80034e8:	7d3b      	ldrb	r3, [r7, #20]
 80034ea:	461a      	mov	r2, r3
 80034ec:	f107 0118 	add.w	r1, r7, #24
 80034f0:	f107 0308 	add.w	r3, r7, #8
 80034f4:	3304      	adds	r3, #4
 80034f6:	4618      	mov	r0, r3
 80034f8:	f00c fa85 	bl	800fa06 <memcpy>

    // Process the received frame with Canard
    int result = canardHandleRxFrame(&canard, &frame, timestamp_usec);
 80034fc:	f107 0108 	add.w	r1, r7, #8
 8003500:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003504:	4887      	ldr	r0, [pc, #540]	@ (8003724 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a0>)
 8003506:	f7fd fce1 	bl	8000ecc <canardHandleRxFrame>
 800350a:	4603      	mov	r3, r0
 800350c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Check if this is a SDO read response for position
    if (rx_header.StdId == (EPOS4_SDO_READ_REPLY + EPOS4_NODE_ID)) {
 800350e:	6a3b      	ldr	r3, [r7, #32]
 8003510:	f240 5281 	movw	r2, #1409	@ 0x581
 8003514:	4293      	cmp	r3, r2
 8003516:	f040 8162 	bne.w	80037de <HAL_CAN_RxFifo0MsgPendingCallback+0x35a>
        // Feed watchdog during message processing
        IWDG->KR = 0xAAAA;
 800351a:	4b83      	ldr	r3, [pc, #524]	@ (8003728 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a4>)
 800351c:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8003520:	601a      	str	r2, [r3, #0]

        // IMPROVED DEBUGGING: Print all SDO responses with their index and data
        printf("SDO_RESPONSE: Command=0x%02X, Index=0x%02X%02X, Subindex=0x%02X, Data=0x%02X%02X%02X%02X\n",
            rx_data[0], rx_data[1], rx_data[2], rx_data[3],
 8003522:	7e3b      	ldrb	r3, [r7, #24]
        printf("SDO_RESPONSE: Command=0x%02X, Index=0x%02X%02X, Subindex=0x%02X, Data=0x%02X%02X%02X%02X\n",
 8003524:	461d      	mov	r5, r3
            rx_data[0], rx_data[1], rx_data[2], rx_data[3],
 8003526:	7e7b      	ldrb	r3, [r7, #25]
        printf("SDO_RESPONSE: Command=0x%02X, Index=0x%02X%02X, Subindex=0x%02X, Data=0x%02X%02X%02X%02X\n",
 8003528:	461e      	mov	r6, r3
            rx_data[0], rx_data[1], rx_data[2], rx_data[3],
 800352a:	7ebb      	ldrb	r3, [r7, #26]
        printf("SDO_RESPONSE: Command=0x%02X, Index=0x%02X%02X, Subindex=0x%02X, Data=0x%02X%02X%02X%02X\n",
 800352c:	469c      	mov	ip, r3
            rx_data[0], rx_data[1], rx_data[2], rx_data[3],
 800352e:	7efb      	ldrb	r3, [r7, #27]
            rx_data[4], rx_data[5], rx_data[6], rx_data[7]);
 8003530:	7f3a      	ldrb	r2, [r7, #28]
 8003532:	7f79      	ldrb	r1, [r7, #29]
 8003534:	7fb8      	ldrb	r0, [r7, #30]
 8003536:	7ffc      	ldrb	r4, [r7, #31]
        printf("SDO_RESPONSE: Command=0x%02X, Index=0x%02X%02X, Subindex=0x%02X, Data=0x%02X%02X%02X%02X\n",
 8003538:	9404      	str	r4, [sp, #16]
 800353a:	9003      	str	r0, [sp, #12]
 800353c:	9102      	str	r1, [sp, #8]
 800353e:	9201      	str	r2, [sp, #4]
 8003540:	9300      	str	r3, [sp, #0]
 8003542:	4663      	mov	r3, ip
 8003544:	4632      	mov	r2, r6
 8003546:	4629      	mov	r1, r5
 8003548:	4878      	ldr	r0, [pc, #480]	@ (800372c <HAL_CAN_RxFifo0MsgPendingCallback+0x2a8>)
 800354a:	f7ff fa5c 	bl	8002a06 <printf>

        // Check for actual position response
        if (rx_data[0] == 0x43 &&  // Read response
 800354e:	7e3b      	ldrb	r3, [r7, #24]
 8003550:	2b43      	cmp	r3, #67	@ 0x43
 8003552:	d130      	bne.n	80035b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x132>
            rx_data[1] == (EPOS4_ACTUAL_POSITION_INDEX & 0xFF) &&
 8003554:	7e7b      	ldrb	r3, [r7, #25]
        if (rx_data[0] == 0x43 &&  // Read response
 8003556:	2b64      	cmp	r3, #100	@ 0x64
 8003558:	d12d      	bne.n	80035b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x132>
            rx_data[2] == ((EPOS4_ACTUAL_POSITION_INDEX >> 8) & 0xFF) &&
 800355a:	7ebb      	ldrb	r3, [r7, #26]
            rx_data[1] == (EPOS4_ACTUAL_POSITION_INDEX & 0xFF) &&
 800355c:	2b60      	cmp	r3, #96	@ 0x60
 800355e:	d12a      	bne.n	80035b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x132>
            rx_data[3] == EPOS4_ACTUAL_POSITION_SUBINDEX) {
 8003560:	7efb      	ldrb	r3, [r7, #27]
            rx_data[2] == ((EPOS4_ACTUAL_POSITION_INDEX >> 8) & 0xFF) &&
 8003562:	2b00      	cmp	r3, #0
 8003564:	d127      	bne.n	80035b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x132>

            // Extract position value (4 bytes, little-endian)
            int32_t position_value = (int32_t)rx_data[4] |
 8003566:	7f3b      	ldrb	r3, [r7, #28]
 8003568:	461a      	mov	r2, r3
                                  ((int32_t)rx_data[5] << 8) |
 800356a:	7f7b      	ldrb	r3, [r7, #29]
 800356c:	021b      	lsls	r3, r3, #8
            int32_t position_value = (int32_t)rx_data[4] |
 800356e:	431a      	orrs	r2, r3
                                  ((int32_t)rx_data[6] << 16) |
 8003570:	7fbb      	ldrb	r3, [r7, #30]
 8003572:	041b      	lsls	r3, r3, #16
                                  ((int32_t)rx_data[5] << 8) |
 8003574:	431a      	orrs	r2, r3
                                  ((int32_t)rx_data[7] << 24);
 8003576:	7ffb      	ldrb	r3, [r7, #31]
 8003578:	061b      	lsls	r3, r3, #24
            int32_t position_value = (int32_t)rx_data[4] |
 800357a:	4313      	orrs	r3, r2
 800357c:	64bb      	str	r3, [r7, #72]	@ 0x48

            // Update global position variable
            current_position = position_value;
 800357e:	4a6c      	ldr	r2, [pc, #432]	@ (8003730 <HAL_CAN_RxFifo0MsgPendingCallback+0x2ac>)
 8003580:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003582:	6013      	str	r3, [r2, #0]

            // Print position more prominently for debugging
            printf("CURRENT POSITION: %ld\n", (long)current_position);
 8003584:	4b6a      	ldr	r3, [pc, #424]	@ (8003730 <HAL_CAN_RxFifo0MsgPendingCallback+0x2ac>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4619      	mov	r1, r3
 800358a:	486a      	ldr	r0, [pc, #424]	@ (8003734 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 800358c:	f7ff fa3b 	bl	8002a06 <printf>

            // Update position parameter with normalized value
            param_t* pos_param = getParamByName("epos4.pos");
 8003590:	4869      	ldr	r0, [pc, #420]	@ (8003738 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8003592:	f001 fcf7 	bl	8004f84 <getParamByName>
 8003596:	6478      	str	r0, [r7, #68]	@ 0x44
            if (pos_param != NULL) {
 8003598:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800359a:	2b00      	cmp	r3, #0
 800359c:	f000 811c 	beq.w	80037d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x354>
                pos_param->value.f = translateEPOS4Position(current_position);
 80035a0:	4b63      	ldr	r3, [pc, #396]	@ (8003730 <HAL_CAN_RxFifo0MsgPendingCallback+0x2ac>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f001 fc85 	bl	8004eb4 <translateEPOS4Position>
 80035aa:	eef0 7a40 	vmov.f32	s15, s0
 80035ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035b0:	edc3 7a05 	vstr	s15, [r3, #20]
            rx_data[3] == EPOS4_ACTUAL_POSITION_SUBINDEX) {
 80035b4:	e110      	b.n	80037d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x354>
            }
        }
        // Check for statusword response (improved debugging)
        else if ((rx_data[0] & 0x7F) == 0x4B &&  // Read response (2 bytes)
 80035b6:	7e3b      	ldrb	r3, [r7, #24]
 80035b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035bc:	2b4b      	cmp	r3, #75	@ 0x4b
 80035be:	d12c      	bne.n	800361a <HAL_CAN_RxFifo0MsgPendingCallback+0x196>
                rx_data[1] == (EPOS4_STATUSWORD_INDEX & 0xFF) &&
 80035c0:	7e7b      	ldrb	r3, [r7, #25]
        else if ((rx_data[0] & 0x7F) == 0x4B &&  // Read response (2 bytes)
 80035c2:	2b41      	cmp	r3, #65	@ 0x41
 80035c4:	d129      	bne.n	800361a <HAL_CAN_RxFifo0MsgPendingCallback+0x196>
                rx_data[2] == ((EPOS4_STATUSWORD_INDEX >> 8) & 0xFF) &&
 80035c6:	7ebb      	ldrb	r3, [r7, #26]
                rx_data[1] == (EPOS4_STATUSWORD_INDEX & 0xFF) &&
 80035c8:	2b60      	cmp	r3, #96	@ 0x60
 80035ca:	d126      	bne.n	800361a <HAL_CAN_RxFifo0MsgPendingCallback+0x196>
                rx_data[3] == 0x00) {  // Subindex 0
 80035cc:	7efb      	ldrb	r3, [r7, #27]
                rx_data[2] == ((EPOS4_STATUSWORD_INDEX >> 8) & 0xFF) &&
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d123      	bne.n	800361a <HAL_CAN_RxFifo0MsgPendingCallback+0x196>

            // Extract the statusword (2 bytes, little-endian)
            uint16_t statusword = (uint16_t)rx_data[4] | ((uint16_t)rx_data[5] << 8);
 80035d2:	7f3b      	ldrb	r3, [r7, #28]
 80035d4:	b21a      	sxth	r2, r3
 80035d6:	7f7b      	ldrb	r3, [r7, #29]
 80035d8:	b21b      	sxth	r3, r3
 80035da:	021b      	lsls	r3, r3, #8
 80035dc:	b21b      	sxth	r3, r3
 80035de:	4313      	orrs	r3, r2
 80035e0:	b21b      	sxth	r3, r3
 80035e2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

            // Detailed status interpretation
            
            
            // Detailed response based on status
            if (statusword & 0x0008) {
 80035e6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80035ea:	f003 0308 	and.w	r3, r3, #8
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d009      	beq.n	8003606 <HAL_CAN_RxFifo0MsgPendingCallback+0x182>
                // Try to reset fault
                epos4_send_sdo_write(EPOS4_CONTROLWORD_INDEX, 0x00, 0x0080, 2); // Fault reset
 80035f2:	2302      	movs	r3, #2
 80035f4:	2280      	movs	r2, #128	@ 0x80
 80035f6:	2100      	movs	r1, #0
 80035f8:	f246 0040 	movw	r0, #24640	@ 0x6040
 80035fc:	f002 f81a 	bl	8005634 <epos4_send_sdo_write>
                // Turn on red LED to indicate error
                // Then try to re-enable
                epos4_enable_motor();
 8003600:	f000 ff38 	bl	8004474 <epos4_enable_motor>
                rx_data[3] == 0x00) {  // Subindex 0
 8003604:	e0ea      	b.n	80037dc <HAL_CAN_RxFifo0MsgPendingCallback+0x358>
            } else if (!(statusword & 0x0004)) {
 8003606:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800360a:	f003 0304 	and.w	r3, r3, #4
 800360e:	2b00      	cmp	r3, #0
 8003610:	f040 80e4 	bne.w	80037dc <HAL_CAN_RxFifo0MsgPendingCallback+0x358>
                // Attempt to enable operation
                epos4_enable_motor();
 8003614:	f000 ff2e 	bl	8004474 <epos4_enable_motor>
                rx_data[3] == 0x00) {  // Subindex 0
 8003618:	e0e0      	b.n	80037dc <HAL_CAN_RxFifo0MsgPendingCallback+0x358>
            } else {
                // Operation enabled - turn off error LED
            }
        }
        // Also check for generic SDO responses to handle errors
        else if ((rx_data[0] & 0x80) == 0x80) {
 800361a:	7e3b      	ldrb	r3, [r7, #24]
 800361c:	b25b      	sxtb	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	f280 80dd 	bge.w	80037de <HAL_CAN_RxFifo0MsgPendingCallback+0x35a>
            // This is an SDO abort message
            uint32_t abort_code = (uint32_t)rx_data[4] |
 8003624:	7f3b      	ldrb	r3, [r7, #28]
 8003626:	461a      	mov	r2, r3
                              ((uint32_t)rx_data[5] << 8) |
 8003628:	7f7b      	ldrb	r3, [r7, #29]
 800362a:	021b      	lsls	r3, r3, #8
            uint32_t abort_code = (uint32_t)rx_data[4] |
 800362c:	431a      	orrs	r2, r3
                              ((uint32_t)rx_data[6] << 16) |
 800362e:	7fbb      	ldrb	r3, [r7, #30]
 8003630:	041b      	lsls	r3, r3, #16
                              ((uint32_t)rx_data[5] << 8) |
 8003632:	431a      	orrs	r2, r3
                              ((uint32_t)rx_data[7] << 24);
 8003634:	7ffb      	ldrb	r3, [r7, #31]
 8003636:	061b      	lsls	r3, r3, #24
            uint32_t abort_code = (uint32_t)rx_data[4] |
 8003638:	4313      	orrs	r3, r2
 800363a:	63fb      	str	r3, [r7, #60]	@ 0x3c

            
            // Set the global error flag to trigger error handling in state machine
            last_sdo_error = true;
 800363c:	4b3f      	ldr	r3, [pc, #252]	@ (800373c <HAL_CAN_RxFifo0MsgPendingCallback+0x2b8>)
 800363e:	2201      	movs	r2, #1
 8003640:	701a      	strb	r2, [r3, #0]
            
            // Provide more detail on common error codes
            switch (abort_code) {
 8003642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003644:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003648:	f000 80b6 	beq.w	80037b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x334>
 800364c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800364e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003652:	f200 80b5 	bhi.w	80037c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x33c>
 8003656:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003658:	4a39      	ldr	r2, [pc, #228]	@ (8003740 <HAL_CAN_RxFifo0MsgPendingCallback+0x2bc>)
 800365a:	4293      	cmp	r3, r2
 800365c:	f000 80a8 	beq.w	80037b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x32c>
 8003660:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003662:	4a37      	ldr	r2, [pc, #220]	@ (8003740 <HAL_CAN_RxFifo0MsgPendingCallback+0x2bc>)
 8003664:	4293      	cmp	r3, r2
 8003666:	f200 80ab 	bhi.w	80037c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x33c>
 800366a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800366c:	4a35      	ldr	r2, [pc, #212]	@ (8003744 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c0>)
 800366e:	4293      	cmp	r3, r2
 8003670:	f000 809a 	beq.w	80037a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x324>
 8003674:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003676:	4a33      	ldr	r2, [pc, #204]	@ (8003744 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c0>)
 8003678:	4293      	cmp	r3, r2
 800367a:	f200 80a1 	bhi.w	80037c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x33c>
 800367e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003680:	4a31      	ldr	r2, [pc, #196]	@ (8003748 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003682:	4293      	cmp	r3, r2
 8003684:	f000 808c 	beq.w	80037a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x31c>
 8003688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800368a:	4a2f      	ldr	r2, [pc, #188]	@ (8003748 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 800368c:	4293      	cmp	r3, r2
 800368e:	f200 8097 	bhi.w	80037c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x33c>
 8003692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003694:	4a2d      	ldr	r2, [pc, #180]	@ (800374c <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d07e      	beq.n	8003798 <HAL_CAN_RxFifo0MsgPendingCallback+0x314>
 800369a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800369c:	4a2b      	ldr	r2, [pc, #172]	@ (800374c <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	f200 808e 	bhi.w	80037c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x33c>
 80036a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036a6:	4a2a      	ldr	r2, [pc, #168]	@ (8003750 <HAL_CAN_RxFifo0MsgPendingCallback+0x2cc>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d071      	beq.n	8003790 <HAL_CAN_RxFifo0MsgPendingCallback+0x30c>
 80036ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036ae:	4a28      	ldr	r2, [pc, #160]	@ (8003750 <HAL_CAN_RxFifo0MsgPendingCallback+0x2cc>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	f200 8085 	bhi.w	80037c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x33c>
 80036b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036b8:	4a26      	ldr	r2, [pc, #152]	@ (8003754 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d064      	beq.n	8003788 <HAL_CAN_RxFifo0MsgPendingCallback+0x304>
 80036be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036c0:	4a24      	ldr	r2, [pc, #144]	@ (8003754 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d87c      	bhi.n	80037c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x33c>
 80036c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036c8:	4a23      	ldr	r2, [pc, #140]	@ (8003758 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d4>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d058      	beq.n	8003780 <HAL_CAN_RxFifo0MsgPendingCallback+0x2fc>
 80036ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036d0:	4a21      	ldr	r2, [pc, #132]	@ (8003758 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d4>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d874      	bhi.n	80037c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x33c>
 80036d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036d8:	4a20      	ldr	r2, [pc, #128]	@ (800375c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d04c      	beq.n	8003778 <HAL_CAN_RxFifo0MsgPendingCallback+0x2f4>
 80036de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036e0:	4a1e      	ldr	r2, [pc, #120]	@ (800375c <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d86c      	bhi.n	80037c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x33c>
 80036e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036e8:	4a1d      	ldr	r2, [pc, #116]	@ (8003760 <HAL_CAN_RxFifo0MsgPendingCallback+0x2dc>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d014      	beq.n	8003718 <HAL_CAN_RxFifo0MsgPendingCallback+0x294>
 80036ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036f0:	4a1b      	ldr	r2, [pc, #108]	@ (8003760 <HAL_CAN_RxFifo0MsgPendingCallback+0x2dc>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d864      	bhi.n	80037c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x33c>
 80036f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036f8:	4a1a      	ldr	r2, [pc, #104]	@ (8003764 <HAL_CAN_RxFifo0MsgPendingCallback+0x2e0>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d004      	beq.n	8003708 <HAL_CAN_RxFifo0MsgPendingCallback+0x284>
 80036fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003700:	4a19      	ldr	r2, [pc, #100]	@ (8003768 <HAL_CAN_RxFifo0MsgPendingCallback+0x2e4>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d004      	beq.n	8003710 <HAL_CAN_RxFifo0MsgPendingCallback+0x28c>
 8003706:	e05b      	b.n	80037c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x33c>
                case 0x05030000:
                    printf("  Toggle bit not alternated\n");
 8003708:	4818      	ldr	r0, [pc, #96]	@ (800376c <HAL_CAN_RxFifo0MsgPendingCallback+0x2e8>)
 800370a:	f00b fffd 	bl	800f708 <puts>
                    break;
 800370e:	e05b      	b.n	80037c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x344>
                case 0x05040001:
                    printf("  Client/server command specifier not valid or unknown\n");
 8003710:	4817      	ldr	r0, [pc, #92]	@ (8003770 <HAL_CAN_RxFifo0MsgPendingCallback+0x2ec>)
 8003712:	f00b fff9 	bl	800f708 <puts>
                    break;
 8003716:	e057      	b.n	80037c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x344>
                case 0x06010000:
                    printf("  Unsupported access to an object\n");
 8003718:	4816      	ldr	r0, [pc, #88]	@ (8003774 <HAL_CAN_RxFifo0MsgPendingCallback+0x2f0>)
 800371a:	f00b fff5 	bl	800f708 <puts>
                    break;
 800371e:	e053      	b.n	80037c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x344>
 8003720:	20005acc 	.word	0x20005acc
 8003724:	20005aa0 	.word	0x20005aa0
 8003728:	40003000 	.word	0x40003000
 800372c:	08010124 	.word	0x08010124
 8003730:	20001a98 	.word	0x20001a98
 8003734:	08010180 	.word	0x08010180
 8003738:	08010198 	.word	0x08010198
 800373c:	20005acd 	.word	0x20005acd
 8003740:	06090030 	.word	0x06090030
 8003744:	06090011 	.word	0x06090011
 8003748:	06070010 	.word	0x06070010
 800374c:	06060000 	.word	0x06060000
 8003750:	06040042 	.word	0x06040042
 8003754:	06020000 	.word	0x06020000
 8003758:	06010002 	.word	0x06010002
 800375c:	06010001 	.word	0x06010001
 8003760:	06010000 	.word	0x06010000
 8003764:	05030000 	.word	0x05030000
 8003768:	05040001 	.word	0x05040001
 800376c:	080101a4 	.word	0x080101a4
 8003770:	080101c0 	.word	0x080101c0
 8003774:	080101f8 	.word	0x080101f8
                case 0x06010001:
                    printf("  Attempt to read a write only object\n");
 8003778:	481a      	ldr	r0, [pc, #104]	@ (80037e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x360>)
 800377a:	f00b ffc5 	bl	800f708 <puts>
                    break;
 800377e:	e023      	b.n	80037c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x344>
                case 0x06010002:
                    printf("  Attempt to write a read only object\n");
 8003780:	4819      	ldr	r0, [pc, #100]	@ (80037e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x364>)
 8003782:	f00b ffc1 	bl	800f708 <puts>
                    break;
 8003786:	e01f      	b.n	80037c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x344>
                case 0x06020000:
                    printf("  Object does not exist in the object dictionary\n");
 8003788:	4818      	ldr	r0, [pc, #96]	@ (80037ec <HAL_CAN_RxFifo0MsgPendingCallback+0x368>)
 800378a:	f00b ffbd 	bl	800f708 <puts>
                    break;
 800378e:	e01b      	b.n	80037c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x344>
                case 0x06040042:
                    printf("  PDO length exceeded\n");
 8003790:	4817      	ldr	r0, [pc, #92]	@ (80037f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x36c>)
 8003792:	f00b ffb9 	bl	800f708 <puts>
                    break;
 8003796:	e017      	b.n	80037c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x344>
                case 0x06060000:
                    printf("  Access failed due to a hardware error\n");
 8003798:	4816      	ldr	r0, [pc, #88]	@ (80037f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x370>)
 800379a:	f00b ffb5 	bl	800f708 <puts>
                    break;
 800379e:	e013      	b.n	80037c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x344>
                case 0x06070010:
                    printf("  Data type does not match, length does not match\n");
 80037a0:	4815      	ldr	r0, [pc, #84]	@ (80037f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x374>)
 80037a2:	f00b ffb1 	bl	800f708 <puts>
                    break;
 80037a6:	e00f      	b.n	80037c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x344>
                case 0x06090011:
                    printf("  Subindex does not exist\n");
 80037a8:	4814      	ldr	r0, [pc, #80]	@ (80037fc <HAL_CAN_RxFifo0MsgPendingCallback+0x378>)
 80037aa:	f00b ffad 	bl	800f708 <puts>
                    break;
 80037ae:	e00b      	b.n	80037c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x344>
                case 0x06090030:
                    printf("  Value range of parameter exceeded\n");
 80037b0:	4813      	ldr	r0, [pc, #76]	@ (8003800 <HAL_CAN_RxFifo0MsgPendingCallback+0x37c>)
 80037b2:	f00b ffa9 	bl	800f708 <puts>
                    break;
 80037b6:	e007      	b.n	80037c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x344>
                case 0x08000000:
                    printf("  General error\n");
 80037b8:	4812      	ldr	r0, [pc, #72]	@ (8003804 <HAL_CAN_RxFifo0MsgPendingCallback+0x380>)
 80037ba:	f00b ffa5 	bl	800f708 <puts>
                    break;
 80037be:	e003      	b.n	80037c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x344>
                default:
                    printf("  Unknown error code\n");
 80037c0:	4811      	ldr	r0, [pc, #68]	@ (8003808 <HAL_CAN_RxFifo0MsgPendingCallback+0x384>)
 80037c2:	f00b ffa1 	bl	800f708 <puts>
                    break;
 80037c6:	bf00      	nop
            }

            // Blink red LED to indicate error
            HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
 80037c8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80037cc:	480f      	ldr	r0, [pc, #60]	@ (800380c <HAL_CAN_RxFifo0MsgPendingCallback+0x388>)
 80037ce:	f004 fcbe 	bl	800814e <HAL_GPIO_TogglePin>
 80037d2:	e004      	b.n	80037de <HAL_CAN_RxFifo0MsgPendingCallback+0x35a>
        return;
 80037d4:	bf00      	nop
 80037d6:	e002      	b.n	80037de <HAL_CAN_RxFifo0MsgPendingCallback+0x35a>
            rx_data[3] == EPOS4_ACTUAL_POSITION_SUBINDEX) {
 80037d8:	bf00      	nop
 80037da:	e000      	b.n	80037de <HAL_CAN_RxFifo0MsgPendingCallback+0x35a>
                rx_data[3] == 0x00) {  // Subindex 0
 80037dc:	bf00      	nop
        }
    }
}
 80037de:	375c      	adds	r7, #92	@ 0x5c
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037e4:	0801021c 	.word	0x0801021c
 80037e8:	08010244 	.word	0x08010244
 80037ec:	0801026c 	.word	0x0801026c
 80037f0:	080102a0 	.word	0x080102a0
 80037f4:	080102b8 	.word	0x080102b8
 80037f8:	080102e0 	.word	0x080102e0
 80037fc:	08010314 	.word	0x08010314
 8003800:	08010330 	.word	0x08010330
 8003804:	08010354 	.word	0x08010354
 8003808:	08010364 	.word	0x08010364
 800380c:	40020c00 	.word	0x40020c00

08003810 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
    // Similar to FIFO0 callback if needed
}
 8003818:	bf00      	nop
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <processTxRxOnce>:

// Change this from static to non-static to match declaration
void processTxRxOnce(CanardInstance *ins, uint32_t timeout_ms)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b08e      	sub	sp, #56	@ 0x38
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
    // Feed the watchdog before starting
    IWDG->KR = 0xAAAA;
 800382e:	4b33      	ldr	r3, [pc, #204]	@ (80038fc <processTxRxOnce+0xd8>)
 8003830:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8003834:	601a      	str	r2, [r3, #0]

    // Set timeout for processing
    uint32_t start_time = HAL_GetTick();
 8003836:	f003 f801 	bl	800683c <HAL_GetTick>
 800383a:	6338      	str	r0, [r7, #48]	@ 0x30


    // Process outgoing transfers (from library to CAN driver)
    int tx_attempts = 0;  // Limit TX attempts to avoid getting stuck
 800383c:	2300      	movs	r3, #0
 800383e:	637b      	str	r3, [r7, #52]	@ 0x34
    for (const CanardCANFrame* txf = NULL; tx_attempts < 5 && (txf = canardPeekTxQueue(ins)) != NULL; tx_attempts++)
 8003840:	2300      	movs	r3, #0
 8003842:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003844:	e036      	b.n	80038b4 <processTxRxOnce+0x90>
    {
        // Check if we've exceeded the timeout
        if (timeout_ms > 0 && HAL_GetTick() - start_time > timeout_ms) {
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d007      	beq.n	800385c <processTxRxOnce+0x38>
 800384c:	f002 fff6 	bl	800683c <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	683a      	ldr	r2, [r7, #0]
 8003858:	429a      	cmp	r2, r3
 800385a:	d336      	bcc.n	80038ca <processTxRxOnce+0xa6>
            break;
        }

        // Feed watchdog during processing
        IWDG->KR = 0xAAAA;
 800385c:	4b27      	ldr	r3, [pc, #156]	@ (80038fc <processTxRxOnce+0xd8>)
 800385e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8003862:	601a      	str	r2, [r3, #0]

        // Process an outbound CAN frame using the STM32 HAL
        CAN_TxHeaderTypeDef tx_header;
        uint32_t tx_mailbox;

        tx_header.StdId = 0;
 8003864:	2300      	movs	r3, #0
 8003866:	613b      	str	r3, [r7, #16]
        tx_header.ExtId = txf->id & CANARD_CAN_EXT_ID_MASK;
 8003868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8003870:	617b      	str	r3, [r7, #20]
        tx_header.IDE = CAN_ID_EXT;
 8003872:	2304      	movs	r3, #4
 8003874:	61bb      	str	r3, [r7, #24]
        tx_header.RTR = CAN_RTR_DATA;
 8003876:	2300      	movs	r3, #0
 8003878:	61fb      	str	r3, [r7, #28]
        tx_header.DLC = txf->data_len;
 800387a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800387c:	7b1b      	ldrb	r3, [r3, #12]
 800387e:	623b      	str	r3, [r7, #32]

        // Print detailed information about the CAN message being sent
        uint16_t data_type_id = (txf->id >> 8) & 0xFFFF;
 8003880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	0a1b      	lsrs	r3, r3, #8
 8003886:	857b      	strh	r3, [r7, #42]	@ 0x2a

        // Short timeout attempt to send message
        HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(&hcan1, &tx_header, (uint8_t*)txf->data, &tx_mailbox);
 8003888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800388a:	1d1a      	adds	r2, r3, #4
 800388c:	f107 030c 	add.w	r3, r7, #12
 8003890:	f107 0110 	add.w	r1, r7, #16
 8003894:	481a      	ldr	r0, [pc, #104]	@ (8003900 <processTxRxOnce+0xdc>)
 8003896:	f003 fa21 	bl	8006cdc <HAL_CAN_AddTxMessage>
 800389a:	4603      	mov	r3, r0
 800389c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

        if (status == HAL_OK) {
 80038a0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d112      	bne.n	80038ce <processTxRxOnce+0xaa>
            // Remove from queue only if sent successfully
            canardPopTxQueue(ins);
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f7fd fafa 	bl	8000ea2 <canardPopTxQueue>
    for (const CanardCANFrame* txf = NULL; tx_attempts < 5 && (txf = canardPeekTxQueue(ins)) != NULL; tx_attempts++)
 80038ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038b0:	3301      	adds	r3, #1
 80038b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80038b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038b6:	2b04      	cmp	r3, #4
 80038b8:	dc0a      	bgt.n	80038d0 <processTxRxOnce+0xac>
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f7fd fade 	bl	8000e7c <canardPeekTxQueue>
 80038c0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80038c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d1be      	bne.n	8003846 <processTxRxOnce+0x22>
 80038c8:	e002      	b.n	80038d0 <processTxRxOnce+0xac>
            break;
 80038ca:	bf00      	nop
 80038cc:	e000      	b.n	80038d0 <processTxRxOnce+0xac>
        } else {
            // Break out if TX mailboxes are full
            break;
 80038ce:	bf00      	nop
        }
    }

    // Feed watchdog again
    IWDG->KR = 0xAAAA;
 80038d0:	4b0a      	ldr	r3, [pc, #40]	@ (80038fc <processTxRxOnce+0xd8>)
 80038d2:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80038d6:	601a      	str	r2, [r3, #0]

    // Check for received CAN frames
    {
        // Check if there are pending messages
        if (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0)
 80038d8:	2100      	movs	r1, #0
 80038da:	4809      	ldr	r0, [pc, #36]	@ (8003900 <processTxRxOnce+0xdc>)
 80038dc:	f003 fc25 	bl	800712a <HAL_CAN_GetRxFifoFillLevel>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d002      	beq.n	80038ec <processTxRxOnce+0xc8>
        {
            // Process the pending message
            HAL_CAN_RxFifo0MsgPendingCallback(&hcan1);
 80038e6:	4806      	ldr	r0, [pc, #24]	@ (8003900 <processTxRxOnce+0xdc>)
 80038e8:	f7ff fdcc 	bl	8003484 <HAL_CAN_RxFifo0MsgPendingCallback>
        }
    }

    // Feed watchdog one more time
    IWDG->KR = 0xAAAA;
 80038ec:	4b03      	ldr	r3, [pc, #12]	@ (80038fc <processTxRxOnce+0xd8>)
 80038ee:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80038f2:	601a      	str	r2, [r3, #0]
}
 80038f4:	bf00      	nop
 80038f6:	3738      	adds	r7, #56	@ 0x38
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	40003000 	.word	0x40003000
 8003900:	200019d0 	.word	0x200019d0
 8003904:	00000000 	.word	0x00000000

08003908 <send_NodeStatus>:

// Change this from static to non-static to match declaration
void send_NodeStatus(void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b08a      	sub	sp, #40	@ 0x28
 800390c:	af06      	add	r7, sp, #24
    // Prepare the message
    uint8_t buffer[UAVCAN_NODE_STATUS_MESSAGE_SIZE];
    memset(buffer, 0, UAVCAN_NODE_STATUS_MESSAGE_SIZE);
 800390e:	1d3b      	adds	r3, r7, #4
 8003910:	2207      	movs	r2, #7
 8003912:	2100      	movs	r1, #0
 8003914:	4618      	mov	r0, r3
 8003916:	f00b ffd7 	bl	800f8c8 <memset>

    // Set the status fields
    uint32_t uptime_sec = HAL_GetTick() / 1000;
 800391a:	f002 ff8f 	bl	800683c <HAL_GetTick>
 800391e:	4603      	mov	r3, r0
 8003920:	4a17      	ldr	r2, [pc, #92]	@ (8003980 <send_NodeStatus+0x78>)
 8003922:	fba2 2303 	umull	r2, r3, r2, r3
 8003926:	099b      	lsrs	r3, r3, #6
 8003928:	603b      	str	r3, [r7, #0]
    memcpy(&buffer[0], &uptime_sec, 4);
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	607b      	str	r3, [r7, #4]

    // Health: 0 = NOMINAL, no health alerts
    buffer[4] = UAVCAN_NODE_HEALTH_OK;
 800392e:	2300      	movs	r3, #0
 8003930:	723b      	strb	r3, [r7, #8]

    // Mode: 0 = OPERATIONAL, we're running fine
    buffer[5] = UAVCAN_NODE_MODE_OPERATIONAL;
 8003932:	2300      	movs	r3, #0
 8003934:	727b      	strb	r3, [r7, #9]

    // Sub-mode is unused (0)
    buffer[6] = 0;
 8003936:	2300      	movs	r3, #0
 8003938:	72bb      	strb	r3, [r7, #10]

    // Vendor-specific status code - use to indicate EPOS4 status
    buffer[7] = 0;  // Default to 0 for normal operation
 800393a:	2300      	movs	r3, #0
 800393c:	72fb      	strb	r3, [r7, #11]

    // Send as broadcast with minimal output
    static uint8_t transfer_id = 0;
    int result = canardBroadcast(&canard,
 800393e:	2307      	movs	r3, #7
 8003940:	9304      	str	r3, [sp, #16]
 8003942:	1d3b      	adds	r3, r7, #4
 8003944:	9303      	str	r3, [sp, #12]
 8003946:	2310      	movs	r3, #16
 8003948:	9302      	str	r3, [sp, #8]
 800394a:	4b0e      	ldr	r3, [pc, #56]	@ (8003984 <send_NodeStatus+0x7c>)
 800394c:	9301      	str	r3, [sp, #4]
 800394e:	f240 1355 	movw	r3, #341	@ 0x155
 8003952:	9300      	str	r3, [sp, #0]
 8003954:	a308      	add	r3, pc, #32	@ (adr r3, 8003978 <send_NodeStatus+0x70>)
 8003956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800395a:	480b      	ldr	r0, [pc, #44]	@ (8003988 <send_NodeStatus+0x80>)
 800395c:	f7fd f900 	bl	8000b60 <canardBroadcast>
 8003960:	4603      	mov	r3, r0
 8003962:	60fb      	str	r3, [r7, #12]
    // Only log heartbeat occasionally
    static uint32_t heartbeat_count = 0;
    

    // Add delay after sending heartbeat
    HAL_Delay(1);  // Small delay to allow transmission
 8003964:	2001      	movs	r0, #1
 8003966:	f002 ff75 	bl	8006854 <HAL_Delay>
}
 800396a:	bf00      	nop
 800396c:	3710      	adds	r7, #16
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	f3af 8000 	nop.w
 8003978:	c1a7c6f1 	.word	0xc1a7c6f1
 800397c:	0f0868d0 	.word	0x0f0868d0
 8003980:	10624dd3 	.word	0x10624dd3
 8003984:	20005adc 	.word	0x20005adc
 8003988:	20005aa0 	.word	0x20005aa0
 800398c:	00000000 	.word	0x00000000

08003990 <shouldAcceptTransfer>:
static bool shouldAcceptTransfer(const CanardInstance* ins,
                                  uint64_t* out_data_type_signature,
                                  uint16_t data_type_id,
                                  CanardTransferType transfer_type,
                                  uint8_t source_node_id)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	4611      	mov	r1, r2
 800399c:	461a      	mov	r2, r3
 800399e:	460b      	mov	r3, r1
 80039a0:	80fb      	strh	r3, [r7, #6]
 80039a2:	4613      	mov	r3, r2
 80039a4:	717b      	strb	r3, [r7, #5]
    // Debug print for all received transfers


    // Accept messages from our own node ID
    if (source_node_id == NODE_ID) {
 80039a6:	7e3b      	ldrb	r3, [r7, #24]
 80039a8:	2b09      	cmp	r3, #9
 80039aa:	d101      	bne.n	80039b0 <shouldAcceptTransfer+0x20>
        return true;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e061      	b.n	8003a74 <shouldAcceptTransfer+0xe4>
    }

    // Skip messages with ID 0x4e27 (ArduPilot GNSS status) as they cause -17 errors
    if (data_type_id == ARDUPILOT_GNSS_STATUS_ID) {
 80039b0:	88fb      	ldrh	r3, [r7, #6]
 80039b2:	f644 6227 	movw	r2, #20007	@ 0x4e27
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d101      	bne.n	80039be <shouldAcceptTransfer+0x2e>
        // Return false to completely skip processing this message
        return false;
 80039ba:	2300      	movs	r3, #0
 80039bc:	e05a      	b.n	8003a74 <shouldAcceptTransfer+0xe4>
    }

    // Accept GetNodeInfo request/response
    if (transfer_type == CanardTransferTypeRequest &&
 80039be:	797b      	ldrb	r3, [r7, #5]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d11f      	bne.n	8003a04 <shouldAcceptTransfer+0x74>
 80039c4:	88fb      	ldrh	r3, [r7, #6]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d11c      	bne.n	8003a04 <shouldAcceptTransfer+0x74>
        data_type_id == UAVCAN_PROTOCOL_GETNODEINFO_ID) {
        printf("  GetNodeInfo request detected from node %d (data_type_id=0x%04x)\r\n",
 80039ca:	7e3b      	ldrb	r3, [r7, #24]
 80039cc:	88fa      	ldrh	r2, [r7, #6]
 80039ce:	4619      	mov	r1, r3
 80039d0:	4833      	ldr	r0, [pc, #204]	@ (8003aa0 <shouldAcceptTransfer+0x110>)
 80039d2:	f7ff f818 	bl	8002a06 <printf>
               source_node_id, data_type_id);

        // Handle broadcast address specially (commonly used by Mission Planner)
        if (source_node_id == 127) {
 80039d6:	7e3b      	ldrb	r3, [r7, #24]
 80039d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80039da:	d102      	bne.n	80039e2 <shouldAcceptTransfer+0x52>
            printf("  Detected GetNodeInfo from broadcast address (ID 127) - likely Mission Planner discovery\r\n");
 80039dc:	4831      	ldr	r0, [pc, #196]	@ (8003aa4 <shouldAcceptTransfer+0x114>)
 80039de:	f00b fe93 	bl	800f708 <puts>
        }

        // Use the correct signature value defined in the header
        *out_data_type_signature = UAVCAN_PROTOCOL_GETNODEINFO_SIGNATURE;
 80039e2:	68b9      	ldr	r1, [r7, #8]
 80039e4:	a326      	add	r3, pc, #152	@ (adr r3, 8003a80 <shouldAcceptTransfer+0xf0>)
 80039e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ea:	e9c1 2300 	strd	r2, r3, [r1]

        // Print the actual value to verify it's not zero
        printf("  Using GetNodeInfo signature: 0x%llx\r\n",
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f4:	482c      	ldr	r0, [pc, #176]	@ (8003aa8 <shouldAcceptTransfer+0x118>)
 80039f6:	f7ff f806 	bl	8002a06 <printf>
               (unsigned long long)*out_data_type_signature);

        printf("  ACCEPTING GetNodeInfo transfer\r\n");
 80039fa:	482c      	ldr	r0, [pc, #176]	@ (8003aac <shouldAcceptTransfer+0x11c>)
 80039fc:	f00b fe84 	bl	800f708 <puts>
        return true;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e037      	b.n	8003a74 <shouldAcceptTransfer+0xe4>
    }

    // Accept parameter get/set requests
    if (transfer_type == CanardTransferTypeRequest &&
 8003a04:	797b      	ldrb	r3, [r7, #5]
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d113      	bne.n	8003a32 <shouldAcceptTransfer+0xa2>
 8003a0a:	88fb      	ldrh	r3, [r7, #6]
 8003a0c:	2b0b      	cmp	r3, #11
 8003a0e:	d110      	bne.n	8003a32 <shouldAcceptTransfer+0xa2>
        data_type_id == UAVCAN_PROTOCOL_PARAM_GETSET_ID) {
        printf("  Parameter get/set request from node %d (data_type_id=0x%04x)\r\n",
 8003a10:	7e3b      	ldrb	r3, [r7, #24]
 8003a12:	88fa      	ldrh	r2, [r7, #6]
 8003a14:	4619      	mov	r1, r3
 8003a16:	4826      	ldr	r0, [pc, #152]	@ (8003ab0 <shouldAcceptTransfer+0x120>)
 8003a18:	f7fe fff5 	bl	8002a06 <printf>
               source_node_id, data_type_id);
        *out_data_type_signature = UAVCAN_PARAM_GETSET_SIGNATURE;
 8003a1c:	68b9      	ldr	r1, [r7, #8]
 8003a1e:	a31a      	add	r3, pc, #104	@ (adr r3, 8003a88 <shouldAcceptTransfer+0xf8>)
 8003a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a24:	e9c1 2300 	strd	r2, r3, [r1]
        printf("  ACCEPTING parameter get/set transfer\r\n");
 8003a28:	4822      	ldr	r0, [pc, #136]	@ (8003ab4 <shouldAcceptTransfer+0x124>)
 8003a2a:	f00b fe6d 	bl	800f708 <puts>
        return true;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e020      	b.n	8003a74 <shouldAcceptTransfer+0xe4>
    }

    // Accept NodeStatus messages from any node for monitoring
    if (transfer_type == CanardTransferTypeMessage &&
 8003a32:	797b      	ldrb	r3, [r7, #5]
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d10c      	bne.n	8003a52 <shouldAcceptTransfer+0xc2>
 8003a38:	88fb      	ldrh	r3, [r7, #6]
 8003a3a:	f240 1255 	movw	r2, #341	@ 0x155
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d107      	bne.n	8003a52 <shouldAcceptTransfer+0xc2>
        data_type_id == UAVCAN_PROTOCOL_NODE_STATUS_MESSAGE_ID) {
        *out_data_type_signature = UAVCAN_NODE_STATUS_DATA_TYPE_SIGNATURE;
 8003a42:	68b9      	ldr	r1, [r7, #8]
 8003a44:	a312      	add	r3, pc, #72	@ (adr r3, 8003a90 <shouldAcceptTransfer+0x100>)
 8003a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a4a:	e9c1 2300 	strd	r2, r3, [r1]
        return true;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e010      	b.n	8003a74 <shouldAcceptTransfer+0xe4>
    }
    
    // Accept actuator array command messages with correct signature
    if (transfer_type == CanardTransferTypeMessage && data_type_id == UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_ID) {
 8003a52:	797b      	ldrb	r3, [r7, #5]
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d10c      	bne.n	8003a72 <shouldAcceptTransfer+0xe2>
 8003a58:	88fb      	ldrh	r3, [r7, #6]
 8003a5a:	f240 32f2 	movw	r2, #1010	@ 0x3f2
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d107      	bne.n	8003a72 <shouldAcceptTransfer+0xe2>
        *out_data_type_signature = UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_SIGNATURE;
 8003a62:	68b9      	ldr	r1, [r7, #8]
 8003a64:	a30c      	add	r3, pc, #48	@ (adr r3, 8003a98 <shouldAcceptTransfer+0x108>)
 8003a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6a:	e9c1 2300 	strd	r2, r3, [r1]
        return true;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e000      	b.n	8003a74 <shouldAcceptTransfer+0xe4>
    }
    
    return false;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3710      	adds	r7, #16
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	f3af 8000 	nop.w
 8003a80:	21c46a9e 	.word	0x21c46a9e
 8003a84:	ee468a81 	.word	0xee468a81
 8003a88:	39d1a4d5 	.word	0x39d1a4d5
 8003a8c:	a7b622f9 	.word	0xa7b622f9
 8003a90:	c1a7c6f1 	.word	0xc1a7c6f1
 8003a94:	0f0868d0 	.word	0x0f0868d0
 8003a98:	38ec3af3 	.word	0x38ec3af3
 8003a9c:	d8a74862 	.word	0xd8a74862
 8003aa0:	0801037c 	.word	0x0801037c
 8003aa4:	080103c0 	.word	0x080103c0
 8003aa8:	0801041c 	.word	0x0801041c
 8003aac:	08010444 	.word	0x08010444
 8003ab0:	08010468 	.word	0x08010468
 8003ab4:	080104ac 	.word	0x080104ac

08003ab8 <readUniqueID>:
void readUniqueID(uint8_t* out_uid)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b085      	sub	sp, #20
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UNIQUE_ID_LENGTH_BYTES; i++)
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	73fb      	strb	r3, [r7, #15]
 8003ac4:	e007      	b.n	8003ad6 <readUniqueID+0x1e>
    {
        out_uid[i] = i;
 8003ac6:	7bfb      	ldrb	r3, [r7, #15]
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	4413      	add	r3, r2
 8003acc:	7bfa      	ldrb	r2, [r7, #15]
 8003ace:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < UNIQUE_ID_LENGTH_BYTES; i++)
 8003ad0:	7bfb      	ldrb	r3, [r7, #15]
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	73fb      	strb	r3, [r7, #15]
 8003ad6:	7bfb      	ldrb	r3, [r7, #15]
 8003ad8:	2b0f      	cmp	r3, #15
 8003ada:	d9f4      	bls.n	8003ac6 <readUniqueID+0xe>
    }
}
 8003adc:	bf00      	nop
 8003ade:	bf00      	nop
 8003ae0:	3714      	adds	r7, #20
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	0000      	movs	r0, r0
 8003aec:	0000      	movs	r0, r0
	...

08003af0 <handle_get_node_info>:
// Handle GetNodeInfo service request
void handle_get_node_info(CanardInstance* ins, CanardRxTransfer* transfer)
{
 8003af0:	b590      	push	{r4, r7, lr}
 8003af2:	b0eb      	sub	sp, #428	@ 0x1ac
 8003af4:	af06      	add	r7, sp, #24
 8003af6:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8003afa:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003afe:	6018      	str	r0, [r3, #0]
 8003b00:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8003b04:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003b08:	6019      	str	r1, [r3, #0]
    printf("Processing GetNodeInfo request from node %d\r\n", transfer->source_node_id);
 8003b0a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8003b0e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	7edb      	ldrb	r3, [r3, #27]
 8003b16:	4619      	mov	r1, r3
 8003b18:	4823      	ldr	r0, [pc, #140]	@ (8003ba8 <handle_get_node_info+0xb8>)
 8003b1a:	f7fe ff74 	bl	8002a06 <printf>

     uint8_t buffer[UAVCAN_GET_NODE_INFO_RESPONSE_MAX_SIZE];
        memset(buffer,0,UAVCAN_GET_NODE_INFO_RESPONSE_MAX_SIZE);
 8003b1e:	f107 030c 	add.w	r3, r7, #12
 8003b22:	f240 1279 	movw	r2, #377	@ 0x179
 8003b26:	2100      	movs	r1, #0
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f00b fecd 	bl	800f8c8 <memset>
        uint16_t len = makeNodeInfoMessage(buffer);
 8003b2e:	f107 030c 	add.w	r3, r7, #12
 8003b32:	4618      	mov	r0, r3
 8003b34:	f000 f83a 	bl	8003bac <makeNodeInfoMessage>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e
        int result = canardRequestOrRespond(ins,
 8003b3e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8003b42:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	7edc      	ldrb	r4, [r3, #27]
 8003b4a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8003b4e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	3319      	adds	r3, #25
 8003b56:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 8003b5a:	f5a2 72c8 	sub.w	r2, r2, #400	@ 0x190
 8003b5e:	6812      	ldr	r2, [r2, #0]
 8003b60:	7e92      	ldrb	r2, [r2, #26]
 8003b62:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 8003b66:	f5a1 70c6 	sub.w	r0, r1, #396	@ 0x18c
 8003b6a:	f8b7 118e 	ldrh.w	r1, [r7, #398]	@ 0x18e
 8003b6e:	9105      	str	r1, [sp, #20]
 8003b70:	f107 010c 	add.w	r1, r7, #12
 8003b74:	9104      	str	r1, [sp, #16]
 8003b76:	2100      	movs	r1, #0
 8003b78:	9103      	str	r1, [sp, #12]
 8003b7a:	9202      	str	r2, [sp, #8]
 8003b7c:	9301      	str	r3, [sp, #4]
 8003b7e:	2301      	movs	r3, #1
 8003b80:	9300      	str	r3, [sp, #0]
 8003b82:	a307      	add	r3, pc, #28	@ (adr r3, 8003ba0 <handle_get_node_info+0xb0>)
 8003b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b88:	4621      	mov	r1, r4
 8003b8a:	6800      	ldr	r0, [r0, #0]
 8003b8c:	f7fd f8ee 	bl	8000d6c <canardRequestOrRespond>
 8003b90:	4603      	mov	r3, r0
 8003b92:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
                                            &transfer->transfer_id,
                                            transfer->priority,
                                            CanardResponse,
                                            &buffer[0],
                                            (uint16_t)len);
}
 8003b96:	bf00      	nop
 8003b98:	f507 77ca 	add.w	r7, r7, #404	@ 0x194
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd90      	pop	{r4, r7, pc}
 8003ba0:	21c46a9e 	.word	0x21c46a9e
 8003ba4:	ee468a81 	.word	0xee468a81
 8003ba8:	080104d4 	.word	0x080104d4

08003bac <makeNodeInfoMessage>:
uint16_t makeNodeInfoMessage(uint8_t buffer[UAVCAN_GET_NODE_INFO_RESPONSE_MAX_SIZE])
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
    memset(buffer, 0, UAVCAN_GET_NODE_INFO_RESPONSE_MAX_SIZE);
 8003bb4:	f240 1279 	movw	r2, #377	@ 0x179
 8003bb8:	2100      	movs	r1, #0
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f00b fe84 	bl	800f8c8 <memset>
    makeNodeStatusMessage(buffer);
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f000 f82f 	bl	8003c24 <makeNodeStatusMessage>

    buffer[7] = APP_VERSION_MAJOR;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	3307      	adds	r3, #7
 8003bca:	2201      	movs	r2, #1
 8003bcc:	701a      	strb	r2, [r3, #0]
    buffer[8] = APP_VERSION_MINOR;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	3308      	adds	r3, #8
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	701a      	strb	r2, [r3, #0]
    buffer[9] = 1;                          // Optional field flags, VCS commit is set
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	3309      	adds	r3, #9
 8003bda:	2201      	movs	r2, #1
 8003bdc:	701a      	strb	r2, [r3, #0]
    uint32_t u32 = GIT_HASH;
 8003bde:	4b0f      	ldr	r3, [pc, #60]	@ (8003c1c <makeNodeInfoMessage+0x70>)
 8003be0:	60bb      	str	r3, [r7, #8]
    canardEncodeScalar(buffer, 80, 32, &u32);
 8003be2:	f107 0308 	add.w	r3, r7, #8
 8003be6:	2220      	movs	r2, #32
 8003be8:	2150      	movs	r1, #80	@ 0x50
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f7fd ff01 	bl	80019f2 <canardEncodeScalar>

    readUniqueID(&buffer[24]);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	3318      	adds	r3, #24
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7ff ff5f 	bl	8003ab8 <readUniqueID>
    const size_t name_len = strlen(APP_NODE_NAME);
 8003bfa:	230e      	movs	r3, #14
 8003bfc:	60fb      	str	r3, [r7, #12]
    memcpy(&buffer[41], APP_NODE_NAME, name_len);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	3329      	adds	r3, #41	@ 0x29
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	4906      	ldr	r1, [pc, #24]	@ (8003c20 <makeNodeInfoMessage+0x74>)
 8003c06:	4618      	mov	r0, r3
 8003c08:	f00b fefd 	bl	800fa06 <memcpy>
    return 41 + name_len ;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	3329      	adds	r3, #41	@ 0x29
 8003c12:	b29b      	uxth	r3, r3
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3710      	adds	r7, #16
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	badc0ffe 	.word	0xbadc0ffe
 8003c20:	08010504 	.word	0x08010504

08003c24 <makeNodeStatusMessage>:
void makeNodeStatusMessage(uint8_t buffer[UAVCAN_NODE_STATUS_MESSAGE_SIZE])
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
    uint8_t node_health = UAVCAN_NODE_HEALTH_OK;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	73fb      	strb	r3, [r7, #15]
    uint8_t node_mode   = UAVCAN_NODE_MODE_OPERATIONAL;
 8003c30:	2300      	movs	r3, #0
 8003c32:	73bb      	strb	r3, [r7, #14]
    memset(buffer, 0, UAVCAN_NODE_STATUS_MESSAGE_SIZE);
 8003c34:	2207      	movs	r2, #7
 8003c36:	2100      	movs	r1, #0
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f00b fe45 	bl	800f8c8 <memset>
    uint32_t uptime_sec = (HAL_GetTick() / 1000);
 8003c3e:	f002 fdfd 	bl	800683c <HAL_GetTick>
 8003c42:	4603      	mov	r3, r0
 8003c44:	4a0e      	ldr	r2, [pc, #56]	@ (8003c80 <makeNodeStatusMessage+0x5c>)
 8003c46:	fba2 2303 	umull	r2, r3, r2, r3
 8003c4a:	099b      	lsrs	r3, r3, #6
 8003c4c:	60bb      	str	r3, [r7, #8]
    canardEncodeScalar(buffer,  0, 32, &uptime_sec);
 8003c4e:	f107 0308 	add.w	r3, r7, #8
 8003c52:	2220      	movs	r2, #32
 8003c54:	2100      	movs	r1, #0
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f7fd fecb 	bl	80019f2 <canardEncodeScalar>
    canardEncodeScalar(buffer, 32,  2, &node_health);
 8003c5c:	f107 030f 	add.w	r3, r7, #15
 8003c60:	2202      	movs	r2, #2
 8003c62:	2120      	movs	r1, #32
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7fd fec4 	bl	80019f2 <canardEncodeScalar>
    canardEncodeScalar(buffer, 34,  3, &node_mode);
 8003c6a:	f107 030e 	add.w	r3, r7, #14
 8003c6e:	2203      	movs	r2, #3
 8003c70:	2122      	movs	r1, #34	@ 0x22
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f7fd febd 	bl	80019f2 <canardEncodeScalar>
}
 8003c78:	bf00      	nop
 8003c7a:	3710      	adds	r7, #16
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	10624dd3 	.word	0x10624dd3

08003c84 <onTransferReceived>:

void onTransferReceived(CanardInstance* ins, CanardRxTransfer* transfer)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b08e      	sub	sp, #56	@ 0x38
 8003c88:	af02      	add	r7, sp, #8
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	6039      	str	r1, [r7, #0]
    // Feed the watchdog during message processing to prevent resets
    IWDG->KR = 0xAAAA;
 8003c8e:	4bb1      	ldr	r3, [pc, #708]	@ (8003f54 <onTransferReceived+0x2d0>)
 8003c90:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8003c94:	601a      	str	r2, [r3, #0]
    


    // Handle GetNodeInfo request
    if ((transfer->transfer_type == CanardTransferTypeRequest) &&
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	7e1b      	ldrb	r3, [r3, #24]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d113      	bne.n	8003cc6 <onTransferReceived+0x42>
        (transfer->data_type_id == UAVCAN_PROTOCOL_GETNODEINFO_ID))
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	8adb      	ldrh	r3, [r3, #22]
    if ((transfer->transfer_type == CanardTransferTypeRequest) &&
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d10f      	bne.n	8003cc6 <onTransferReceived+0x42>
    {


        // Special handling for broadcast requests (typically from Mission Planner)
        if (transfer->source_node_id == 127) {
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	7edb      	ldrb	r3, [r3, #27]
 8003caa:	2b7f      	cmp	r3, #127	@ 0x7f
 8003cac:	d106      	bne.n	8003cbc <onTransferReceived+0x38>
            printf("INFO: Received broadcast GetNodeInfo request - normal for Mission Planner\r\n");
 8003cae:	48aa      	ldr	r0, [pc, #680]	@ (8003f58 <onTransferReceived+0x2d4>)
 8003cb0:	f00b fd2a 	bl	800f708 <puts>
            printf("INFO: Will respond with node info (node_id=%d)\r\n", NODE_ID);
 8003cb4:	2109      	movs	r1, #9
 8003cb6:	48a9      	ldr	r0, [pc, #676]	@ (8003f5c <onTransferReceived+0x2d8>)
 8003cb8:	f7fe fea5 	bl	8002a06 <printf>
        }

        handle_get_node_info(ins, transfer);
 8003cbc:	6839      	ldr	r1, [r7, #0]
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f7ff ff16 	bl	8003af0 <handle_get_node_info>
 8003cc4:	e18d      	b.n	8003fe2 <onTransferReceived+0x35e>
    }
    // Handle GetNodeInfo response
    else if ((transfer->transfer_type == CanardTransferTypeResponse) &&
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	7e1b      	ldrb	r3, [r3, #24]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	f040 809c 	bne.w	8003e08 <onTransferReceived+0x184>
             (transfer->data_type_id == UAVCAN_PROTOCOL_GETNODEINFO_ID))
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	8adb      	ldrh	r3, [r3, #22]
    else if ((transfer->transfer_type == CanardTransferTypeResponse) &&
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	f040 8097 	bne.w	8003e08 <onTransferReceived+0x184>
    {
        
        // Parse the response if we have enough data
        if (transfer->payload_len >= 7)  // Minimum size for node status
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	8a9b      	ldrh	r3, [r3, #20]
 8003cde:	2b06      	cmp	r3, #6
 8003ce0:	f240 817c 	bls.w	8003fdc <onTransferReceived+0x358>
        {
            uint32_t uptime_sec = 0;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	627b      	str	r3, [r7, #36]	@ 0x24
            uint8_t health = 0;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            uint8_t mode = 0;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            uint8_t sub_mode = 0;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

            canardDecodeScalar(transfer, 0, 32, false, &uptime_sec);
 8003cfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003cfe:	9300      	str	r3, [sp, #0]
 8003d00:	2300      	movs	r3, #0
 8003d02:	2220      	movs	r2, #32
 8003d04:	2100      	movs	r1, #0
 8003d06:	6838      	ldr	r0, [r7, #0]
 8003d08:	f7fd fcea 	bl	80016e0 <canardDecodeScalar>
            canardDecodeScalar(transfer, 32, 8, false, &health);
 8003d0c:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 8003d10:	9300      	str	r3, [sp, #0]
 8003d12:	2300      	movs	r3, #0
 8003d14:	2208      	movs	r2, #8
 8003d16:	2120      	movs	r1, #32
 8003d18:	6838      	ldr	r0, [r7, #0]
 8003d1a:	f7fd fce1 	bl	80016e0 <canardDecodeScalar>
            canardDecodeScalar(transfer, 40, 8, false, &mode);
 8003d1e:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 8003d22:	9300      	str	r3, [sp, #0]
 8003d24:	2300      	movs	r3, #0
 8003d26:	2208      	movs	r2, #8
 8003d28:	2128      	movs	r1, #40	@ 0x28
 8003d2a:	6838      	ldr	r0, [r7, #0]
 8003d2c:	f7fd fcd8 	bl	80016e0 <canardDecodeScalar>
            canardDecodeScalar(transfer, 48, 8, false, &sub_mode);
 8003d30:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8003d34:	9300      	str	r3, [sp, #0]
 8003d36:	2300      	movs	r3, #0
 8003d38:	2208      	movs	r2, #8
 8003d3a:	2130      	movs	r1, #48	@ 0x30
 8003d3c:	6838      	ldr	r0, [r7, #0]
 8003d3e:	f7fd fccf 	bl	80016e0 <canardDecodeScalar>

            printf("  Node Status:\r\n");
 8003d42:	4887      	ldr	r0, [pc, #540]	@ (8003f60 <onTransferReceived+0x2dc>)
 8003d44:	f00b fce0 	bl	800f708 <puts>
            printf("    Uptime: %lu seconds\r\n", uptime_sec);
 8003d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	4885      	ldr	r0, [pc, #532]	@ (8003f64 <onTransferReceived+0x2e0>)
 8003d4e:	f7fe fe5a 	bl	8002a06 <printf>
            printf("    Health: %u\r\n", health);
 8003d52:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003d56:	4619      	mov	r1, r3
 8003d58:	4883      	ldr	r0, [pc, #524]	@ (8003f68 <onTransferReceived+0x2e4>)
 8003d5a:	f7fe fe54 	bl	8002a06 <printf>
            printf("    Mode: %u\r\n", mode);
 8003d5e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8003d62:	4619      	mov	r1, r3
 8003d64:	4881      	ldr	r0, [pc, #516]	@ (8003f6c <onTransferReceived+0x2e8>)
 8003d66:	f7fe fe4e 	bl	8002a06 <printf>
            printf("    Sub-mode: %u\r\n", sub_mode);
 8003d6a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003d6e:	4619      	mov	r1, r3
 8003d70:	487f      	ldr	r0, [pc, #508]	@ (8003f70 <onTransferReceived+0x2ec>)
 8003d72:	f7fe fe48 	bl	8002a06 <printf>

            // Try to parse version info if available
            if (transfer->payload_len >= 17)  // +10 bytes for version info
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	8a9b      	ldrh	r3, [r3, #20]
 8003d7a:	2b10      	cmp	r3, #16
 8003d7c:	f240 812e 	bls.w	8003fdc <onTransferReceived+0x358>
            {
                uint8_t protocol_version = 0;
 8003d80:	2300      	movs	r3, #0
 8003d82:	f887 3020 	strb.w	r3, [r7, #32]
                uint8_t hw_version_major = 0;
 8003d86:	2300      	movs	r3, #0
 8003d88:	77fb      	strb	r3, [r7, #31]
                uint8_t hw_version_minor = 0;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	77bb      	strb	r3, [r7, #30]
                uint8_t sw_version_major = 0;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	777b      	strb	r3, [r7, #29]
                uint8_t sw_version_minor = 0;
 8003d92:	2300      	movs	r3, #0
 8003d94:	773b      	strb	r3, [r7, #28]
                uint32_t sw_vcs_commit = 0;
 8003d96:	2300      	movs	r3, #0
 8003d98:	61bb      	str	r3, [r7, #24]

                canardDecodeScalar(transfer, 56, 8, false, &protocol_version);
 8003d9a:	f107 0320 	add.w	r3, r7, #32
 8003d9e:	9300      	str	r3, [sp, #0]
 8003da0:	2300      	movs	r3, #0
 8003da2:	2208      	movs	r2, #8
 8003da4:	2138      	movs	r1, #56	@ 0x38
 8003da6:	6838      	ldr	r0, [r7, #0]
 8003da8:	f7fd fc9a 	bl	80016e0 <canardDecodeScalar>
                canardDecodeScalar(transfer, 64, 8, false, &hw_version_major);
 8003dac:	f107 031f 	add.w	r3, r7, #31
 8003db0:	9300      	str	r3, [sp, #0]
 8003db2:	2300      	movs	r3, #0
 8003db4:	2208      	movs	r2, #8
 8003db6:	2140      	movs	r1, #64	@ 0x40
 8003db8:	6838      	ldr	r0, [r7, #0]
 8003dba:	f7fd fc91 	bl	80016e0 <canardDecodeScalar>
                canardDecodeScalar(transfer, 72, 8, false, &hw_version_minor);
 8003dbe:	f107 031e 	add.w	r3, r7, #30
 8003dc2:	9300      	str	r3, [sp, #0]
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	2208      	movs	r2, #8
 8003dc8:	2148      	movs	r1, #72	@ 0x48
 8003dca:	6838      	ldr	r0, [r7, #0]
 8003dcc:	f7fd fc88 	bl	80016e0 <canardDecodeScalar>
                canardDecodeScalar(transfer, 80, 8, false, &sw_version_major);
 8003dd0:	f107 031d 	add.w	r3, r7, #29
 8003dd4:	9300      	str	r3, [sp, #0]
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	2208      	movs	r2, #8
 8003dda:	2150      	movs	r1, #80	@ 0x50
 8003ddc:	6838      	ldr	r0, [r7, #0]
 8003dde:	f7fd fc7f 	bl	80016e0 <canardDecodeScalar>
                canardDecodeScalar(transfer, 88, 8, false, &sw_version_minor);
 8003de2:	f107 031c 	add.w	r3, r7, #28
 8003de6:	9300      	str	r3, [sp, #0]
 8003de8:	2300      	movs	r3, #0
 8003dea:	2208      	movs	r2, #8
 8003dec:	2158      	movs	r1, #88	@ 0x58
 8003dee:	6838      	ldr	r0, [r7, #0]
 8003df0:	f7fd fc76 	bl	80016e0 <canardDecodeScalar>
                canardDecodeScalar(transfer, 96, 32, false, &sw_vcs_commit);
 8003df4:	f107 0318 	add.w	r3, r7, #24
 8003df8:	9300      	str	r3, [sp, #0]
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	2220      	movs	r2, #32
 8003dfe:	2160      	movs	r1, #96	@ 0x60
 8003e00:	6838      	ldr	r0, [r7, #0]
 8003e02:	f7fd fc6d 	bl	80016e0 <canardDecodeScalar>
        if (transfer->payload_len >= 7)  // Minimum size for node status
 8003e06:	e0e9      	b.n	8003fdc <onTransferReceived+0x358>

        }
    }

    // Handle NodeStatus messages
    else if ((transfer->transfer_type == CanardTransferTypeMessage) &&
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	7e1b      	ldrb	r3, [r3, #24]
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	f040 8092 	bne.w	8003f36 <onTransferReceived+0x2b2>
             (transfer->data_type_id == UAVCAN_PROTOCOL_NODE_STATUS_MESSAGE_ID))
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	8adb      	ldrh	r3, [r3, #22]
    else if ((transfer->transfer_type == CanardTransferTypeMessage) &&
 8003e16:	f240 1255 	movw	r2, #341	@ 0x155
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	f040 808b 	bne.w	8003f36 <onTransferReceived+0x2b2>
        // - Uptime (32 bits)
        // - Health (8 bits)
        // - Mode (8 bits)
        // - Sub-mode (8 bits)
        // - Vendor-specific status code (16 bits)
        if (transfer->payload_len >= 7)
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	8a9b      	ldrh	r3, [r3, #20]
 8003e24:	2b06      	cmp	r3, #6
 8003e26:	d97e      	bls.n	8003f26 <onTransferReceived+0x2a2>
        {
            uint32_t uptime = 0;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	617b      	str	r3, [r7, #20]
            uint8_t health = 0;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	74fb      	strb	r3, [r7, #19]
            uint8_t mode = 0;
 8003e30:	2300      	movs	r3, #0
 8003e32:	74bb      	strb	r3, [r7, #18]
            uint8_t sub_mode = 0;
 8003e34:	2300      	movs	r3, #0
 8003e36:	747b      	strb	r3, [r7, #17]
            uint16_t vendor_status = 0;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	81fb      	strh	r3, [r7, #14]

            // Extract data using canardDecodeScalar
            canardDecodeScalar(transfer, 0, 32, false, &uptime);
 8003e3c:	f107 0314 	add.w	r3, r7, #20
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	2300      	movs	r3, #0
 8003e44:	2220      	movs	r2, #32
 8003e46:	2100      	movs	r1, #0
 8003e48:	6838      	ldr	r0, [r7, #0]
 8003e4a:	f7fd fc49 	bl	80016e0 <canardDecodeScalar>
            canardDecodeScalar(transfer, 32, 8, false, &health);
 8003e4e:	f107 0313 	add.w	r3, r7, #19
 8003e52:	9300      	str	r3, [sp, #0]
 8003e54:	2300      	movs	r3, #0
 8003e56:	2208      	movs	r2, #8
 8003e58:	2120      	movs	r1, #32
 8003e5a:	6838      	ldr	r0, [r7, #0]
 8003e5c:	f7fd fc40 	bl	80016e0 <canardDecodeScalar>
            canardDecodeScalar(transfer, 40, 8, false, &mode);
 8003e60:	f107 0312 	add.w	r3, r7, #18
 8003e64:	9300      	str	r3, [sp, #0]
 8003e66:	2300      	movs	r3, #0
 8003e68:	2208      	movs	r2, #8
 8003e6a:	2128      	movs	r1, #40	@ 0x28
 8003e6c:	6838      	ldr	r0, [r7, #0]
 8003e6e:	f7fd fc37 	bl	80016e0 <canardDecodeScalar>
            canardDecodeScalar(transfer, 48, 8, false, &sub_mode);
 8003e72:	f107 0311 	add.w	r3, r7, #17
 8003e76:	9300      	str	r3, [sp, #0]
 8003e78:	2300      	movs	r3, #0
 8003e7a:	2208      	movs	r2, #8
 8003e7c:	2130      	movs	r1, #48	@ 0x30
 8003e7e:	6838      	ldr	r0, [r7, #0]
 8003e80:	f7fd fc2e 	bl	80016e0 <canardDecodeScalar>

            if (transfer->payload_len >= 9)
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	8a9b      	ldrh	r3, [r3, #20]
 8003e88:	2b08      	cmp	r3, #8
 8003e8a:	d908      	bls.n	8003e9e <onTransferReceived+0x21a>
            {
                canardDecodeScalar(transfer, 56, 16, false, &vendor_status);
 8003e8c:	f107 030e 	add.w	r3, r7, #14
 8003e90:	9300      	str	r3, [sp, #0]
 8003e92:	2300      	movs	r3, #0
 8003e94:	2210      	movs	r2, #16
 8003e96:	2138      	movs	r1, #56	@ 0x38
 8003e98:	6838      	ldr	r0, [r7, #0]
 8003e9a:	f7fd fc21 	bl	80016e0 <canardDecodeScalar>
            }

            // Interpret the health field
            const char* health_str = "UNKNOWN";
 8003e9e:	4b35      	ldr	r3, [pc, #212]	@ (8003f74 <onTransferReceived+0x2f0>)
 8003ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            switch (health)
 8003ea2:	7cfb      	ldrb	r3, [r7, #19]
 8003ea4:	2b03      	cmp	r3, #3
 8003ea6:	d817      	bhi.n	8003ed8 <onTransferReceived+0x254>
 8003ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8003eb0 <onTransferReceived+0x22c>)
 8003eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eae:	bf00      	nop
 8003eb0:	08003ec1 	.word	0x08003ec1
 8003eb4:	08003ec7 	.word	0x08003ec7
 8003eb8:	08003ecd 	.word	0x08003ecd
 8003ebc:	08003ed3 	.word	0x08003ed3
            {
                case 0: health_str = "NOMINAL"; break;
 8003ec0:	4b2d      	ldr	r3, [pc, #180]	@ (8003f78 <onTransferReceived+0x2f4>)
 8003ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ec4:	e008      	b.n	8003ed8 <onTransferReceived+0x254>
                case 1: health_str = "WARNING"; break;
 8003ec6:	4b2d      	ldr	r3, [pc, #180]	@ (8003f7c <onTransferReceived+0x2f8>)
 8003ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003eca:	e005      	b.n	8003ed8 <onTransferReceived+0x254>
                case 2: health_str = "ERROR"; break;
 8003ecc:	4b2c      	ldr	r3, [pc, #176]	@ (8003f80 <onTransferReceived+0x2fc>)
 8003ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ed0:	e002      	b.n	8003ed8 <onTransferReceived+0x254>
                case 3: health_str = "CRITICAL"; break;
 8003ed2:	4b2c      	ldr	r3, [pc, #176]	@ (8003f84 <onTransferReceived+0x300>)
 8003ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ed6:	bf00      	nop
            }

            // Interpret the mode field
            const char* mode_str = "UNKNOWN";
 8003ed8:	4b26      	ldr	r3, [pc, #152]	@ (8003f74 <onTransferReceived+0x2f0>)
 8003eda:	62bb      	str	r3, [r7, #40]	@ 0x28
            switch (mode)
 8003edc:	7cbb      	ldrb	r3, [r7, #18]
 8003ede:	2b07      	cmp	r3, #7
 8003ee0:	d87e      	bhi.n	8003fe0 <onTransferReceived+0x35c>
 8003ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ee8 <onTransferReceived+0x264>)
 8003ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee8:	08003f09 	.word	0x08003f09
 8003eec:	08003f0f 	.word	0x08003f0f
 8003ef0:	08003f15 	.word	0x08003f15
 8003ef4:	08003f1b 	.word	0x08003f1b
 8003ef8:	08003fe1 	.word	0x08003fe1
 8003efc:	08003fe1 	.word	0x08003fe1
 8003f00:	08003fe1 	.word	0x08003fe1
 8003f04:	08003f21 	.word	0x08003f21
            {
                case 0: mode_str = "OPERATIONAL"; break;
 8003f08:	4b1f      	ldr	r3, [pc, #124]	@ (8003f88 <onTransferReceived+0x304>)
 8003f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f0c:	e012      	b.n	8003f34 <onTransferReceived+0x2b0>
                case 1: mode_str = "INITIALIZATION"; break;
 8003f0e:	4b1f      	ldr	r3, [pc, #124]	@ (8003f8c <onTransferReceived+0x308>)
 8003f10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f12:	e00f      	b.n	8003f34 <onTransferReceived+0x2b0>
                case 2: mode_str = "MAINTENANCE"; break;
 8003f14:	4b1e      	ldr	r3, [pc, #120]	@ (8003f90 <onTransferReceived+0x30c>)
 8003f16:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f18:	e00c      	b.n	8003f34 <onTransferReceived+0x2b0>
                case 3: mode_str = "SOFTWARE_UPDATE"; break;
 8003f1a:	4b1e      	ldr	r3, [pc, #120]	@ (8003f94 <onTransferReceived+0x310>)
 8003f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f1e:	e009      	b.n	8003f34 <onTransferReceived+0x2b0>
                case 7: mode_str = "OFFLINE"; break;
 8003f20:	4b1d      	ldr	r3, [pc, #116]	@ (8003f98 <onTransferReceived+0x314>)
 8003f22:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f24:	e006      	b.n	8003f34 <onTransferReceived+0x2b0>

        }
        else
        {
            printf("WARNING: Received a truncated NodeStatus message from node %d\r\n",
                   transfer->source_node_id);
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	7edb      	ldrb	r3, [r3, #27]
            printf("WARNING: Received a truncated NodeStatus message from node %d\r\n",
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	481b      	ldr	r0, [pc, #108]	@ (8003f9c <onTransferReceived+0x318>)
 8003f2e:	f7fe fd6a 	bl	8002a06 <printf>
        if (transfer->payload_len >= 7)
 8003f32:	e055      	b.n	8003fe0 <onTransferReceived+0x35c>
 8003f34:	e054      	b.n	8003fe0 <onTransferReceived+0x35c>
        }
    }

    // Handle custom message ID 1010 (UAVCAN_LOCAL_NODE_STATUS)
    else if ((transfer->transfer_type == CanardTransferTypeMessage) &&
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	7e1b      	ldrb	r3, [r3, #24]
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d130      	bne.n	8003fa0 <onTransferReceived+0x31c>
             (transfer->data_type_id == UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_ID))
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	8adb      	ldrh	r3, [r3, #22]
    else if ((transfer->transfer_type == CanardTransferTypeMessage) &&
 8003f42:	f240 32f2 	movw	r2, #1010	@ 0x3f2
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d12a      	bne.n	8003fa0 <onTransferReceived+0x31c>
    {

        // Process the actuator command message
        handleActuatorArrayCommand(ins, transfer);
 8003f4a:	6839      	ldr	r1, [r7, #0]
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f001 f8a5 	bl	800509c <handleActuatorArrayCommand>
 8003f52:	e046      	b.n	8003fe2 <onTransferReceived+0x35e>
 8003f54:	40003000 	.word	0x40003000
 8003f58:	08010514 	.word	0x08010514
 8003f5c:	08010560 	.word	0x08010560
 8003f60:	08010594 	.word	0x08010594
 8003f64:	080105a4 	.word	0x080105a4
 8003f68:	080105c0 	.word	0x080105c0
 8003f6c:	080105d4 	.word	0x080105d4
 8003f70:	080105e4 	.word	0x080105e4
 8003f74:	080105f8 	.word	0x080105f8
 8003f78:	08010600 	.word	0x08010600
 8003f7c:	08010608 	.word	0x08010608
 8003f80:	08010610 	.word	0x08010610
 8003f84:	08010618 	.word	0x08010618
 8003f88:	08010624 	.word	0x08010624
 8003f8c:	08010630 	.word	0x08010630
 8003f90:	08010640 	.word	0x08010640
 8003f94:	0801064c 	.word	0x0801064c
 8003f98:	0801065c 	.word	0x0801065c
 8003f9c:	08010664 	.word	0x08010664
    }

    // Handle parameter get/set requests
    else if ((transfer->transfer_type == CanardTransferTypeRequest) &&
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	7e1b      	ldrb	r3, [r3, #24]
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d108      	bne.n	8003fba <onTransferReceived+0x336>
             (transfer->data_type_id == UAVCAN_PROTOCOL_PARAM_GETSET_ID))
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	8adb      	ldrh	r3, [r3, #22]
    else if ((transfer->transfer_type == CanardTransferTypeRequest) &&
 8003fac:	2b0b      	cmp	r3, #11
 8003fae:	d104      	bne.n	8003fba <onTransferReceived+0x336>
    {
        handle_param_getset(ins, transfer);
 8003fb0:	6839      	ldr	r1, [r7, #0]
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 fc5c 	bl	8004870 <handle_param_getset>
 8003fb8:	e013      	b.n	8003fe2 <onTransferReceived+0x35e>
    }

    // Handle ArduPilot GNSS status message - Fix for message type 0x4e27 (20007)
    else if ((transfer->transfer_type == CanardTransferTypeMessage) &&
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	7e1b      	ldrb	r3, [r3, #24]
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d10f      	bne.n	8003fe2 <onTransferReceived+0x35e>
             (transfer->data_type_id == ARDUPILOT_GNSS_STATUS_ID))
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	8adb      	ldrh	r3, [r3, #22]
    else if ((transfer->transfer_type == CanardTransferTypeMessage) &&
 8003fc6:	f644 6227 	movw	r2, #20007	@ 0x4e27
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d109      	bne.n	8003fe2 <onTransferReceived+0x35e>
    {
        // Skip detailed processing of this message type to avoid issues
        // Just acknowledge receipt and don't try to decode it
        printf("Received ArduPilot GNSS status from node %d (skipping detailed processing)\r\n",
               transfer->source_node_id);
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	7edb      	ldrb	r3, [r3, #27]
        printf("Received ArduPilot GNSS status from node %d (skipping detailed processing)\r\n",
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	4805      	ldr	r0, [pc, #20]	@ (8003fec <onTransferReceived+0x368>)
 8003fd6:	f7fe fd16 	bl	8002a06 <printf>
    }


}
 8003fda:	e002      	b.n	8003fe2 <onTransferReceived+0x35e>
        if (transfer->payload_len >= 7)  // Minimum size for node status
 8003fdc:	bf00      	nop
 8003fde:	e000      	b.n	8003fe2 <onTransferReceived+0x35e>
        if (transfer->payload_len >= 7)
 8003fe0:	bf00      	nop
}
 8003fe2:	bf00      	nop
 8003fe4:	3730      	adds	r7, #48	@ 0x30
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	080106a4 	.word	0x080106a4

08003ff0 <process1HzTasks>:

/**
 * Tasks to run at 1Hz (and other low frequencies)
 */
void process1HzTasks(CanardInstance* ins)
{
 8003ff0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ff4:	b0ac      	sub	sp, #176	@ 0xb0
 8003ff6:	af06      	add	r7, sp, #24
 8003ff8:	60f8      	str	r0, [r7, #12]
    static uint64_t last_position_read_ms = 0;
    static uint64_t last_param_broadcast_ms = 0;
    static uint8_t param_broadcast_counter = 0;

    // Get current time in milliseconds
    uint64_t current_ms = HAL_GetTick();
 8003ffa:	f002 fc1f 	bl	800683c <HAL_GetTick>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2200      	movs	r2, #0
 8004002:	603b      	str	r3, [r7, #0]
 8004004:	607a      	str	r2, [r7, #4]
 8004006:	e9d7 2300 	ldrd	r2, r3, [r7]
 800400a:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88


    // 1Hz tasks
    if (current_ms - last_1hz_task_ms >= 1000) {
 800400e:	4ba4      	ldr	r3, [pc, #656]	@ (80042a0 <process1HzTasks+0x2b0>)
 8004010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004014:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8004018:	ebb0 0802 	subs.w	r8, r0, r2
 800401c:	eb61 0903 	sbc.w	r9, r1, r3
 8004020:	f5b8 7f7a 	cmp.w	r8, #1000	@ 0x3e8
 8004024:	f179 0300 	sbcs.w	r3, r9, #0
 8004028:	f0c0 81b5 	bcc.w	8004396 <process1HzTasks+0x3a6>
        // Send node status message
        send_NodeStatus();
 800402c:	f7ff fc6c 	bl	8003908 <send_NodeStatus>
        


            // Create parameter response buffer
            uint8_t buffer[UAVCAN_PROTOCOL_PARAM_VALUE_SIZE] = {0};
 8004030:	f107 0314 	add.w	r3, r7, #20
 8004034:	223c      	movs	r2, #60	@ 0x3c
 8004036:	2100      	movs	r1, #0
 8004038:	4618      	mov	r0, r3
 800403a:	f00b fc45 	bl	800f8c8 <memset>
            int offset = 0;
 800403e:	2300      	movs	r3, #0
 8004040:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            param_t* p = &parameters[param_broadcast_counter];
 8004044:	4b97      	ldr	r3, [pc, #604]	@ (80042a4 <process1HzTasks+0x2b4>)
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	019b      	lsls	r3, r3, #6
 800404a:	4a97      	ldr	r2, [pc, #604]	@ (80042a8 <process1HzTasks+0x2b8>)
 800404c:	4413      	add	r3, r2
 800404e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

            // Encode based on type
            switch (p->type) {
 8004052:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004056:	7c1b      	ldrb	r3, [r3, #16]
 8004058:	2b04      	cmp	r3, #4
 800405a:	f000 80c6 	beq.w	80041ea <process1HzTasks+0x1fa>
 800405e:	2b04      	cmp	r3, #4
 8004060:	f300 8124 	bgt.w	80042ac <process1HzTasks+0x2bc>
 8004064:	2b01      	cmp	r3, #1
 8004066:	d002      	beq.n	800406e <process1HzTasks+0x7e>
 8004068:	2b03      	cmp	r3, #3
 800406a:	d05f      	beq.n	800412c <process1HzTasks+0x13c>
 800406c:	e11e      	b.n	80042ac <process1HzTasks+0x2bc>
                case PARAM_TYPE_INTEGER:
                    buffer[offset++] = PARAM_TYPE_INTEGER;  // Integer type tag
 800406e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004072:	1c5a      	adds	r2, r3, #1
 8004074:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004078:	3390      	adds	r3, #144	@ 0x90
 800407a:	f107 0208 	add.w	r2, r7, #8
 800407e:	4413      	add	r3, r2
 8004080:	2201      	movs	r2, #1
 8004082:	f803 2c84 	strb.w	r2, [r3, #-132]
                    int64_t int_val = (int64_t)p->value.i;
 8004086:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800408a:	695b      	ldr	r3, [r3, #20]
 800408c:	17da      	asrs	r2, r3, #31
 800408e:	469a      	mov	sl, r3
 8004090:	4693      	mov	fp, r2
 8004092:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	@ 0x78
                    memcpy(&buffer[offset], &int_val, sizeof(int64_t));
 8004096:	f107 0214 	add.w	r2, r7, #20
 800409a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800409e:	18d1      	adds	r1, r2, r3
 80040a0:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80040a4:	600a      	str	r2, [r1, #0]
 80040a6:	604b      	str	r3, [r1, #4]
                    offset += sizeof(int64_t);
 80040a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040ac:	3308      	adds	r3, #8
 80040ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    int64_t default_val = (int64_t)p->defval;
 80040b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040b6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80040ba:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
                    memcpy(&buffer[offset], &default_val, sizeof(int64_t));
 80040be:	f107 0214 	add.w	r2, r7, #20
 80040c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040c6:	18d1      	adds	r1, r2, r3
 80040c8:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80040cc:	600a      	str	r2, [r1, #0]
 80040ce:	604b      	str	r3, [r1, #4]
                    offset += sizeof(int64_t);
 80040d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040d4:	3308      	adds	r3, #8
 80040d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    int64_t min_val = (int64_t)p->min;
 80040da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040de:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80040e2:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
                    memcpy(&buffer[offset], &min_val, sizeof(int64_t));
 80040e6:	f107 0214 	add.w	r2, r7, #20
 80040ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040ee:	18d1      	adds	r1, r2, r3
 80040f0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80040f4:	600a      	str	r2, [r1, #0]
 80040f6:	604b      	str	r3, [r1, #4]
                    offset += sizeof(int64_t);
 80040f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040fc:	3308      	adds	r3, #8
 80040fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    int64_t max_val = (int64_t)p->max;
 8004102:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004106:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800410a:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
                    memcpy(&buffer[offset], &max_val, sizeof(int64_t));
 800410e:	f107 0214 	add.w	r2, r7, #20
 8004112:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004116:	18d1      	adds	r1, r2, r3
 8004118:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800411c:	600a      	str	r2, [r1, #0]
 800411e:	604b      	str	r3, [r1, #4]
                    offset += sizeof(int64_t);
 8004120:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004124:	3308      	adds	r3, #8
 8004126:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    break;
 800412a:	e0cc      	b.n	80042c6 <process1HzTasks+0x2d6>

                case PARAM_TYPE_REAL:
                    buffer[offset++] = PARAM_TYPE_REAL;  // Real type tag
 800412c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004130:	1c5a      	adds	r2, r3, #1
 8004132:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004136:	3390      	adds	r3, #144	@ 0x90
 8004138:	f107 0208 	add.w	r2, r7, #8
 800413c:	4413      	add	r3, r2
 800413e:	2203      	movs	r2, #3
 8004140:	f803 2c84 	strb.w	r2, [r3, #-132]
                    float real_val = p->value.f;
 8004144:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    memcpy(&buffer[offset], &real_val, sizeof(float));
 800414c:	f107 0214 	add.w	r2, r7, #20
 8004150:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004154:	4413      	add	r3, r2
 8004156:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004158:	601a      	str	r2, [r3, #0]
                    offset += sizeof(float);
 800415a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800415e:	3304      	adds	r3, #4
 8004160:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    float def_val_f = (float)p->defval;
 8004164:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004168:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800416c:	4610      	mov	r0, r2
 800416e:	4619      	mov	r1, r3
 8004170:	f7fc fac8 	bl	8000704 <__aeabi_l2f>
 8004174:	4603      	mov	r3, r0
 8004176:	65bb      	str	r3, [r7, #88]	@ 0x58
                    memcpy(&buffer[offset], &def_val_f, sizeof(float));
 8004178:	f107 0214 	add.w	r2, r7, #20
 800417c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004180:	4413      	add	r3, r2
 8004182:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004184:	601a      	str	r2, [r3, #0]
                    offset += sizeof(float);
 8004186:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800418a:	3304      	adds	r3, #4
 800418c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    float min_val_f = (float)p->min;
 8004190:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004194:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8004198:	4610      	mov	r0, r2
 800419a:	4619      	mov	r1, r3
 800419c:	f7fc fab2 	bl	8000704 <__aeabi_l2f>
 80041a0:	4603      	mov	r3, r0
 80041a2:	657b      	str	r3, [r7, #84]	@ 0x54
                    memcpy(&buffer[offset], &min_val_f, sizeof(float));
 80041a4:	f107 0214 	add.w	r2, r7, #20
 80041a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041ac:	4413      	add	r3, r2
 80041ae:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80041b0:	601a      	str	r2, [r3, #0]
                    offset += sizeof(float);
 80041b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041b6:	3304      	adds	r3, #4
 80041b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    float max_val_f = (float)p->max;
 80041bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80041c0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80041c4:	4610      	mov	r0, r2
 80041c6:	4619      	mov	r1, r3
 80041c8:	f7fc fa9c 	bl	8000704 <__aeabi_l2f>
 80041cc:	4603      	mov	r3, r0
 80041ce:	653b      	str	r3, [r7, #80]	@ 0x50
                    memcpy(&buffer[offset], &max_val_f, sizeof(float));
 80041d0:	f107 0214 	add.w	r2, r7, #20
 80041d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041d8:	4413      	add	r3, r2
 80041da:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80041dc:	601a      	str	r2, [r3, #0]
                    offset += sizeof(float);
 80041de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041e2:	3304      	adds	r3, #4
 80041e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    break;
 80041e8:	e06d      	b.n	80042c6 <process1HzTasks+0x2d6>

                case PARAM_TYPE_STRING: {
                    buffer[offset++] = PARAM_TYPE_STRING;
 80041ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041ee:	1c5a      	adds	r2, r3, #1
 80041f0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80041f4:	3390      	adds	r3, #144	@ 0x90
 80041f6:	f107 0208 	add.w	r2, r7, #8
 80041fa:	4413      	add	r3, r2
 80041fc:	2204      	movs	r2, #4
 80041fe:	f803 2c84 	strb.w	r2, [r3, #-132]

                    // First string is empty (default value)
                    buffer[offset++] = 0;
 8004202:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004206:	1c5a      	adds	r2, r3, #1
 8004208:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800420c:	3390      	adds	r3, #144	@ 0x90
 800420e:	f107 0208 	add.w	r2, r7, #8
 8004212:	4413      	add	r3, r2
 8004214:	2200      	movs	r2, #0
 8004216:	f803 2c84 	strb.w	r2, [r3, #-132]

                    // Second string is the actual value
                    uint8_t str_len = strlen(p->value.str);
 800421a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800421e:	3314      	adds	r3, #20
 8004220:	4618      	mov	r0, r3
 8004222:	f7fb ffdb 	bl	80001dc <strlen>
 8004226:	4603      	mov	r3, r0
 8004228:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
                    buffer[offset++] = str_len;
 800422c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004230:	1c5a      	adds	r2, r3, #1
 8004232:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004236:	3390      	adds	r3, #144	@ 0x90
 8004238:	f107 0208 	add.w	r2, r7, #8
 800423c:	4413      	add	r3, r2
 800423e:	f897 2083 	ldrb.w	r2, [r7, #131]	@ 0x83
 8004242:	f803 2c84 	strb.w	r2, [r3, #-132]
                    memcpy(&buffer[offset], p->value.str, str_len);
 8004246:	f107 0214 	add.w	r2, r7, #20
 800424a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800424e:	18d0      	adds	r0, r2, r3
 8004250:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004254:	3314      	adds	r3, #20
 8004256:	f897 2083 	ldrb.w	r2, [r7, #131]	@ 0x83
 800425a:	4619      	mov	r1, r3
 800425c:	f00b fbd3 	bl	800fa06 <memcpy>
                    offset += str_len;
 8004260:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8004264:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004268:	4413      	add	r3, r2
 800426a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                    // Third string is empty (min value - not used for strings)
                    buffer[offset++] = 0;
 800426e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004272:	1c5a      	adds	r2, r3, #1
 8004274:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004278:	3390      	adds	r3, #144	@ 0x90
 800427a:	f107 0208 	add.w	r2, r7, #8
 800427e:	4413      	add	r3, r2
 8004280:	2200      	movs	r2, #0
 8004282:	f803 2c84 	strb.w	r2, [r3, #-132]

                    // Fourth string is empty (max value - not used for strings)
                    buffer[offset++] = 0;
 8004286:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800428a:	1c5a      	adds	r2, r3, #1
 800428c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004290:	3390      	adds	r3, #144	@ 0x90
 8004292:	f107 0208 	add.w	r2, r7, #8
 8004296:	4413      	add	r3, r2
 8004298:	2200      	movs	r2, #0
 800429a:	f803 2c84 	strb.w	r2, [r3, #-132]
                    break;
 800429e:	e012      	b.n	80042c6 <process1HzTasks+0x2d6>
 80042a0:	20005ae0 	.word	0x20005ae0
 80042a4:	20005ae8 	.word	0x20005ae8
 80042a8:	20000000 	.word	0x20000000
                }

                default:
                    buffer[offset++] = PARAM_TYPE_EMPTY;  // Empty type tag
 80042ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042b0:	1c5a      	adds	r2, r3, #1
 80042b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80042b6:	3390      	adds	r3, #144	@ 0x90
 80042b8:	f107 0208 	add.w	r2, r7, #8
 80042bc:	4413      	add	r3, r2
 80042be:	2200      	movs	r2, #0
 80042c0:	f803 2c84 	strb.w	r2, [r3, #-132]
                    break;
 80042c4:	bf00      	nop
            }

            // Add parameter name at the end
            uint8_t name_len = strlen(p->name);
 80042c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7fb ff86 	bl	80001dc <strlen>
 80042d0:	4603      	mov	r3, r0
 80042d2:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
            buffer[offset++] = name_len;
 80042d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042da:	1c5a      	adds	r2, r3, #1
 80042dc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80042e0:	3390      	adds	r3, #144	@ 0x90
 80042e2:	f107 0208 	add.w	r2, r7, #8
 80042e6:	4413      	add	r3, r2
 80042e8:	f897 2082 	ldrb.w	r2, [r7, #130]	@ 0x82
 80042ec:	f803 2c84 	strb.w	r2, [r3, #-132]
            memcpy(&buffer[offset], p->name, name_len);
 80042f0:	f107 0214 	add.w	r2, r7, #20
 80042f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042f8:	4413      	add	r3, r2
 80042fa:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 80042fe:	f897 2082 	ldrb.w	r2, [r7, #130]	@ 0x82
 8004302:	4618      	mov	r0, r3
 8004304:	f00b fb7f 	bl	800fa06 <memcpy>
            offset += name_len;
 8004308:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800430c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004310:	4413      	add	r3, r2
 8004312:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

            // Add parameter index
            buffer[offset++] = param_broadcast_counter & 0xFF;
 8004316:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800431a:	1c5a      	adds	r2, r3, #1
 800431c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004320:	4a2f      	ldr	r2, [pc, #188]	@ (80043e0 <process1HzTasks+0x3f0>)
 8004322:	7812      	ldrb	r2, [r2, #0]
 8004324:	3390      	adds	r3, #144	@ 0x90
 8004326:	f107 0108 	add.w	r1, r7, #8
 800432a:	440b      	add	r3, r1
 800432c:	f803 2c84 	strb.w	r2, [r3, #-132]
            buffer[offset++] = (param_broadcast_counter >> 8) & 0xFF;
 8004330:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004334:	1c5a      	adds	r2, r3, #1
 8004336:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800433a:	3390      	adds	r3, #144	@ 0x90
 800433c:	f107 0208 	add.w	r2, r7, #8
 8004340:	4413      	add	r3, r2
 8004342:	2200      	movs	r2, #0
 8004344:	f803 2c84 	strb.w	r2, [r3, #-132]

            // Send parameter with high priority
            static uint8_t transfer_id = 0;
            canardRequestOrRespond(&canard,
 8004348:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800434c:	b29b      	uxth	r3, r3
 800434e:	9305      	str	r3, [sp, #20]
 8004350:	f107 0314 	add.w	r3, r7, #20
 8004354:	9304      	str	r3, [sp, #16]
 8004356:	2300      	movs	r3, #0
 8004358:	9303      	str	r3, [sp, #12]
 800435a:	2308      	movs	r3, #8
 800435c:	9302      	str	r3, [sp, #8]
 800435e:	4b21      	ldr	r3, [pc, #132]	@ (80043e4 <process1HzTasks+0x3f4>)
 8004360:	9301      	str	r3, [sp, #4]
 8004362:	230b      	movs	r3, #11
 8004364:	9300      	str	r3, [sp, #0]
 8004366:	a31c      	add	r3, pc, #112	@ (adr r3, 80043d8 <process1HzTasks+0x3e8>)
 8004368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436c:	2100      	movs	r1, #0
 800436e:	481e      	ldr	r0, [pc, #120]	@ (80043e8 <process1HzTasks+0x3f8>)
 8004370:	f7fc fcfc 	bl	8000d6c <canardRequestOrRespond>
                                  CanardResponse,
                                  buffer,
                                  offset);

            // Process TX queue to ensure it's sent
            processTxRxOnce(&canard, 0);
 8004374:	2100      	movs	r1, #0
 8004376:	481c      	ldr	r0, [pc, #112]	@ (80043e8 <process1HzTasks+0x3f8>)
 8004378:	f7ff fa54 	bl	8003824 <processTxRxOnce>

            // Move to next parameter
            param_broadcast_counter++;
 800437c:	4b18      	ldr	r3, [pc, #96]	@ (80043e0 <process1HzTasks+0x3f0>)
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	3301      	adds	r3, #1
 8004382:	b2da      	uxtb	r2, r3
 8004384:	4b16      	ldr	r3, [pc, #88]	@ (80043e0 <process1HzTasks+0x3f0>)
 8004386:	701a      	strb	r2, [r3, #0]

            // Reset counter if we've gone through all parameters
            if (param_broadcast_counter >= MAX_PARAMETERS) {
 8004388:	4b15      	ldr	r3, [pc, #84]	@ (80043e0 <process1HzTasks+0x3f0>)
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	2b63      	cmp	r3, #99	@ 0x63
 800438e:	d902      	bls.n	8004396 <process1HzTasks+0x3a6>
                param_broadcast_counter = 0;
 8004390:	4b13      	ldr	r3, [pc, #76]	@ (80043e0 <process1HzTasks+0x3f0>)
 8004392:	2200      	movs	r2, #0
 8004394:	701a      	strb	r2, [r3, #0]
            }
        }

        last_1hz_task_ms = current_ms;
 8004396:	4915      	ldr	r1, [pc, #84]	@ (80043ec <process1HzTasks+0x3fc>)
 8004398:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800439c:	e9c1 2300 	strd	r2, r3, [r1]
        last_actuator_status_ms = current_ms;
    }
    */

    // Periodically broadcast parameters every 5 seconds to help with discovery
    if (current_ms - last_param_broadcast_ms >= 5000) {
 80043a0:	4b13      	ldr	r3, [pc, #76]	@ (80043f0 <process1HzTasks+0x400>)
 80043a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a6:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 80043aa:	1a84      	subs	r4, r0, r2
 80043ac:	eb61 0503 	sbc.w	r5, r1, r3
 80043b0:	f241 3388 	movw	r3, #5000	@ 0x1388
 80043b4:	429c      	cmp	r4, r3
 80043b6:	f175 0300 	sbcs.w	r3, r5, #0
 80043ba:	d306      	bcc.n	80043ca <process1HzTasks+0x3da>
        // Full parameter broadcast every 5 seconds
        broadcast_all_parameters();
 80043bc:	f000 fe06 	bl	8004fcc <broadcast_all_parameters>
        last_param_broadcast_ms = current_ms;
 80043c0:	490b      	ldr	r1, [pc, #44]	@ (80043f0 <process1HzTasks+0x400>)
 80043c2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80043c6:	e9c1 2300 	strd	r2, r3, [r1]
    }
}
 80043ca:	bf00      	nop
 80043cc:	3798      	adds	r7, #152	@ 0x98
 80043ce:	46bd      	mov	sp, r7
 80043d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043d4:	f3af 8000 	nop.w
 80043d8:	39d1a4d5 	.word	0x39d1a4d5
 80043dc:	a7b622f9 	.word	0xa7b622f9
 80043e0:	20005ae8 	.word	0x20005ae8
 80043e4:	20005ae9 	.word	0x20005ae9
 80043e8:	20005aa0 	.word	0x20005aa0
 80043ec:	20005ae0 	.word	0x20005ae0
 80043f0:	20005af0 	.word	0x20005af0

080043f4 <epos4_send_sdo_read>:



void epos4_send_sdo_read(uint16_t index, uint8_t subindex)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b08c      	sub	sp, #48	@ 0x30
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	4603      	mov	r3, r0
 80043fc:	460a      	mov	r2, r1
 80043fe:	80fb      	strh	r3, [r7, #6]
 8004400:	4613      	mov	r3, r2
 8004402:	717b      	strb	r3, [r7, #5]
    CAN_TxHeaderTypeDef tx_header;
    uint32_t tx_mailbox;
    uint8_t tx_data[8] = {0};
 8004404:	f107 030c 	add.w	r3, r7, #12
 8004408:	2200      	movs	r2, #0
 800440a:	601a      	str	r2, [r3, #0]
 800440c:	605a      	str	r2, [r3, #4]

    // Prepare SDO read message
    tx_data[0] = 0x40;  // Command to read
 800440e:	2340      	movs	r3, #64	@ 0x40
 8004410:	733b      	strb	r3, [r7, #12]
    tx_data[1] = (uint8_t)(index & 0xFF);         // Index LSB
 8004412:	88fb      	ldrh	r3, [r7, #6]
 8004414:	b2db      	uxtb	r3, r3
 8004416:	737b      	strb	r3, [r7, #13]
    tx_data[2] = (uint8_t)((index >> 8) & 0xFF);  // Index MSB
 8004418:	88fb      	ldrh	r3, [r7, #6]
 800441a:	0a1b      	lsrs	r3, r3, #8
 800441c:	b29b      	uxth	r3, r3
 800441e:	b2db      	uxtb	r3, r3
 8004420:	73bb      	strb	r3, [r7, #14]
    tx_data[3] = subindex;
 8004422:	797b      	ldrb	r3, [r7, #5]
 8004424:	73fb      	strb	r3, [r7, #15]
    // Bytes 4-7 are reserved and should be 0

    tx_header.StdId = EPOS4_SDO_WRITE + EPOS4_NODE_ID;
 8004426:	f240 6301 	movw	r3, #1537	@ 0x601
 800442a:	61bb      	str	r3, [r7, #24]
    tx_header.ExtId = 0;
 800442c:	2300      	movs	r3, #0
 800442e:	61fb      	str	r3, [r7, #28]
    tx_header.IDE = CAN_ID_STD;  // Standard ID, not extended
 8004430:	2300      	movs	r3, #0
 8004432:	623b      	str	r3, [r7, #32]
    tx_header.RTR = CAN_RTR_DATA;
 8004434:	2300      	movs	r3, #0
 8004436:	627b      	str	r3, [r7, #36]	@ 0x24
    tx_header.DLC = 8;  // Always 8 bytes for SDO
 8004438:	2308      	movs	r3, #8
 800443a:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Add delay before sending
        HAL_Delay(1);
 800443c:	2001      	movs	r0, #1
 800443e:	f002 fa09 	bl	8006854 <HAL_Delay>

    // Send the message
    HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_data, &tx_mailbox);
 8004442:	f107 0314 	add.w	r3, r7, #20
 8004446:	f107 020c 	add.w	r2, r7, #12
 800444a:	f107 0118 	add.w	r1, r7, #24
 800444e:	4807      	ldr	r0, [pc, #28]	@ (800446c <epos4_send_sdo_read+0x78>)
 8004450:	f002 fc44 	bl	8006cdc <HAL_CAN_AddTxMessage>

    // Add delay after sending
    HAL_Delay(1);
 8004454:	2001      	movs	r0, #1
 8004456:	f002 f9fd 	bl	8006854 <HAL_Delay>

    // Blink orange LED (LD3) to indicate EPOS4 communication
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800445a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800445e:	4804      	ldr	r0, [pc, #16]	@ (8004470 <epos4_send_sdo_read+0x7c>)
 8004460:	f003 fe75 	bl	800814e <HAL_GPIO_TogglePin>
}
 8004464:	bf00      	nop
 8004466:	3730      	adds	r7, #48	@ 0x30
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	200019d0 	.word	0x200019d0
 8004470:	40020c00 	.word	0x40020c00

08004474 <epos4_enable_motor>:
    // Feed watchdog
    IWDG->KR = 0xAAAA;
}

void epos4_enable_motor(void)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
    printf("ENABLE_MOTOR: Starting sequence\n");
 8004478:	4834      	ldr	r0, [pc, #208]	@ (800454c <epos4_enable_motor+0xd8>)
 800447a:	f00b f945 	bl	800f708 <puts>

    // Step 1: Reset any faults
    printf("ENABLE_MOTOR: Sending fault reset command\n");
 800447e:	4834      	ldr	r0, [pc, #208]	@ (8004550 <epos4_enable_motor+0xdc>)
 8004480:	f00b f942 	bl	800f708 <puts>
    epos4_send_sdo_write(EPOS4_CONTROLWORD_INDEX, 0x00, 0x0080, 2);
 8004484:	2302      	movs	r3, #2
 8004486:	2280      	movs	r2, #128	@ 0x80
 8004488:	2100      	movs	r1, #0
 800448a:	f246 0040 	movw	r0, #24640	@ 0x6040
 800448e:	f001 f8d1 	bl	8005634 <epos4_send_sdo_write>
    HAL_Delay(10);
 8004492:	200a      	movs	r0, #10
 8004494:	f002 f9de 	bl	8006854 <HAL_Delay>

    // Step 2: Shutdown command (prepare for switch on)
    printf("ENABLE_MOTOR: Sending shutdown command\n");
 8004498:	482e      	ldr	r0, [pc, #184]	@ (8004554 <epos4_enable_motor+0xe0>)
 800449a:	f00b f935 	bl	800f708 <puts>
    epos4_send_sdo_write(EPOS4_CONTROLWORD_INDEX, 0x00, 0x0006, 2);
 800449e:	2302      	movs	r3, #2
 80044a0:	2206      	movs	r2, #6
 80044a2:	2100      	movs	r1, #0
 80044a4:	f246 0040 	movw	r0, #24640	@ 0x6040
 80044a8:	f001 f8c4 	bl	8005634 <epos4_send_sdo_write>
    HAL_Delay(50);
 80044ac:	2032      	movs	r0, #50	@ 0x32
 80044ae:	f002 f9d1 	bl	8006854 <HAL_Delay>
    
    // Process any responses
    processTxRxOnce(&canard, 10);
 80044b2:	210a      	movs	r1, #10
 80044b4:	4828      	ldr	r0, [pc, #160]	@ (8004558 <epos4_enable_motor+0xe4>)
 80044b6:	f7ff f9b5 	bl	8003824 <processTxRxOnce>
    
    // Step 3: Switch on (but don't enable operation yet)
    printf("ENABLE_MOTOR: Sending switch on command\n");
 80044ba:	4828      	ldr	r0, [pc, #160]	@ (800455c <epos4_enable_motor+0xe8>)
 80044bc:	f00b f924 	bl	800f708 <puts>
    epos4_send_sdo_write(EPOS4_CONTROLWORD_INDEX, 0x00, 0x0007, 2);
 80044c0:	2302      	movs	r3, #2
 80044c2:	2207      	movs	r2, #7
 80044c4:	2100      	movs	r1, #0
 80044c6:	f246 0040 	movw	r0, #24640	@ 0x6040
 80044ca:	f001 f8b3 	bl	8005634 <epos4_send_sdo_write>
    HAL_Delay(50);
 80044ce:	2032      	movs	r0, #50	@ 0x32
 80044d0:	f002 f9c0 	bl	8006854 <HAL_Delay>
    
    // Process any responses
    processTxRxOnce(&canard, 10);
 80044d4:	210a      	movs	r1, #10
 80044d6:	4820      	ldr	r0, [pc, #128]	@ (8004558 <epos4_enable_motor+0xe4>)
 80044d8:	f7ff f9a4 	bl	8003824 <processTxRxOnce>
    
    // Step 4: Enable operation
    printf("ENABLE_MOTOR: Sending enable operation command\n");
 80044dc:	4820      	ldr	r0, [pc, #128]	@ (8004560 <epos4_enable_motor+0xec>)
 80044de:	f00b f913 	bl	800f708 <puts>
    epos4_send_sdo_write(EPOS4_CONTROLWORD_INDEX, 0x00, 0x000F, 2);
 80044e2:	2302      	movs	r3, #2
 80044e4:	220f      	movs	r2, #15
 80044e6:	2100      	movs	r1, #0
 80044e8:	f246 0040 	movw	r0, #24640	@ 0x6040
 80044ec:	f001 f8a2 	bl	8005634 <epos4_send_sdo_write>
    HAL_Delay(50);
 80044f0:	2032      	movs	r0, #50	@ 0x32
 80044f2:	f002 f9af 	bl	8006854 <HAL_Delay>
    
    // Process any responses
    processTxRxOnce(&canard, 10);
 80044f6:	210a      	movs	r1, #10
 80044f8:	4817      	ldr	r0, [pc, #92]	@ (8004558 <epos4_enable_motor+0xe4>)
 80044fa:	f7ff f993 	bl	8003824 <processTxRxOnce>

    // Set following error window to 2000 increments
    printf("CHANGE_ERROR_WINDOW: Setting following error window to 2000 increments\n");
 80044fe:	4819      	ldr	r0, [pc, #100]	@ (8004564 <epos4_enable_motor+0xf0>)
 8004500:	f00b f902 	bl	800f708 <puts>
    epos4_send_sdo_write(0x6065, 0x00, 1000000, 4);  // 4 bytes for Uint32
 8004504:	2304      	movs	r3, #4
 8004506:	4a18      	ldr	r2, [pc, #96]	@ (8004568 <epos4_enable_motor+0xf4>)
 8004508:	2100      	movs	r1, #0
 800450a:	f246 0065 	movw	r0, #24677	@ 0x6065
 800450e:	f001 f891 	bl	8005634 <epos4_send_sdo_write>

    // Process any responses
    processTxRxOnce(&canard, 10);
 8004512:	210a      	movs	r1, #10
 8004514:	4810      	ldr	r0, [pc, #64]	@ (8004558 <epos4_enable_motor+0xe4>)
 8004516:	f7ff f985 	bl	8003824 <processTxRxOnce>
    
    // Step 5: Check status
    printf("ENABLE_MOTOR: Checking motor status\n");
 800451a:	4814      	ldr	r0, [pc, #80]	@ (800456c <epos4_enable_motor+0xf8>)
 800451c:	f00b f8f4 	bl	800f708 <puts>
    check_epos4_status();
 8004520:	f001 fcec 	bl	8005efc <check_epos4_status>
    
    // Visual indication
    HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8004524:	2201      	movs	r2, #1
 8004526:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800452a:	4811      	ldr	r0, [pc, #68]	@ (8004570 <epos4_enable_motor+0xfc>)
 800452c:	f003 fdf6 	bl	800811c <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8004530:	2032      	movs	r0, #50	@ 0x32
 8004532:	f002 f98f 	bl	8006854 <HAL_Delay>
    HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8004536:	2200      	movs	r2, #0
 8004538:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800453c:	480c      	ldr	r0, [pc, #48]	@ (8004570 <epos4_enable_motor+0xfc>)
 800453e:	f003 fded 	bl	800811c <HAL_GPIO_WritePin>
    
    printf("ENABLE_MOTOR: Sequence completed\n");
 8004542:	480c      	ldr	r0, [pc, #48]	@ (8004574 <epos4_enable_motor+0x100>)
 8004544:	f00b f8e0 	bl	800f708 <puts>
}
 8004548:	bf00      	nop
 800454a:	bd80      	pop	{r7, pc}
 800454c:	08010718 	.word	0x08010718
 8004550:	08010738 	.word	0x08010738
 8004554:	08010764 	.word	0x08010764
 8004558:	20005aa0 	.word	0x20005aa0
 800455c:	0801078c 	.word	0x0801078c
 8004560:	080107b4 	.word	0x080107b4
 8004564:	080107e4 	.word	0x080107e4
 8004568:	000f4240 	.word	0x000f4240
 800456c:	0801082c 	.word	0x0801082c
 8004570:	40020c00 	.word	0x40020c00
 8004574:	08010850 	.word	0x08010850

08004578 <EPOS4_SetControlWord>:
    printf("Sending position command: %ld\n", (long)target_position);
    force_motor_movement(target_position);
}

void EPOS4_SetControlWord(CAN_HandleTypeDef* hcan, uint8_t node_id, uint16_t control_word)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b08e      	sub	sp, #56	@ 0x38
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	460b      	mov	r3, r1
 8004582:	70fb      	strb	r3, [r7, #3]
 8004584:	4613      	mov	r3, r2
 8004586:	803b      	strh	r3, [r7, #0]
    uint8_t dlc = 2;
 8004588:	2302      	movs	r3, #2
 800458a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t data[8] = {0};
 800458e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004592:	2200      	movs	r2, #0
 8004594:	601a      	str	r2, [r3, #0]
 8004596:	605a      	str	r2, [r3, #4]
    uint32_t can_id = 0x600 + node_id;  // SDO request ID
 8004598:	78fb      	ldrb	r3, [r7, #3]
 800459a:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 800459e:	633b      	str	r3, [r7, #48]	@ 0x30

    // Command to write to object dictionary at 0x6040 (control word)
    data[0] = 0x2B;  // Write command (2=write, B=2 bytes)
 80045a0:	232b      	movs	r3, #43	@ 0x2b
 80045a2:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    data[1] = 0x40;  // Object index low byte
 80045a6:	2340      	movs	r3, #64	@ 0x40
 80045a8:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    data[2] = 0x60;  // Object index high byte
 80045ac:	2360      	movs	r3, #96	@ 0x60
 80045ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    data[3] = 0x00;  // Subindex
 80045b2:	2300      	movs	r3, #0
 80045b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    // Control word value in little-endian format
    data[4] = (uint8_t)(control_word & 0xFF);
 80045b8:	883b      	ldrh	r3, [r7, #0]
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    data[5] = (uint8_t)((control_word >> 8) & 0xFF);
 80045c0:	883b      	ldrh	r3, [r7, #0]
 80045c2:	0a1b      	lsrs	r3, r3, #8
 80045c4:	b29b      	uxth	r3, r3
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

    CAN_TxHeaderTypeDef TxHeader;
    TxHeader.StdId = can_id;
 80045cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ce:	613b      	str	r3, [r7, #16]
    TxHeader.ExtId = 0;
 80045d0:	2300      	movs	r3, #0
 80045d2:	617b      	str	r3, [r7, #20]
    TxHeader.RTR = CAN_RTR_DATA;
 80045d4:	2300      	movs	r3, #0
 80045d6:	61fb      	str	r3, [r7, #28]
    TxHeader.IDE = CAN_ID_STD;
 80045d8:	2300      	movs	r3, #0
 80045da:	61bb      	str	r3, [r7, #24]
    TxHeader.DLC = 8;
 80045dc:	2308      	movs	r3, #8
 80045de:	623b      	str	r3, [r7, #32]
    TxHeader.TransmitGlobalTime = DISABLE;
 80045e0:	2300      	movs	r3, #0
 80045e2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    uint32_t mailbox;
    HAL_CAN_AddTxMessage(hcan, &TxHeader, data, &mailbox);
 80045e6:	f107 030c 	add.w	r3, r7, #12
 80045ea:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80045ee:	f107 0110 	add.w	r1, r7, #16
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f002 fb72 	bl	8006cdc <HAL_CAN_AddTxMessage>

    // Small delay to ensure message transmission
    HAL_Delay(5);
 80045f8:	2005      	movs	r0, #5
 80045fa:	f002 f92b 	bl	8006854 <HAL_Delay>
}
 80045fe:	bf00      	nop
 8004600:	3738      	adds	r7, #56	@ 0x38
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
	...

08004608 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800460c:	b672      	cpsid	i
}
 800460e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();

  // In case of error, turn on red LED (LD5) and keep it on
  HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_SET);
 8004610:	2201      	movs	r2, #1
 8004612:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004616:	4802      	ldr	r0, [pc, #8]	@ (8004620 <Error_Handler+0x18>)
 8004618:	f003 fd80 	bl	800811c <HAL_GPIO_WritePin>

  while (1)
 800461c:	bf00      	nop
 800461e:	e7fd      	b.n	800461c <Error_Handler+0x14>
 8004620:	40020c00 	.word	0x40020c00

08004624 <CANopen_NMT_Command>:
 * @param hcan CAN handle
 * @param command NMT command (e.g., 0x01 = start, 0x02 = stop, 0x80 = pre-operational, 0x81 = reset node, 0x82 = reset communication)
 * @param node_id Target node ID or 0 for all nodes
 */
void CANopen_NMT_Command(CAN_HandleTypeDef* hcan, uint8_t command, uint8_t node_id)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b08a      	sub	sp, #40	@ 0x28
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	460b      	mov	r3, r1
 800462e:	70fb      	strb	r3, [r7, #3]
 8004630:	4613      	mov	r3, r2
 8004632:	70bb      	strb	r3, [r7, #2]
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t TxMailbox;
    uint8_t TxData[2];

    // NMT message is always ID 0x000
    TxHeader.StdId = 0x000;
 8004634:	2300      	movs	r3, #0
 8004636:	613b      	str	r3, [r7, #16]
    TxHeader.ExtId = 0;
 8004638:	2300      	movs	r3, #0
 800463a:	617b      	str	r3, [r7, #20]
    TxHeader.IDE = CAN_ID_STD;
 800463c:	2300      	movs	r3, #0
 800463e:	61bb      	str	r3, [r7, #24]
    TxHeader.RTR = CAN_RTR_DATA;
 8004640:	2300      	movs	r3, #0
 8004642:	61fb      	str	r3, [r7, #28]
    TxHeader.DLC = 2;
 8004644:	2302      	movs	r3, #2
 8004646:	623b      	str	r3, [r7, #32]
    TxHeader.TransmitGlobalTime = DISABLE;
 8004648:	2300      	movs	r3, #0
 800464a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    // First byte is the command
    TxData[0] = command;
 800464e:	78fb      	ldrb	r3, [r7, #3]
 8004650:	723b      	strb	r3, [r7, #8]
    // Second byte is the node ID (0 means all nodes)
    TxData[1] = node_id;
 8004652:	78bb      	ldrb	r3, [r7, #2]
 8004654:	727b      	strb	r3, [r7, #9]

    // Send the NMT command
    HAL_CAN_AddTxMessage(hcan, &TxHeader, TxData, &TxMailbox);
 8004656:	f107 030c 	add.w	r3, r7, #12
 800465a:	f107 0208 	add.w	r2, r7, #8
 800465e:	f107 0110 	add.w	r1, r7, #16
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f002 fb3a 	bl	8006cdc <HAL_CAN_AddTxMessage>

    // Short delay to ensure message is processed
    HAL_Delay(10);
 8004668:	200a      	movs	r0, #10
 800466a:	f002 f8f3 	bl	8006854 <HAL_Delay>
}
 800466e:	bf00      	nop
 8004670:	3728      	adds	r7, #40	@ 0x28
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}

08004676 <EPOS4_SetOperationMode>:
 * @param hcan CAN handle
 * @param node_id EPOS4 node ID
 * @param mode Operation mode (e.g., MODE_PROFILE_POSITION)
 */
void EPOS4_SetOperationMode(CAN_HandleTypeDef* hcan, uint8_t node_id, uint8_t mode)
{
 8004676:	b580      	push	{r7, lr}
 8004678:	b08c      	sub	sp, #48	@ 0x30
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
 800467e:	460b      	mov	r3, r1
 8004680:	70fb      	strb	r3, [r7, #3]
 8004682:	4613      	mov	r3, r2
 8004684:	70bb      	strb	r3, [r7, #2]
    // Send SDO command to set operation mode
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t TxMailbox;
    uint8_t TxData[8] = {0};
 8004686:	f107 030c 	add.w	r3, r7, #12
 800468a:	2200      	movs	r2, #0
 800468c:	601a      	str	r2, [r3, #0]
 800468e:	605a      	str	r2, [r3, #4]

    TxHeader.StdId = 0x600 + node_id; // SDO transmit ID
 8004690:	78fb      	ldrb	r3, [r7, #3]
 8004692:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8004696:	61bb      	str	r3, [r7, #24]
    TxHeader.ExtId = 0;
 8004698:	2300      	movs	r3, #0
 800469a:	61fb      	str	r3, [r7, #28]
    TxHeader.IDE = CAN_ID_STD;
 800469c:	2300      	movs	r3, #0
 800469e:	623b      	str	r3, [r7, #32]
    TxHeader.RTR = CAN_RTR_DATA;
 80046a0:	2300      	movs	r3, #0
 80046a2:	627b      	str	r3, [r7, #36]	@ 0x24
    TxHeader.DLC = 8;
 80046a4:	2308      	movs	r3, #8
 80046a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.TransmitGlobalTime = DISABLE;
 80046a8:	2300      	movs	r3, #0
 80046aa:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    // Command to write 1 byte to object 0x6060 (modes of operation) subindex 0
    TxData[0] = 0x2F;  // Write 1 byte (expedited)
 80046ae:	232f      	movs	r3, #47	@ 0x2f
 80046b0:	733b      	strb	r3, [r7, #12]
    TxData[1] = 0x60;  // Index LSB
 80046b2:	2360      	movs	r3, #96	@ 0x60
 80046b4:	737b      	strb	r3, [r7, #13]
    TxData[2] = 0x60;  // Index MSB
 80046b6:	2360      	movs	r3, #96	@ 0x60
 80046b8:	73bb      	strb	r3, [r7, #14]
    TxData[3] = 0x00;  // Subindex
 80046ba:	2300      	movs	r3, #0
 80046bc:	73fb      	strb	r3, [r7, #15]
    TxData[4] = mode;  // Mode value
 80046be:	78bb      	ldrb	r3, [r7, #2]
 80046c0:	743b      	strb	r3, [r7, #16]
    // Bytes 5-7 are padding (0)

    // Send message
    HAL_CAN_AddTxMessage(hcan, &TxHeader, TxData, &TxMailbox);
 80046c2:	f107 0314 	add.w	r3, r7, #20
 80046c6:	f107 020c 	add.w	r2, r7, #12
 80046ca:	f107 0118 	add.w	r1, r7, #24
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f002 fb04 	bl	8006cdc <HAL_CAN_AddTxMessage>

    // Wait for message to be processed
    HAL_Delay(10);
 80046d4:	200a      	movs	r0, #10
 80046d6:	f002 f8bd 	bl	8006854 <HAL_Delay>
}
 80046da:	bf00      	nop
 80046dc:	3730      	adds	r7, #48	@ 0x30
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}

080046e2 <EPOS4_SetProfileVelocity>:
 * @param hcan CAN handle
 * @param node_id EPOS4 node ID
 * @param velocity Velocity value (encoder counts/sec)
 */
void EPOS4_SetProfileVelocity(CAN_HandleTypeDef* hcan, uint8_t node_id, uint32_t velocity)
{
 80046e2:	b580      	push	{r7, lr}
 80046e4:	b08e      	sub	sp, #56	@ 0x38
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	60f8      	str	r0, [r7, #12]
 80046ea:	460b      	mov	r3, r1
 80046ec:	607a      	str	r2, [r7, #4]
 80046ee:	72fb      	strb	r3, [r7, #11]
    // Send SDO command to set profile velocity
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t TxMailbox;
    uint8_t TxData[8] = {0};
 80046f0:	f107 0314 	add.w	r3, r7, #20
 80046f4:	2200      	movs	r2, #0
 80046f6:	601a      	str	r2, [r3, #0]
 80046f8:	605a      	str	r2, [r3, #4]

    TxHeader.StdId = 0x600 + node_id; // SDO transmit ID
 80046fa:	7afb      	ldrb	r3, [r7, #11]
 80046fc:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8004700:	623b      	str	r3, [r7, #32]
    TxHeader.ExtId = 0;
 8004702:	2300      	movs	r3, #0
 8004704:	627b      	str	r3, [r7, #36]	@ 0x24
    TxHeader.IDE = CAN_ID_STD;
 8004706:	2300      	movs	r3, #0
 8004708:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.RTR = CAN_RTR_DATA;
 800470a:	2300      	movs	r3, #0
 800470c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TxHeader.DLC = 8;
 800470e:	2308      	movs	r3, #8
 8004710:	633b      	str	r3, [r7, #48]	@ 0x30
    TxHeader.TransmitGlobalTime = DISABLE;
 8004712:	2300      	movs	r3, #0
 8004714:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    // Command to write 4 bytes to object 0x6081 (profile velocity) subindex 0
    TxData[0] = 0x23;  // Write 4 bytes (expedited)
 8004718:	2323      	movs	r3, #35	@ 0x23
 800471a:	753b      	strb	r3, [r7, #20]
    TxData[1] = 0x81;  // Index LSB
 800471c:	2381      	movs	r3, #129	@ 0x81
 800471e:	757b      	strb	r3, [r7, #21]
    TxData[2] = 0x60;  // Index MSB
 8004720:	2360      	movs	r3, #96	@ 0x60
 8004722:	75bb      	strb	r3, [r7, #22]
    TxData[3] = 0x00;  // Subindex
 8004724:	2300      	movs	r3, #0
 8004726:	75fb      	strb	r3, [r7, #23]

    // Velocity value in little-endian format
    TxData[4] = (uint8_t)(velocity & 0xFF);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	b2db      	uxtb	r3, r3
 800472c:	763b      	strb	r3, [r7, #24]
    TxData[5] = (uint8_t)((velocity >> 8) & 0xFF);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	0a1b      	lsrs	r3, r3, #8
 8004732:	b2db      	uxtb	r3, r3
 8004734:	767b      	strb	r3, [r7, #25]
    TxData[6] = (uint8_t)((velocity >> 16) & 0xFF);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	0c1b      	lsrs	r3, r3, #16
 800473a:	b2db      	uxtb	r3, r3
 800473c:	76bb      	strb	r3, [r7, #26]
    TxData[7] = (uint8_t)((velocity >> 24) & 0xFF);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	0e1b      	lsrs	r3, r3, #24
 8004742:	b2db      	uxtb	r3, r3
 8004744:	76fb      	strb	r3, [r7, #27]

    // Send message
    HAL_CAN_AddTxMessage(hcan, &TxHeader, TxData, &TxMailbox);
 8004746:	f107 031c 	add.w	r3, r7, #28
 800474a:	f107 0214 	add.w	r2, r7, #20
 800474e:	f107 0120 	add.w	r1, r7, #32
 8004752:	68f8      	ldr	r0, [r7, #12]
 8004754:	f002 fac2 	bl	8006cdc <HAL_CAN_AddTxMessage>

    // Wait for message to be processed
    HAL_Delay(10);
 8004758:	200a      	movs	r0, #10
 800475a:	f002 f87b 	bl	8006854 <HAL_Delay>
}
 800475e:	bf00      	nop
 8004760:	3738      	adds	r7, #56	@ 0x38
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}

08004766 <EPOS4_SetProfileAcceleration>:
 * @param hcan CAN handle
 * @param node_id EPOS4 node ID
 * @param acceleration Acceleration value (encoder counts/sec)
 */
void EPOS4_SetProfileAcceleration(CAN_HandleTypeDef* hcan, uint8_t node_id, uint32_t acceleration)
{
 8004766:	b580      	push	{r7, lr}
 8004768:	b08e      	sub	sp, #56	@ 0x38
 800476a:	af00      	add	r7, sp, #0
 800476c:	60f8      	str	r0, [r7, #12]
 800476e:	460b      	mov	r3, r1
 8004770:	607a      	str	r2, [r7, #4]
 8004772:	72fb      	strb	r3, [r7, #11]
    // Send SDO command to set profile acceleration
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t TxMailbox;
    uint8_t TxData[8] = {0};
 8004774:	f107 0314 	add.w	r3, r7, #20
 8004778:	2200      	movs	r2, #0
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	605a      	str	r2, [r3, #4]

    TxHeader.StdId = 0x600 + node_id; // SDO transmit ID
 800477e:	7afb      	ldrb	r3, [r7, #11]
 8004780:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8004784:	623b      	str	r3, [r7, #32]
    TxHeader.ExtId = 0;
 8004786:	2300      	movs	r3, #0
 8004788:	627b      	str	r3, [r7, #36]	@ 0x24
    TxHeader.IDE = CAN_ID_STD;
 800478a:	2300      	movs	r3, #0
 800478c:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.RTR = CAN_RTR_DATA;
 800478e:	2300      	movs	r3, #0
 8004790:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TxHeader.DLC = 8;
 8004792:	2308      	movs	r3, #8
 8004794:	633b      	str	r3, [r7, #48]	@ 0x30
    TxHeader.TransmitGlobalTime = DISABLE;
 8004796:	2300      	movs	r3, #0
 8004798:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    // Command to write 4 bytes to object 0x6083 (profile acceleration) subindex 0
    TxData[0] = 0x23;  // Write 4 bytes (expedited)
 800479c:	2323      	movs	r3, #35	@ 0x23
 800479e:	753b      	strb	r3, [r7, #20]
    TxData[1] = 0x83;  // Index LSB
 80047a0:	2383      	movs	r3, #131	@ 0x83
 80047a2:	757b      	strb	r3, [r7, #21]
    TxData[2] = 0x60;  // Index MSB
 80047a4:	2360      	movs	r3, #96	@ 0x60
 80047a6:	75bb      	strb	r3, [r7, #22]
    TxData[3] = 0x00;  // Subindex
 80047a8:	2300      	movs	r3, #0
 80047aa:	75fb      	strb	r3, [r7, #23]

    // Acceleration value in little-endian format
    TxData[4] = (uint8_t)(acceleration & 0xFF);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	763b      	strb	r3, [r7, #24]
    TxData[5] = (uint8_t)((acceleration >> 8) & 0xFF);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	0a1b      	lsrs	r3, r3, #8
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	767b      	strb	r3, [r7, #25]
    TxData[6] = (uint8_t)((acceleration >> 16) & 0xFF);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	0c1b      	lsrs	r3, r3, #16
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	76bb      	strb	r3, [r7, #26]
    TxData[7] = (uint8_t)((acceleration >> 24) & 0xFF);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	0e1b      	lsrs	r3, r3, #24
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	76fb      	strb	r3, [r7, #27]

    // Send message
    HAL_CAN_AddTxMessage(hcan, &TxHeader, TxData, &TxMailbox);
 80047ca:	f107 031c 	add.w	r3, r7, #28
 80047ce:	f107 0214 	add.w	r2, r7, #20
 80047d2:	f107 0120 	add.w	r1, r7, #32
 80047d6:	68f8      	ldr	r0, [r7, #12]
 80047d8:	f002 fa80 	bl	8006cdc <HAL_CAN_AddTxMessage>

    // Wait for message to be processed
    HAL_Delay(10);
 80047dc:	200a      	movs	r0, #10
 80047de:	f002 f839 	bl	8006854 <HAL_Delay>
}
 80047e2:	bf00      	nop
 80047e4:	3738      	adds	r7, #56	@ 0x38
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <EPOS4_SetProfileDeceleration>:
 * @param hcan CAN handle
 * @param node_id EPOS4 node ID
 * @param deceleration Deceleration value (encoder counts/sec)
 */
void EPOS4_SetProfileDeceleration(CAN_HandleTypeDef* hcan, uint8_t node_id, uint32_t deceleration)
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b08e      	sub	sp, #56	@ 0x38
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	60f8      	str	r0, [r7, #12]
 80047f2:	460b      	mov	r3, r1
 80047f4:	607a      	str	r2, [r7, #4]
 80047f6:	72fb      	strb	r3, [r7, #11]
    // Send SDO command to set profile deceleration
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t TxMailbox;
    uint8_t TxData[8] = {0};
 80047f8:	f107 0314 	add.w	r3, r7, #20
 80047fc:	2200      	movs	r2, #0
 80047fe:	601a      	str	r2, [r3, #0]
 8004800:	605a      	str	r2, [r3, #4]

    TxHeader.StdId = 0x600 + node_id; // SDO transmit ID
 8004802:	7afb      	ldrb	r3, [r7, #11]
 8004804:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8004808:	623b      	str	r3, [r7, #32]
    TxHeader.ExtId = 0;
 800480a:	2300      	movs	r3, #0
 800480c:	627b      	str	r3, [r7, #36]	@ 0x24
    TxHeader.IDE = CAN_ID_STD;
 800480e:	2300      	movs	r3, #0
 8004810:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.RTR = CAN_RTR_DATA;
 8004812:	2300      	movs	r3, #0
 8004814:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TxHeader.DLC = 8;
 8004816:	2308      	movs	r3, #8
 8004818:	633b      	str	r3, [r7, #48]	@ 0x30
    TxHeader.TransmitGlobalTime = DISABLE;
 800481a:	2300      	movs	r3, #0
 800481c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    // Command to write 4 bytes to object 0x6084 (profile deceleration) subindex 0
    TxData[0] = 0x23;  // Write 4 bytes (expedited)
 8004820:	2323      	movs	r3, #35	@ 0x23
 8004822:	753b      	strb	r3, [r7, #20]
    TxData[1] = 0x84;  // Index LSB
 8004824:	2384      	movs	r3, #132	@ 0x84
 8004826:	757b      	strb	r3, [r7, #21]
    TxData[2] = 0x60;  // Index MSB
 8004828:	2360      	movs	r3, #96	@ 0x60
 800482a:	75bb      	strb	r3, [r7, #22]
    TxData[3] = 0x00;  // Subindex
 800482c:	2300      	movs	r3, #0
 800482e:	75fb      	strb	r3, [r7, #23]

    // Deceleration value in little-endian format
    TxData[4] = (uint8_t)(deceleration & 0xFF);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	b2db      	uxtb	r3, r3
 8004834:	763b      	strb	r3, [r7, #24]
    TxData[5] = (uint8_t)((deceleration >> 8) & 0xFF);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	0a1b      	lsrs	r3, r3, #8
 800483a:	b2db      	uxtb	r3, r3
 800483c:	767b      	strb	r3, [r7, #25]
    TxData[6] = (uint8_t)((deceleration >> 16) & 0xFF);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	0c1b      	lsrs	r3, r3, #16
 8004842:	b2db      	uxtb	r3, r3
 8004844:	76bb      	strb	r3, [r7, #26]
    TxData[7] = (uint8_t)((deceleration >> 24) & 0xFF);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	0e1b      	lsrs	r3, r3, #24
 800484a:	b2db      	uxtb	r3, r3
 800484c:	76fb      	strb	r3, [r7, #27]

    // Send message
    HAL_CAN_AddTxMessage(hcan, &TxHeader, TxData, &TxMailbox);
 800484e:	f107 031c 	add.w	r3, r7, #28
 8004852:	f107 0214 	add.w	r2, r7, #20
 8004856:	f107 0120 	add.w	r1, r7, #32
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	f002 fa3e 	bl	8006cdc <HAL_CAN_AddTxMessage>

    // Wait for message to be processed
    HAL_Delay(10);
 8004860:	200a      	movs	r0, #10
 8004862:	f001 fff7 	bl	8006854 <HAL_Delay>
}
 8004866:	bf00      	nop
 8004868:	3738      	adds	r7, #56	@ 0x38
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
	...

08004870 <handle_param_getset>:
    // 4. Lock flash
}

// Parameter get/set handler for UAVCAN
void handle_param_getset(CanardInstance* ins, CanardRxTransfer* transfer)
{
 8004870:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004874:	b0b4      	sub	sp, #208	@ 0xd0
 8004876:	af06      	add	r7, sp, #24
 8004878:	6178      	str	r0, [r7, #20]
 800487a:	6139      	str	r1, [r7, #16]
    // Feed the watchdog during parameter processing to prevent resets
    IWDG->KR = 0xAAAA;
 800487c:	4bbd      	ldr	r3, [pc, #756]	@ (8004b74 <handle_param_getset+0x304>)
 800487e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8004882:	601a      	str	r2, [r3, #0]

    uint16_t index = 0xFFFF;
 8004884:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004888:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
    uint8_t tag = 0;
 800488c:	2300      	movs	r3, #0
 800488e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    int offset = 0;
 8004892:	2300      	movs	r3, #0
 8004894:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    int64_t val = 0;
 8004898:	f04f 0200 	mov.w	r2, #0
 800489c:	f04f 0300 	mov.w	r3, #0
 80048a0:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
    uint8_t buffer[UAVCAN_PROTOCOL_PARAM_VALUE_SIZE] = {0};
 80048a4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80048a8:	223c      	movs	r2, #60	@ 0x3c
 80048aa:	2100      	movs	r1, #0
 80048ac:	4618      	mov	r0, r3
 80048ae:	f00b f80b 	bl	800f8c8 <memset>
    param_t* p = NULL;
 80048b2:	2300      	movs	r3, #0
 80048b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    bool param_value_changed = false;  // Track if parameter value changed
 80048b8:	2300      	movs	r3, #0
 80048ba:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

    // Clear buffer
    memset(buffer, 0, sizeof(buffer));
 80048be:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80048c2:	223c      	movs	r2, #60	@ 0x3c
 80048c4:	2100      	movs	r1, #0
 80048c6:	4618      	mov	r0, r3
 80048c8:	f00a fffe 	bl	800f8c8 <memset>
    
    // Decode the request
    canardDecodeScalar(transfer, offset, 13, false, &index);
 80048cc:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 80048d0:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80048d4:	9300      	str	r3, [sp, #0]
 80048d6:	2300      	movs	r3, #0
 80048d8:	220d      	movs	r2, #13
 80048da:	6938      	ldr	r0, [r7, #16]
 80048dc:	f7fc ff00 	bl	80016e0 <canardDecodeScalar>
    offset += 13;
 80048e0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80048e4:	330d      	adds	r3, #13
 80048e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    canardDecodeScalar(transfer, offset, 3, false, &tag);
 80048ea:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 80048ee:	f107 0397 	add.w	r3, r7, #151	@ 0x97
 80048f2:	9300      	str	r3, [sp, #0]
 80048f4:	2300      	movs	r3, #0
 80048f6:	2203      	movs	r2, #3
 80048f8:	6938      	ldr	r0, [r7, #16]
 80048fa:	f7fc fef1 	bl	80016e0 <canardDecodeScalar>
    offset += 3;
 80048fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004902:	3303      	adds	r3, #3
 8004904:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    if (tag == 1) {
 8004908:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800490c:	2b01      	cmp	r3, #1
 800490e:	d10e      	bne.n	800492e <handle_param_getset+0xbe>
        canardDecodeScalar(transfer, offset, 64, false, &val);
 8004910:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8004914:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8004918:	9300      	str	r3, [sp, #0]
 800491a:	2300      	movs	r3, #0
 800491c:	2240      	movs	r2, #64	@ 0x40
 800491e:	6938      	ldr	r0, [r7, #16]
 8004920:	f7fc fede 	bl	80016e0 <canardDecodeScalar>
        offset += 64;
 8004924:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004928:	3340      	adds	r3, #64	@ 0x40
 800492a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    }

    // Check if request includes a parameter name (with safety checks)
    uint16_t n = 0;
 800492e:	2300      	movs	r3, #0
 8004930:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
    if (transfer->payload_len > (offset / 8)) {
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	8a9b      	ldrh	r3, [r3, #20]
 8004938:	461a      	mov	r2, r3
 800493a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800493e:	2b00      	cmp	r3, #0
 8004940:	da00      	bge.n	8004944 <handle_param_getset+0xd4>
 8004942:	3307      	adds	r3, #7
 8004944:	10db      	asrs	r3, r3, #3
 8004946:	429a      	cmp	r2, r3
 8004948:	dd0c      	ble.n	8004964 <handle_param_getset+0xf4>
        n = (transfer->payload_len - (offset / 8));
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	8a9a      	ldrh	r2, [r3, #20]
 800494e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004952:	2b00      	cmp	r3, #0
 8004954:	da00      	bge.n	8004958 <handle_param_getset+0xe8>
 8004956:	3307      	adds	r3, #7
 8004958:	10db      	asrs	r3, r3, #3
 800495a:	425b      	negs	r3, r3
 800495c:	b29b      	uxth	r3, r3
 800495e:	4413      	add	r3, r2
 8004960:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
    }
    
    uint8_t name[PARAM_NAME_MAX_LENGTH + 1] = {0};
 8004964:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004968:	2200      	movs	r2, #0
 800496a:	601a      	str	r2, [r3, #0]
 800496c:	605a      	str	r2, [r3, #4]
 800496e:	609a      	str	r2, [r3, #8]
 8004970:	60da      	str	r2, [r3, #12]
 8004972:	741a      	strb	r2, [r3, #16]
    if (n > 0) {
 8004974:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	@ 0xac
 8004978:	2b00      	cmp	r3, #0
 800497a:	d053      	beq.n	8004a24 <handle_param_getset+0x1b4>
        uint8_t name_len = 0;
 800497c:	2300      	movs	r3, #0
 800497e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        if (canardDecodeScalar(transfer, offset, 8, false, &name_len)) {
 8004982:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8004986:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 800498a:	9300      	str	r3, [sp, #0]
 800498c:	2300      	movs	r3, #0
 800498e:	2208      	movs	r2, #8
 8004990:	6938      	ldr	r0, [r7, #16]
 8004992:	f7fc fea5 	bl	80016e0 <canardDecodeScalar>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d043      	beq.n	8004a24 <handle_param_getset+0x1b4>
            offset += 8;
 800499c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80049a0:	3308      	adds	r3, #8
 80049a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
            
            // Ensure name_len is within bounds to prevent buffer overflow
            if (name_len > 0 && name_len < PARAM_NAME_MAX_LENGTH) {
 80049a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d03a      	beq.n	8004a24 <handle_param_getset+0x1b4>
 80049ae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80049b2:	2b0f      	cmp	r3, #15
 80049b4:	d836      	bhi.n	8004a24 <handle_param_getset+0x1b4>
                for (int i = 0; i < name_len && i < PARAM_NAME_MAX_LENGTH && ((offset + 8) <= (transfer->payload_len * 8)); i++) {
 80049b6:	2300      	movs	r3, #0
 80049b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80049bc:	e016      	b.n	80049ec <handle_param_getset+0x17c>
                    canardDecodeScalar(transfer, offset, 8, false, &name[i]);
 80049be:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 80049c2:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 80049c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80049ca:	4413      	add	r3, r2
 80049cc:	9300      	str	r3, [sp, #0]
 80049ce:	2300      	movs	r3, #0
 80049d0:	2208      	movs	r2, #8
 80049d2:	6938      	ldr	r0, [r7, #16]
 80049d4:	f7fc fe84 	bl	80016e0 <canardDecodeScalar>
                    offset += 8;
 80049d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80049dc:	3308      	adds	r3, #8
 80049de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
                for (int i = 0; i < name_len && i < PARAM_NAME_MAX_LENGTH && ((offset + 8) <= (transfer->payload_len * 8)); i++) {
 80049e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80049e6:	3301      	adds	r3, #1
 80049e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80049ec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80049f0:	461a      	mov	r2, r3
 80049f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80049f6:	4293      	cmp	r3, r2
 80049f8:	da0b      	bge.n	8004a12 <handle_param_getset+0x1a2>
 80049fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80049fe:	2b0f      	cmp	r3, #15
 8004a00:	dc07      	bgt.n	8004a12 <handle_param_getset+0x1a2>
 8004a02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a06:	1dda      	adds	r2, r3, #7
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	8a9b      	ldrh	r3, [r3, #20]
 8004a0c:	00db      	lsls	r3, r3, #3
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	dbd5      	blt.n	80049be <handle_param_getset+0x14e>
                }
                name[name_len] = '\0'; // Ensure null termination
 8004a12:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004a16:	33a8      	adds	r3, #168	@ 0xa8
 8004a18:	f107 0210 	add.w	r2, r7, #16
 8004a1c:	4413      	add	r3, r2
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f803 2c80 	strb.w	r2, [r3, #-128]
            }
        }
    }

    // Find the parameter
    if (strlen((char const*)name) > 0) {
 8004a24:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004a28:	781b      	ldrb	r3, [r3, #0]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d00d      	beq.n	8004a4a <handle_param_getset+0x1da>
        p = getParamByName((const char*)name);
 8004a2e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004a32:	4618      	mov	r0, r3
 8004a34:	f000 faa6 	bl	8004f84 <getParamByName>
 8004a38:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
        printf("Parameter request by name: %s\r\n", name);
 8004a3c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004a40:	4619      	mov	r1, r3
 8004a42:	484d      	ldr	r0, [pc, #308]	@ (8004b78 <handle_param_getset+0x308>)
 8004a44:	f7fd ffdf 	bl	8002a06 <printf>
 8004a48:	e00c      	b.n	8004a64 <handle_param_getset+0x1f4>
    } else {
        p = getParamByIndex(index);
 8004a4a:	f8b7 3098 	ldrh.w	r3, [r7, #152]	@ 0x98
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f000 fa82 	bl	8004f58 <getParamByIndex>
 8004a54:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
        printf("Parameter request by index: %d\r\n", index);
 8004a58:	f8b7 3098 	ldrh.w	r3, [r7, #152]	@ 0x98
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	4847      	ldr	r0, [pc, #284]	@ (8004b7c <handle_param_getset+0x30c>)
 8004a60:	f7fd ffd1 	bl	8002a06 <printf>
    }
    
    // If this is a set request and we found the parameter, update its value
    if ((p) && (tag == 1)) {
 8004a64:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	f000 80cf 	beq.w	8004c0c <handle_param_getset+0x39c>
 8004a6e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	f040 80ca 	bne.w	8004c0c <handle_param_getset+0x39c>
        // Store old value to detect changes
        int64_t old_int_val = 0;
 8004a78:	f04f 0200 	mov.w	r2, #0
 8004a7c:	f04f 0300 	mov.w	r3, #0
 8004a80:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
        float old_float_val = 0.0f;
 8004a84:	f04f 0300 	mov.w	r3, #0
 8004a88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        bool old_bool_val = false;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

        // Save old value based on parameter type
        switch (p->type) {
 8004a92:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004a96:	7c1b      	ldrb	r3, [r3, #16]
 8004a98:	2b03      	cmp	r3, #3
 8004a9a:	d011      	beq.n	8004ac0 <handle_param_getset+0x250>
 8004a9c:	2b03      	cmp	r3, #3
 8004a9e:	dc1b      	bgt.n	8004ad8 <handle_param_getset+0x268>
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d002      	beq.n	8004aaa <handle_param_getset+0x23a>
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	d011      	beq.n	8004acc <handle_param_getset+0x25c>
                break;
            case PARAM_TYPE_BOOLEAN:
                old_bool_val = p->value.b;
                break;
            default:
                break;
 8004aa8:	e016      	b.n	8004ad8 <handle_param_getset+0x268>
                old_int_val = p->value.i;
 8004aaa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004aae:	695b      	ldr	r3, [r3, #20]
 8004ab0:	17da      	asrs	r2, r3, #31
 8004ab2:	603b      	str	r3, [r7, #0]
 8004ab4:	607a      	str	r2, [r7, #4]
 8004ab6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004aba:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
                break;
 8004abe:	e00c      	b.n	8004ada <handle_param_getset+0x26a>
                old_float_val = p->value.f;
 8004ac0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004ac4:	695b      	ldr	r3, [r3, #20]
 8004ac6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
                break;
 8004aca:	e006      	b.n	8004ada <handle_param_getset+0x26a>
                old_bool_val = p->value.b;
 8004acc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004ad0:	7d1b      	ldrb	r3, [r3, #20]
 8004ad2:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b
                break;
 8004ad6:	e000      	b.n	8004ada <handle_param_getset+0x26a>
                break;
 8004ad8:	bf00      	nop
        }

        // Update based on parameter type
        switch (p->type) {
 8004ada:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004ade:	7c1b      	ldrb	r3, [r3, #16]
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	2b03      	cmp	r3, #3
 8004ae4:	d87c      	bhi.n	8004be0 <handle_param_getset+0x370>
 8004ae6:	a201      	add	r2, pc, #4	@ (adr r2, 8004aec <handle_param_getset+0x27c>)
 8004ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aec:	08004afd 	.word	0x08004afd
 8004af0:	08004b85 	.word	0x08004b85
 8004af4:	08004b33 	.word	0x08004b33
 8004af8:	08004bcf 	.word	0x08004bcf
            case PARAM_TYPE_INTEGER:
                p->value.i = (int32_t)val;
 8004afc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004b00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004b04:	615a      	str	r2, [r3, #20]
                p->val = (int32_t)val;
 8004b06:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004b0a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004b0e:	625a      	str	r2, [r3, #36]	@ 0x24
                param_value_changed = (old_int_val != p->value.i);
 8004b10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004b14:	695b      	ldr	r3, [r3, #20]
 8004b16:	17da      	asrs	r2, r3, #31
 8004b18:	461c      	mov	r4, r3
 8004b1a:	4615      	mov	r5, r2
 8004b1c:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8004b20:	42ab      	cmp	r3, r5
 8004b22:	bf08      	it	eq
 8004b24:	42a2      	cmpeq	r2, r4
 8004b26:	bf14      	ite	ne
 8004b28:	2301      	movne	r3, #1
 8004b2a:	2300      	moveq	r3, #0
 8004b2c:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
                break;
 8004b30:	e057      	b.n	8004be2 <handle_param_getset+0x372>
            case PARAM_TYPE_REAL:
                p->value.f = *((float*)&val); // Cast int64 bits to float
 8004b32:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004b3c:	615a      	str	r2, [r3, #20]
                p->val = (int32_t)val;
 8004b3e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004b42:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004b46:	625a      	str	r2, [r3, #36]	@ 0x24
                param_value_changed = (fabsf(old_float_val - p->value.f) > 0.0001f);
 8004b48:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004b4c:	edd3 7a05 	vldr	s15, [r3, #20]
 8004b50:	ed97 7a27 	vldr	s14, [r7, #156]	@ 0x9c
 8004b54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b58:	eef0 7ae7 	vabs.f32	s15, s15
 8004b5c:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8004b80 <handle_param_getset+0x310>
 8004b60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b68:	bfcc      	ite	gt
 8004b6a:	2301      	movgt	r3, #1
 8004b6c:	2300      	movle	r3, #0
 8004b6e:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
                break;
 8004b72:	e036      	b.n	8004be2 <handle_param_getset+0x372>
 8004b74:	40003000 	.word	0x40003000
 8004b78:	08010914 	.word	0x08010914
 8004b7c:	08010934 	.word	0x08010934
 8004b80:	38d1b717 	.word	0x38d1b717
            case PARAM_TYPE_BOOLEAN:
                p->value.b = (val > 0);
 8004b84:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004b88:	2a01      	cmp	r2, #1
 8004b8a:	f173 0300 	sbcs.w	r3, r3, #0
 8004b8e:	bfac      	ite	ge
 8004b90:	2301      	movge	r3, #1
 8004b92:	2300      	movlt	r3, #0
 8004b94:	b2da      	uxtb	r2, r3
 8004b96:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004b9a:	751a      	strb	r2, [r3, #20]
                p->val = (val > 0) ? 1 : 0;
 8004b9c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004ba0:	2a01      	cmp	r2, #1
 8004ba2:	f173 0300 	sbcs.w	r3, r3, #0
 8004ba6:	bfac      	ite	ge
 8004ba8:	2301      	movge	r3, #1
 8004baa:	2300      	movlt	r3, #0
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	461a      	mov	r2, r3
 8004bb0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004bb4:	625a      	str	r2, [r3, #36]	@ 0x24
                param_value_changed = (old_bool_val != p->value.b);
 8004bb6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004bba:	7d1b      	ldrb	r3, [r3, #20]
 8004bbc:	f897 209b 	ldrb.w	r2, [r7, #155]	@ 0x9b
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	bf14      	ite	ne
 8004bc4:	2301      	movne	r3, #1
 8004bc6:	2300      	moveq	r3, #0
 8004bc8:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
                break;
 8004bcc:	e009      	b.n	8004be2 <handle_param_getset+0x372>
            case PARAM_TYPE_STRING: {
                // Keep this simple for now
                strncpy(p->value.str, "param", PARAM_NAME_MAX_LENGTH-1);
 8004bce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004bd2:	3314      	adds	r3, #20
 8004bd4:	220f      	movs	r2, #15
 8004bd6:	4978      	ldr	r1, [pc, #480]	@ (8004db8 <handle_param_getset+0x548>)
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f00a fe7d 	bl	800f8d8 <strncpy>
                break;
 8004bde:	e000      	b.n	8004be2 <handle_param_getset+0x372>
            }
            default:
                break;
 8004be0:	bf00      	nop
        }
        printf("Setting parameter value to: %ld\r\n", (long)val);
 8004be2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004be6:	4613      	mov	r3, r2
 8004be8:	4619      	mov	r1, r3
 8004bea:	4874      	ldr	r0, [pc, #464]	@ (8004dbc <handle_param_getset+0x54c>)
 8004bec:	f7fd ff0b 	bl	8002a06 <printf>
        
        // If parameter value changed, broadcast the updated parameter immediately
        if (param_value_changed) {
 8004bf0:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d009      	beq.n	8004c0c <handle_param_getset+0x39c>
            printf("Parameter %s changed - broadcasting update\r\n", p->name);
 8004bf8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	4870      	ldr	r0, [pc, #448]	@ (8004dc0 <handle_param_getset+0x550>)
 8004c00:	f7fd ff01 	bl	8002a06 <printf>

            // Broadcast only the changed parameter
            broadcast_parameter(p);
 8004c04:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 8004c08:	f000 fdea 	bl	80057e0 <broadcast_parameter>
            // save_settings();
        }
    }
    
    // For simplicity, just create a minimal response that won't cause issues
    offset = 0;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    if (p != NULL) {
 8004c12:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	f000 8085 	beq.w	8004d26 <handle_param_getset+0x4b6>
        // Just encode the parameter value as an integer (simplest approach)
        buffer[offset++] = PARAM_TYPE_INTEGER;  // Integer type tag
 8004c1c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004c20:	1c5a      	adds	r2, r3, #1
 8004c22:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8004c26:	33a8      	adds	r3, #168	@ 0xa8
 8004c28:	f107 0210 	add.w	r2, r7, #16
 8004c2c:	4413      	add	r3, r2
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f803 2c6c 	strb.w	r2, [r3, #-108]
        int64_t resp_val = p->val;
 8004c34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c3a:	17da      	asrs	r2, r3, #31
 8004c3c:	60bb      	str	r3, [r7, #8]
 8004c3e:	60fa      	str	r2, [r7, #12]
 8004c40:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004c44:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
        memcpy(&buffer[offset], &resp_val, sizeof(int64_t));
 8004c48:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8004c4c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004c50:	18d1      	adds	r1, r2, r3
 8004c52:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c56:	600a      	str	r2, [r1, #0]
 8004c58:	604b      	str	r3, [r1, #4]
        offset += sizeof(int64_t);
 8004c5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004c5e:	3308      	adds	r3, #8
 8004c60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

        // Default value
        memcpy(&buffer[offset], &resp_val, sizeof(int64_t));
 8004c64:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8004c68:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004c6c:	18d1      	adds	r1, r2, r3
 8004c6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c72:	600a      	str	r2, [r1, #0]
 8004c74:	604b      	str	r3, [r1, #4]
        offset += sizeof(int64_t);
 8004c76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004c7a:	3308      	adds	r3, #8
 8004c7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

        // Min value
        int64_t min_val = minPosition;
 8004c80:	4b50      	ldr	r3, [pc, #320]	@ (8004dc4 <handle_param_getset+0x554>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	17da      	asrs	r2, r3, #31
 8004c86:	469a      	mov	sl, r3
 8004c88:	4693      	mov	fp, r2
 8004c8a:	e9c7 ab08 	strd	sl, fp, [r7, #32]
        memcpy(&buffer[offset], &min_val, sizeof(int64_t));
 8004c8e:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8004c92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004c96:	18d1      	adds	r1, r2, r3
 8004c98:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c9c:	600a      	str	r2, [r1, #0]
 8004c9e:	604b      	str	r3, [r1, #4]
        offset += sizeof(int64_t);
 8004ca0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ca4:	3308      	adds	r3, #8
 8004ca6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

        // Max value
        int64_t max_val = maxPosition;
 8004caa:	4b47      	ldr	r3, [pc, #284]	@ (8004dc8 <handle_param_getset+0x558>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	17da      	asrs	r2, r3, #31
 8004cb0:	4698      	mov	r8, r3
 8004cb2:	4691      	mov	r9, r2
 8004cb4:	e9c7 8906 	strd	r8, r9, [r7, #24]
        memcpy(&buffer[offset], &max_val, sizeof(int64_t));
 8004cb8:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8004cbc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004cc0:	18d1      	adds	r1, r2, r3
 8004cc2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cc6:	600a      	str	r2, [r1, #0]
 8004cc8:	604b      	str	r3, [r1, #4]
        offset += sizeof(int64_t);
 8004cca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004cce:	3308      	adds	r3, #8
 8004cd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
        
        // Parameter name
        uint8_t name_len = strlen(p->name);
 8004cd4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f7fb fa7f 	bl	80001dc <strlen>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	f887 309a 	strb.w	r3, [r7, #154]	@ 0x9a
        buffer[offset++] = name_len;
 8004ce4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ce8:	1c5a      	adds	r2, r3, #1
 8004cea:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8004cee:	33a8      	adds	r3, #168	@ 0xa8
 8004cf0:	f107 0210 	add.w	r2, r7, #16
 8004cf4:	4413      	add	r3, r2
 8004cf6:	f897 209a 	ldrb.w	r2, [r7, #154]	@ 0x9a
 8004cfa:	f803 2c6c 	strb.w	r2, [r3, #-108]
        memcpy(&buffer[offset], p->name, name_len);
 8004cfe:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8004d02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004d06:	4413      	add	r3, r2
 8004d08:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 8004d0c:	f897 209a 	ldrb.w	r2, [r7, #154]	@ 0x9a
 8004d10:	4618      	mov	r0, r3
 8004d12:	f00a fe78 	bl	800fa06 <memcpy>
        offset += name_len;
 8004d16:	f897 309a 	ldrb.w	r3, [r7, #154]	@ 0x9a
 8004d1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004d1e:	4413      	add	r3, r2
 8004d20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d24:	e017      	b.n	8004d56 <handle_param_getset+0x4e6>
    } else {
        // Parameter not found - send empty response
        buffer[offset++] = PARAM_TYPE_EMPTY;
 8004d26:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004d2a:	1c5a      	adds	r2, r3, #1
 8004d2c:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8004d30:	33a8      	adds	r3, #168	@ 0xa8
 8004d32:	f107 0210 	add.w	r2, r7, #16
 8004d36:	4413      	add	r3, r2
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f803 2c6c 	strb.w	r2, [r3, #-108]
        buffer[offset++] = 0; // Empty name
 8004d3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004d42:	1c5a      	adds	r2, r3, #1
 8004d44:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8004d48:	33a8      	adds	r3, #168	@ 0xa8
 8004d4a:	f107 0210 	add.w	r2, r7, #16
 8004d4e:	4413      	add	r3, r2
 8004d50:	2200      	movs	r2, #0
 8004d52:	f803 2c6c 	strb.w	r2, [r3, #-108]
    }

    // Ensure we don't exceed buffer size
    if (offset > UAVCAN_PROTOCOL_PARAM_VALUE_SIZE) {
 8004d56:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004d5a:	2b3c      	cmp	r3, #60	@ 0x3c
 8004d5c:	dd02      	ble.n	8004d64 <handle_param_getset+0x4f4>
        offset = UAVCAN_PROTOCOL_PARAM_VALUE_SIZE;
 8004d5e:	233c      	movs	r3, #60	@ 0x3c
 8004d60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    }

    // Send response - simple direct approach
    static uint8_t param_transfer_id = 0;
    canardRequestOrRespond(ins,
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	7ed9      	ldrb	r1, [r3, #27]
 8004d68:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	9305      	str	r3, [sp, #20]
 8004d70:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004d74:	9304      	str	r3, [sp, #16]
 8004d76:	2300      	movs	r3, #0
 8004d78:	9303      	str	r3, [sp, #12]
 8004d7a:	2308      	movs	r3, #8
 8004d7c:	9302      	str	r3, [sp, #8]
 8004d7e:	4b13      	ldr	r3, [pc, #76]	@ (8004dcc <handle_param_getset+0x55c>)
 8004d80:	9301      	str	r3, [sp, #4]
 8004d82:	230b      	movs	r3, #11
 8004d84:	9300      	str	r3, [sp, #0]
 8004d86:	a30a      	add	r3, pc, #40	@ (adr r3, 8004db0 <handle_param_getset+0x540>)
 8004d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d8c:	6978      	ldr	r0, [r7, #20]
 8004d8e:	f7fb ffed 	bl	8000d6c <canardRequestOrRespond>
                          CanardResponse,
                          buffer,
                          offset);

    // Feed watchdog again
    IWDG->KR = 0xAAAA;
 8004d92:	4b0f      	ldr	r3, [pc, #60]	@ (8004dd0 <handle_param_getset+0x560>)
 8004d94:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8004d98:	601a      	str	r2, [r3, #0]
        
    printf("Parameter response sent\r\n");
 8004d9a:	480e      	ldr	r0, [pc, #56]	@ (8004dd4 <handle_param_getset+0x564>)
 8004d9c:	f00a fcb4 	bl	800f708 <puts>
}
 8004da0:	bf00      	nop
 8004da2:	37b8      	adds	r7, #184	@ 0xb8
 8004da4:	46bd      	mov	sp, r7
 8004da6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004daa:	bf00      	nop
 8004dac:	f3af 8000 	nop.w
 8004db0:	39d1a4d5 	.word	0x39d1a4d5
 8004db4:	a7b622f9 	.word	0xa7b622f9
 8004db8:	08010958 	.word	0x08010958
 8004dbc:	08010960 	.word	0x08010960
 8004dc0:	08010984 	.word	0x08010984
 8004dc4:	20001908 	.word	0x20001908
 8004dc8:	20001900 	.word	0x20001900
 8004dcc:	20005af8 	.word	0x20005af8
 8004dd0:	40003000 	.word	0x40003000
 8004dd4:	080109b4 	.word	0x080109b4

08004dd8 <micros64>:

    printf("Sent GetNodeInfo request to node %d, result: %d\r\n", target_node_id, result);
}

// Add this function to get microsecond timestamps
uint64_t micros64(void) {
 8004dd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ddc:	b086      	sub	sp, #24
 8004dde:	af00      	add	r7, sp, #0
    static uint32_t last_tick = 0;
    static uint64_t overflow_count = 0;

    uint32_t tick = HAL_GetTick();
 8004de0:	f001 fd2c 	bl	800683c <HAL_GetTick>
 8004de4:	6178      	str	r0, [r7, #20]

    // Handle overflow
    if (tick < last_tick) {
 8004de6:	4b31      	ldr	r3, [pc, #196]	@ (8004eac <micros64+0xd4>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	697a      	ldr	r2, [r7, #20]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d20c      	bcs.n	8004e0a <micros64+0x32>
        overflow_count += 1;
 8004df0:	4b2f      	ldr	r3, [pc, #188]	@ (8004eb0 <micros64+0xd8>)
 8004df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df6:	1c51      	adds	r1, r2, #1
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	f143 0300 	adc.w	r3, r3, #0
 8004dfe:	60fb      	str	r3, [r7, #12]
 8004e00:	4b2b      	ldr	r3, [pc, #172]	@ (8004eb0 <micros64+0xd8>)
 8004e02:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004e06:	e9c3 1200 	strd	r1, r2, [r3]
    }
    last_tick = tick;
 8004e0a:	4a28      	ldr	r2, [pc, #160]	@ (8004eac <micros64+0xd4>)
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	6013      	str	r3, [r2, #0]

    // Return microseconds (tick is in milliseconds, so multiply by 1000)
    return (overflow_count << 32) | (tick * 1000ULL);
 8004e10:	4b27      	ldr	r3, [pc, #156]	@ (8004eb0 <micros64+0xd8>)
 8004e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e16:	f04f 0000 	mov.w	r0, #0
 8004e1a:	f04f 0100 	mov.w	r1, #0
 8004e1e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8004e22:	0013      	movs	r3, r2
 8004e24:	60fb      	str	r3, [r7, #12]
 8004e26:	2300      	movs	r3, #0
 8004e28:	60bb      	str	r3, [r7, #8]
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	4698      	mov	r8, r3
 8004e30:	4691      	mov	r9, r2
 8004e32:	4642      	mov	r2, r8
 8004e34:	464b      	mov	r3, r9
 8004e36:	f04f 0000 	mov.w	r0, #0
 8004e3a:	f04f 0100 	mov.w	r1, #0
 8004e3e:	0159      	lsls	r1, r3, #5
 8004e40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e44:	0150      	lsls	r0, r2, #5
 8004e46:	4602      	mov	r2, r0
 8004e48:	460b      	mov	r3, r1
 8004e4a:	ebb2 0408 	subs.w	r4, r2, r8
 8004e4e:	eb63 0509 	sbc.w	r5, r3, r9
 8004e52:	f04f 0200 	mov.w	r2, #0
 8004e56:	f04f 0300 	mov.w	r3, #0
 8004e5a:	00ab      	lsls	r3, r5, #2
 8004e5c:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8004e60:	00a2      	lsls	r2, r4, #2
 8004e62:	4614      	mov	r4, r2
 8004e64:	461d      	mov	r5, r3
 8004e66:	eb14 0a08 	adds.w	sl, r4, r8
 8004e6a:	eb45 0b09 	adc.w	fp, r5, r9
 8004e6e:	f04f 0200 	mov.w	r2, #0
 8004e72:	f04f 0300 	mov.w	r3, #0
 8004e76:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e7a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e7e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e82:	4692      	mov	sl, r2
 8004e84:	469b      	mov	fp, r3
 8004e86:	4652      	mov	r2, sl
 8004e88:	465b      	mov	r3, fp
 8004e8a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004e8e:	4621      	mov	r1, r4
 8004e90:	4311      	orrs	r1, r2
 8004e92:	6039      	str	r1, [r7, #0]
 8004e94:	4629      	mov	r1, r5
 8004e96:	430b      	orrs	r3, r1
 8004e98:	607b      	str	r3, [r7, #4]
 8004e9a:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004e9e:	4610      	mov	r0, r2
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	3718      	adds	r7, #24
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004eaa:	bf00      	nop
 8004eac:	20005afc 	.word	0x20005afc
 8004eb0:	20005b00 	.word	0x20005b00

08004eb4 <translateEPOS4Position>:
 * Translate EPOS4 raw position to normalized position (-1.0 to 1.0)
 * @param position Raw EPOS4 position value
 * @return Normalized position (-1.0 to 1.0)
 */
float translateEPOS4Position(int32_t position)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b085      	sub	sp, #20
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
    // Clamp position to the defined range
    if (position > maxPosition) position = maxPosition;
 8004ebc:	4b22      	ldr	r3, [pc, #136]	@ (8004f48 <translateEPOS4Position+0x94>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	dd02      	ble.n	8004ecc <translateEPOS4Position+0x18>
 8004ec6:	4b20      	ldr	r3, [pc, #128]	@ (8004f48 <translateEPOS4Position+0x94>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	607b      	str	r3, [r7, #4]
    if (position < minPosition) position = minPosition;
 8004ecc:	4b1f      	ldr	r3, [pc, #124]	@ (8004f4c <translateEPOS4Position+0x98>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	da02      	bge.n	8004edc <translateEPOS4Position+0x28>
 8004ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8004f4c <translateEPOS4Position+0x98>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	607b      	str	r3, [r7, #4]
    // Convert to normalized value (-1.0 to 1.0)
    // Our physical range is:
    // maxPosition (100000) = command -10000 = normalized -1.0
    // midPosition (0) = command 0 = normalized 0.0
    // minPosition (-100000) = command 10000 = normalized 1.0
    float normalized = (float)(midPosition - position) / (float)(midPosition - minPosition);
 8004edc:	4b1c      	ldr	r3, [pc, #112]	@ (8004f50 <translateEPOS4Position+0x9c>)
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	ee07 3a90 	vmov	s15, r3
 8004ee8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004eec:	4b18      	ldr	r3, [pc, #96]	@ (8004f50 <translateEPOS4Position+0x9c>)
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	4b16      	ldr	r3, [pc, #88]	@ (8004f4c <translateEPOS4Position+0x98>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	ee07 3a90 	vmov	s15, r3
 8004efa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004efe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f02:	edc7 7a03 	vstr	s15, [r7, #12]

    // Clamp to valid range
    if (normalized < -1.0f) normalized = -1.0f;
 8004f06:	edd7 7a03 	vldr	s15, [r7, #12]
 8004f0a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8004f0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f16:	d501      	bpl.n	8004f1c <translateEPOS4Position+0x68>
 8004f18:	4b0e      	ldr	r3, [pc, #56]	@ (8004f54 <translateEPOS4Position+0xa0>)
 8004f1a:	60fb      	str	r3, [r7, #12]
    if (normalized > 1.0f) normalized = 1.0f;
 8004f1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004f20:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f2c:	dd02      	ble.n	8004f34 <translateEPOS4Position+0x80>
 8004f2e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004f32:	60fb      	str	r3, [r7, #12]

    return normalized;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	ee07 3a90 	vmov	s15, r3
}
 8004f3a:	eeb0 0a67 	vmov.f32	s0, s15
 8004f3e:	3714      	adds	r7, #20
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr
 8004f48:	20001900 	.word	0x20001900
 8004f4c:	20001908 	.word	0x20001908
 8004f50:	20001904 	.word	0x20001904
 8004f54:	bf800000 	.word	0xbf800000

08004f58 <getParamByIndex>:

// ... existing code ...

// Parameter handling function implementations
static inline param_t * getParamByIndex(uint16_t index)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	4603      	mov	r3, r0
 8004f60:	80fb      	strh	r3, [r7, #6]
    if(index >= ARRAY_SIZE(parameters))
 8004f62:	88fb      	ldrh	r3, [r7, #6]
 8004f64:	2b63      	cmp	r3, #99	@ 0x63
 8004f66:	d901      	bls.n	8004f6c <getParamByIndex+0x14>
    {
        return NULL;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	e003      	b.n	8004f74 <getParamByIndex+0x1c>
    }

    return &parameters[index];
 8004f6c:	88fb      	ldrh	r3, [r7, #6]
 8004f6e:	019b      	lsls	r3, r3, #6
 8004f70:	4a03      	ldr	r2, [pc, #12]	@ (8004f80 <getParamByIndex+0x28>)
 8004f72:	4413      	add	r3, r2
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr
 8004f80:	20000000 	.word	0x20000000

08004f84 <getParamByName>:

static inline param_t * getParamByName(const char * name)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
    for(uint16_t i = 0; i < ARRAY_SIZE(parameters); i++)
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	81fb      	strh	r3, [r7, #14]
 8004f90:	e012      	b.n	8004fb8 <getParamByName+0x34>
    {
        if(strcmp(name, parameters[i].name) == 0)
 8004f92:	89fb      	ldrh	r3, [r7, #14]
 8004f94:	019b      	lsls	r3, r3, #6
 8004f96:	4a0c      	ldr	r2, [pc, #48]	@ (8004fc8 <getParamByName+0x44>)
 8004f98:	4413      	add	r3, r2
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f7fb f913 	bl	80001c8 <strcmp>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d104      	bne.n	8004fb2 <getParamByName+0x2e>
        {
            return &parameters[i];
 8004fa8:	89fb      	ldrh	r3, [r7, #14]
 8004faa:	019b      	lsls	r3, r3, #6
 8004fac:	4a06      	ldr	r2, [pc, #24]	@ (8004fc8 <getParamByName+0x44>)
 8004fae:	4413      	add	r3, r2
 8004fb0:	e006      	b.n	8004fc0 <getParamByName+0x3c>
    for(uint16_t i = 0; i < ARRAY_SIZE(parameters); i++)
 8004fb2:	89fb      	ldrh	r3, [r7, #14]
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	81fb      	strh	r3, [r7, #14]
 8004fb8:	89fb      	ldrh	r3, [r7, #14]
 8004fba:	2b63      	cmp	r3, #99	@ 0x63
 8004fbc:	d9e9      	bls.n	8004f92 <getParamByName+0xe>
        }
    }
    return NULL;
 8004fbe:	2300      	movs	r3, #0
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3710      	adds	r7, #16
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	20000000 	.word	0x20000000

08004fcc <broadcast_all_parameters>:

/**
 * Broadcast all parameters to speed up parameter detection
 */
void broadcast_all_parameters(void)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b086      	sub	sp, #24
 8004fd0:	af00      	add	r7, sp, #0

    // First, broadcast a heartbeat to ensure our node is visible
    send_NodeStatus();
 8004fd2:	f7fe fc99 	bl	8003908 <send_NodeStatus>

    // Small delay before sending parameters
    HAL_Delay(20);
 8004fd6:	2014      	movs	r0, #20
 8004fd8:	f001 fc3c 	bl	8006854 <HAL_Delay>

    // Count of valid parameters
    int param_count = 0;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	617b      	str	r3, [r7, #20]

    // Loop through all parameters and broadcast each one
    for (uint16_t i = 0; i < MAX_PARAMETERS; i++) {
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	827b      	strh	r3, [r7, #18]
 8004fe4:	e035      	b.n	8005052 <broadcast_all_parameters+0x86>
        // Skip empty parameters
        if (parameters[i].name[0] == '\0') {
 8004fe6:	8a7b      	ldrh	r3, [r7, #18]
 8004fe8:	4a28      	ldr	r2, [pc, #160]	@ (800508c <broadcast_all_parameters+0xc0>)
 8004fea:	019b      	lsls	r3, r3, #6
 8004fec:	4413      	add	r3, r2
 8004fee:	781b      	ldrb	r3, [r3, #0]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d02a      	beq.n	800504a <broadcast_all_parameters+0x7e>
            continue;
        }

        param_count++;
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	3301      	adds	r3, #1
 8004ff8:	617b      	str	r3, [r7, #20]

        // Broadcast this parameter with retries for reliability
        for (int retry = 0; retry < 2; retry++) {
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	60fb      	str	r3, [r7, #12]
 8004ffe:	e019      	b.n	8005034 <broadcast_all_parameters+0x68>
            // Use our broadcast_parameter function
            broadcast_parameter(&parameters[i]);
 8005000:	8a7b      	ldrh	r3, [r7, #18]
 8005002:	019b      	lsls	r3, r3, #6
 8005004:	4a21      	ldr	r2, [pc, #132]	@ (800508c <broadcast_all_parameters+0xc0>)
 8005006:	4413      	add	r3, r2
 8005008:	4618      	mov	r0, r3
 800500a:	f000 fbe9 	bl	80057e0 <broadcast_parameter>

            // Process queue to ensure it's sent
            for (int j = 0; j < 3; j++) {
 800500e:	2300      	movs	r3, #0
 8005010:	60bb      	str	r3, [r7, #8]
 8005012:	e006      	b.n	8005022 <broadcast_all_parameters+0x56>
                processTxRxOnce(&canard, 0);
 8005014:	2100      	movs	r1, #0
 8005016:	481e      	ldr	r0, [pc, #120]	@ (8005090 <broadcast_all_parameters+0xc4>)
 8005018:	f7fe fc04 	bl	8003824 <processTxRxOnce>
            for (int j = 0; j < 3; j++) {
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	3301      	adds	r3, #1
 8005020:	60bb      	str	r3, [r7, #8]
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	2b02      	cmp	r3, #2
 8005026:	ddf5      	ble.n	8005014 <broadcast_all_parameters+0x48>
            }

            // Small delay between retries and parameters
            HAL_Delay(10);
 8005028:	200a      	movs	r0, #10
 800502a:	f001 fc13 	bl	8006854 <HAL_Delay>
        for (int retry = 0; retry < 2; retry++) {
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	3301      	adds	r3, #1
 8005032:	60fb      	str	r3, [r7, #12]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2b01      	cmp	r3, #1
 8005038:	dde2      	ble.n	8005000 <broadcast_all_parameters+0x34>
        }

        // Feed watchdog to prevent reset during broadcast
        IWDG->KR = 0xAAAA;
 800503a:	4b16      	ldr	r3, [pc, #88]	@ (8005094 <broadcast_all_parameters+0xc8>)
 800503c:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8005040:	601a      	str	r2, [r3, #0]

        // Short delay between parameters
        HAL_Delay(20);
 8005042:	2014      	movs	r0, #20
 8005044:	f001 fc06 	bl	8006854 <HAL_Delay>
 8005048:	e000      	b.n	800504c <broadcast_all_parameters+0x80>
            continue;
 800504a:	bf00      	nop
    for (uint16_t i = 0; i < MAX_PARAMETERS; i++) {
 800504c:	8a7b      	ldrh	r3, [r7, #18]
 800504e:	3301      	adds	r3, #1
 8005050:	827b      	strh	r3, [r7, #18]
 8005052:	8a7b      	ldrh	r3, [r7, #18]
 8005054:	2b63      	cmp	r3, #99	@ 0x63
 8005056:	d9c6      	bls.n	8004fe6 <broadcast_all_parameters+0x1a>
    }

    // Mark that we've broadcast all parameters
    all_params_broadcast = true;
 8005058:	4b0f      	ldr	r3, [pc, #60]	@ (8005098 <broadcast_all_parameters+0xcc>)
 800505a:	2201      	movs	r2, #1
 800505c:	701a      	strb	r2, [r3, #0]

    // Final heartbeat at end of parameter broadcast
    send_NodeStatus();
 800505e:	f7fe fc53 	bl	8003908 <send_NodeStatus>

    // Process any pending messages
    for (int i = 0; i < 5; i++) {
 8005062:	2300      	movs	r3, #0
 8005064:	607b      	str	r3, [r7, #4]
 8005066:	e009      	b.n	800507c <broadcast_all_parameters+0xb0>
        processTxRxOnce(&canard, 0);
 8005068:	2100      	movs	r1, #0
 800506a:	4809      	ldr	r0, [pc, #36]	@ (8005090 <broadcast_all_parameters+0xc4>)
 800506c:	f7fe fbda 	bl	8003824 <processTxRxOnce>
        HAL_Delay(2);
 8005070:	2002      	movs	r0, #2
 8005072:	f001 fbef 	bl	8006854 <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	3301      	adds	r3, #1
 800507a:	607b      	str	r3, [r7, #4]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2b04      	cmp	r3, #4
 8005080:	ddf2      	ble.n	8005068 <broadcast_all_parameters+0x9c>
    }

}
 8005082:	bf00      	nop
 8005084:	bf00      	nop
 8005086:	3718      	adds	r7, #24
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}
 800508c:	20000000 	.word	0x20000000
 8005090:	20005aa0 	.word	0x20005aa0
 8005094:	40003000 	.word	0x40003000
 8005098:	20001a9c 	.word	0x20001a9c

0800509c <handleActuatorArrayCommand>:
/**
 * Handle UAVCAN Equipment Actuator ArrayCommand
 * This receives commands from ArduPilot for servo/motor control
 */
void handleActuatorArrayCommand(CanardInstance* ins, CanardRxTransfer* transfer)
{
 800509c:	b5b0      	push	{r4, r5, r7, lr}
 800509e:	b090      	sub	sp, #64	@ 0x40
 80050a0:	af04      	add	r7, sp, #16
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
    // Add command latency tracking
    static uint32_t last_command_time = 0;
    uint32_t current_time = HAL_GetTick();
 80050a6:	f001 fbc9 	bl	800683c <HAL_GetTick>
 80050aa:	6238      	str	r0, [r7, #32]
    if (last_command_time > 0) {
 80050ac:	4b8f      	ldr	r3, [pc, #572]	@ (80052ec <handleActuatorArrayCommand+0x250>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d007      	beq.n	80050c4 <handleActuatorArrayCommand+0x28>
        // Only print latency after first command to have a valid measurement
        printf("Command latency: %lu ms\n", current_time - last_command_time);
 80050b4:	4b8d      	ldr	r3, [pc, #564]	@ (80052ec <handleActuatorArrayCommand+0x250>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	6a3a      	ldr	r2, [r7, #32]
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	4619      	mov	r1, r3
 80050be:	488c      	ldr	r0, [pc, #560]	@ (80052f0 <handleActuatorArrayCommand+0x254>)
 80050c0:	f7fd fca1 	bl	8002a06 <printf>
    }
    last_command_time = current_time;
 80050c4:	4a89      	ldr	r2, [pc, #548]	@ (80052ec <handleActuatorArrayCommand+0x250>)
 80050c6:	6a3b      	ldr	r3, [r7, #32]
 80050c8:	6013      	str	r3, [r2, #0]
    // Feed the watchdog during command processing to prevent resets
    IWDG->KR = 0xAAAA;
 80050ca:	4b8a      	ldr	r3, [pc, #552]	@ (80052f4 <handleActuatorArrayCommand+0x258>)
 80050cc:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80050d0:	601a      	str	r2, [r3, #0]

    // Check for a valid message size - ArduPilot sends custom 4-byte format
    if (transfer->payload_len < 4) {
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	8a9b      	ldrh	r3, [r3, #20]
 80050d6:	2b03      	cmp	r3, #3
 80050d8:	d803      	bhi.n	80050e2 <handleActuatorArrayCommand+0x46>
        printf("ERROR: Message too short for command (4 bytes needed)\n");
 80050da:	4887      	ldr	r0, [pc, #540]	@ (80052f8 <handleActuatorArrayCommand+0x25c>)
 80050dc:	f00a fb14 	bl	800f708 <puts>
        return;
 80050e0:	e1de      	b.n	80054a0 <handleActuatorArrayCommand+0x404>
    }

    // Process short messages from ArduPilot (their custom format)
    if (transfer->payload_len == 4) {
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	8a9b      	ldrh	r3, [r3, #20]
 80050e6:	2b04      	cmp	r3, #4
 80050e8:	f040 81d4 	bne.w	8005494 <handleActuatorArrayCommand+0x3f8>
        // Extract command value from the message
        uint16_t command_value = 0;
 80050ec:	2300      	movs	r3, #0
 80050ee:	83fb      	strh	r3, [r7, #30]
        
        // ArduPilot format: bytes 2-3 contain the command value (little-endian)
        uint8_t lsb = 0, msb = 0;
 80050f0:	2300      	movs	r3, #0
 80050f2:	72fb      	strb	r3, [r7, #11]
 80050f4:	2300      	movs	r3, #0
 80050f6:	72bb      	strb	r3, [r7, #10]
        canardDecodeScalar(transfer, 16, 8, false, &lsb);  // 3rd byte (16-bit offset)
 80050f8:	f107 030b 	add.w	r3, r7, #11
 80050fc:	9300      	str	r3, [sp, #0]
 80050fe:	2300      	movs	r3, #0
 8005100:	2208      	movs	r2, #8
 8005102:	2110      	movs	r1, #16
 8005104:	6838      	ldr	r0, [r7, #0]
 8005106:	f7fc faeb 	bl	80016e0 <canardDecodeScalar>
        canardDecodeScalar(transfer, 24, 8, false, &msb);  // 4th byte (24-bit offset)
 800510a:	f107 030a 	add.w	r3, r7, #10
 800510e:	9300      	str	r3, [sp, #0]
 8005110:	2300      	movs	r3, #0
 8005112:	2208      	movs	r2, #8
 8005114:	2118      	movs	r1, #24
 8005116:	6838      	ldr	r0, [r7, #0]
 8005118:	f7fc fae2 	bl	80016e0 <canardDecodeScalar>
        command_value = (uint16_t)lsb | ((uint16_t)msb << 8);
 800511c:	7afb      	ldrb	r3, [r7, #11]
 800511e:	b21a      	sxth	r2, r3
 8005120:	7abb      	ldrb	r3, [r7, #10]
 8005122:	b21b      	sxth	r3, r3
 8005124:	021b      	lsls	r3, r3, #8
 8005126:	b21b      	sxth	r3, r3
 8005128:	4313      	orrs	r3, r2
 800512a:	b21b      	sxth	r3, r3
 800512c:	83fb      	strh	r3, [r7, #30]
        
        // Store the command value for initial synchronization
        latest_ardupilot_command = command_value;
 800512e:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8005132:	4b72      	ldr	r3, [pc, #456]	@ (80052fc <handleActuatorArrayCommand+0x260>)
 8005134:	801a      	strh	r2, [r3, #0]
        ardupilot_command_received = true;
 8005136:	4b72      	ldr	r3, [pc, #456]	@ (8005300 <handleActuatorArrayCommand+0x264>)
 8005138:	2201      	movs	r2, #1
 800513a:	701a      	strb	r2, [r3, #0]
        
        // Print the command value for debugging with more detail for vectored yaw
        if (command_value < 15360 && command_value > 14000) {
 800513c:	8bfb      	ldrh	r3, [r7, #30]
 800513e:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 8005142:	d20d      	bcs.n	8005160 <handleActuatorArrayCommand+0xc4>
 8005144:	8bfb      	ldrh	r3, [r7, #30]
 8005146:	f243 62b0 	movw	r2, #14000	@ 0x36b0
 800514a:	4293      	cmp	r3, r2
 800514c:	d908      	bls.n	8005160 <handleActuatorArrayCommand+0xc4>
            // This is likely a vectored yaw command - print more detail
            printf("VECTORED YAW COMMAND: %u (0x%04X), deviation from center: %d\n", 
 800514e:	8bf9      	ldrh	r1, [r7, #30]
 8005150:	8bfa      	ldrh	r2, [r7, #30]
 8005152:	8bfb      	ldrh	r3, [r7, #30]
 8005154:	f5c3 5370 	rsb	r3, r3, #15360	@ 0x3c00
 8005158:	486a      	ldr	r0, [pc, #424]	@ (8005304 <handleActuatorArrayCommand+0x268>)
 800515a:	f7fd fc54 	bl	8002a06 <printf>
 800515e:	e005      	b.n	800516c <handleActuatorArrayCommand+0xd0>
                   command_value, command_value, 15360 - command_value);
        } else {
            printf("ACTUATOR COMMAND: %u (0x%04X)\n", command_value, command_value);
 8005160:	8bfb      	ldrh	r3, [r7, #30]
 8005162:	8bfa      	ldrh	r2, [r7, #30]
 8005164:	4619      	mov	r1, r3
 8005166:	4868      	ldr	r0, [pc, #416]	@ (8005308 <handleActuatorArrayCommand+0x26c>)
 8005168:	f7fd fc4d 	bl	8002a06 <printf>
        }
        
        // Track command changes to optimize movement
        static uint16_t last_command = 0;
        static uint32_t last_command_time = 0;
        uint32_t current_time = HAL_GetTick();
 800516c:	f001 fb66 	bl	800683c <HAL_GetTick>
 8005170:	61b8      	str	r0, [r7, #24]
        
        // Calculate command delta - used to determine if this is a small adjustment
        int16_t command_delta = abs((int16_t)command_value - (int16_t)last_command);
 8005172:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8005176:	461a      	mov	r2, r3
 8005178:	4b64      	ldr	r3, [pc, #400]	@ (800530c <handleActuatorArrayCommand+0x270>)
 800517a:	881b      	ldrh	r3, [r3, #0]
 800517c:	b21b      	sxth	r3, r3
 800517e:	1ad3      	subs	r3, r2, r3
 8005180:	2b00      	cmp	r3, #0
 8005182:	bfb8      	it	lt
 8005184:	425b      	neglt	r3, r3
 8005186:	82fb      	strh	r3, [r7, #22]
        
        // Check if this is a significantly new command or if enough time has passed
        // Process all commands immediately for vectored yaw
        bool should_process = false;
 8005188:	2300      	movs	r3, #0
 800518a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        
        // Always process vectored yaw commands immediately (near 15360 range)
        if (abs(command_value - 15360) < 1000) {
 800518e:	8bfb      	ldrh	r3, [r7, #30]
 8005190:	f5a3 5370 	sub.w	r3, r3, #15360	@ 0x3c00
 8005194:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8005198:	dd0c      	ble.n	80051b4 <handleActuatorArrayCommand+0x118>
 800519a:	8bfb      	ldrh	r3, [r7, #30]
 800519c:	f5a3 5370 	sub.w	r3, r3, #15360	@ 0x3c00
 80051a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80051a4:	da06      	bge.n	80051b4 <handleActuatorArrayCommand+0x118>
            should_process = true;
 80051a6:	2301      	movs	r3, #1
 80051a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            printf("Processing vectored yaw command immediately\n");
 80051ac:	4858      	ldr	r0, [pc, #352]	@ (8005310 <handleActuatorArrayCommand+0x274>)
 80051ae:	f00a faab 	bl	800f708 <puts>
 80051b2:	e02c      	b.n	800520e <handleActuatorArrayCommand+0x172>
        }
        // For small changes (under 50 units), process immediately with no debounce
        else if (command_delta <= 50) {
 80051b4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80051b8:	2b32      	cmp	r3, #50	@ 0x32
 80051ba:	dc09      	bgt.n	80051d0 <handleActuatorArrayCommand+0x134>
            should_process = true;
 80051bc:	2301      	movs	r3, #1
 80051be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            printf("Processing small command adjustment (delta=%d)\n", command_delta);
 80051c2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80051c6:	4619      	mov	r1, r3
 80051c8:	4852      	ldr	r0, [pc, #328]	@ (8005314 <handleActuatorArrayCommand+0x278>)
 80051ca:	f7fd fc1c 	bl	8002a06 <printf>
 80051ce:	e01e      	b.n	800520e <handleActuatorArrayCommand+0x172>
        } 
        // For larger changes, use a very short debounce time of 50ms
        else if (command_delta > 50 && (current_time - last_command_time) > 50) {
 80051d0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80051d4:	2b32      	cmp	r3, #50	@ 0x32
 80051d6:	dd0f      	ble.n	80051f8 <handleActuatorArrayCommand+0x15c>
 80051d8:	4b4f      	ldr	r3, [pc, #316]	@ (8005318 <handleActuatorArrayCommand+0x27c>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	69ba      	ldr	r2, [r7, #24]
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	2b32      	cmp	r3, #50	@ 0x32
 80051e2:	d909      	bls.n	80051f8 <handleActuatorArrayCommand+0x15c>
            should_process = true;
 80051e4:	2301      	movs	r3, #1
 80051e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            printf("Processing regular command (delta=%d)\n", command_delta);
 80051ea:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80051ee:	4619      	mov	r1, r3
 80051f0:	484a      	ldr	r0, [pc, #296]	@ (800531c <handleActuatorArrayCommand+0x280>)
 80051f2:	f7fd fc08 	bl	8002a06 <printf>
 80051f6:	e00a      	b.n	800520e <handleActuatorArrayCommand+0x172>
        }
        else if (command_value != last_command) {
 80051f8:	4b44      	ldr	r3, [pc, #272]	@ (800530c <handleActuatorArrayCommand+0x270>)
 80051fa:	881b      	ldrh	r3, [r3, #0]
 80051fc:	8bfa      	ldrh	r2, [r7, #30]
 80051fe:	429a      	cmp	r2, r3
 8005200:	d005      	beq.n	800520e <handleActuatorArrayCommand+0x172>
            printf("Command change detected but debounce active (delta=%d)\n", command_delta);
 8005202:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005206:	4619      	mov	r1, r3
 8005208:	4845      	ldr	r0, [pc, #276]	@ (8005320 <handleActuatorArrayCommand+0x284>)
 800520a:	f7fd fbfc 	bl	8002a06 <printf>
        }
        
        if (should_process) {
 800520e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005212:	2b00      	cmp	r3, #0
 8005214:	f000 8144 	beq.w	80054a0 <handleActuatorArrayCommand+0x404>
            // Map the command to a position in our safe range
            int32_t position;
            
            // Special handling for vectored yaw mode (values near 15360)
            if (abs(command_value - 15360) < 1000) {
 8005218:	8bfb      	ldrh	r3, [r7, #30]
 800521a:	f5a3 5370 	sub.w	r3, r3, #15360	@ 0x3c00
 800521e:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8005222:	dd48      	ble.n	80052b6 <handleActuatorArrayCommand+0x21a>
 8005224:	8bfb      	ldrh	r3, [r7, #30]
 8005226:	f5a3 5370 	sub.w	r3, r3, #15360	@ 0x3c00
 800522a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800522e:	da42      	bge.n	80052b6 <handleActuatorArrayCommand+0x21a>
                // 15360 = center yaw position (should be near minPosition)
                // 14360 = max right yaw
                // 16360 = max left yaw
                
                // Calculate deviation from center (15360)
                int16_t deviation = command_value - 15360;
 8005230:	8bfb      	ldrh	r3, [r7, #30]
 8005232:	f5a3 5370 	sub.w	r3, r3, #15360	@ 0x3c00
 8005236:	b29b      	uxth	r3, r3
 8005238:	82bb      	strh	r3, [r7, #20]
                

                // Map the deviation to a position range around minPosition
                // For VTOL mode, 15360 corresponds to minPosition (negative numbers)
                int32_t base_position = minPosition;
 800523a:	4b3a      	ldr	r3, [pc, #232]	@ (8005324 <handleActuatorArrayCommand+0x288>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	613b      	str	r3, [r7, #16]
                
                // Apply the deviation - negative deviation (< 15360) increases position 
                // positive deviation (> 15360) decreases position
                float normalized = (float)deviation / 1000.0f;  // +/-1.0 for +/-1000 deviation
 8005240:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005244:	ee07 3a90 	vmov	s15, r3
 8005248:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800524c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8005328 <handleActuatorArrayCommand+0x28c>
 8005250:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005254:	edc7 7a03 	vstr	s15, [r7, #12]
                
                // Calculate position with more smoothing for small changes
                position = base_position - (int32_t)(normalized * 100000);
 8005258:	edd7 7a03 	vldr	s15, [r7, #12]
 800525c:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800532c <handleActuatorArrayCommand+0x290>
 8005260:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005264:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005268:	ee17 2a90 	vmov	r2, s15
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	1a9b      	subs	r3, r3, r2
 8005270:	62bb      	str	r3, [r7, #40]	@ 0x28
                
                // Ensure position stays within limits
                if (position < minPosition) position = minPosition;
 8005272:	4b2c      	ldr	r3, [pc, #176]	@ (8005324 <handleActuatorArrayCommand+0x288>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005278:	429a      	cmp	r2, r3
 800527a:	da02      	bge.n	8005282 <handleActuatorArrayCommand+0x1e6>
 800527c:	4b29      	ldr	r3, [pc, #164]	@ (8005324 <handleActuatorArrayCommand+0x288>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	62bb      	str	r3, [r7, #40]	@ 0x28
                if (position > maxPosition) position = maxPosition;
 8005282:	4b2b      	ldr	r3, [pc, #172]	@ (8005330 <handleActuatorArrayCommand+0x294>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005288:	429a      	cmp	r2, r3
 800528a:	dd02      	ble.n	8005292 <handleActuatorArrayCommand+0x1f6>
 800528c:	4b28      	ldr	r3, [pc, #160]	@ (8005330 <handleActuatorArrayCommand+0x294>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	62bb      	str	r3, [r7, #40]	@ 0x28
                
                printf("VTOL Yaw command: value=%d, deviation=%d, normalized=%.4f, position=%ld\n", 
 8005292:	8bfc      	ldrh	r4, [r7, #30]
 8005294:	f9b7 5014 	ldrsh.w	r5, [r7, #20]
 8005298:	68f8      	ldr	r0, [r7, #12]
 800529a:	f7fb f90b 	bl	80004b4 <__aeabi_f2d>
 800529e:	4602      	mov	r2, r0
 80052a0:	460b      	mov	r3, r1
 80052a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052a4:	9102      	str	r1, [sp, #8]
 80052a6:	e9cd 2300 	strd	r2, r3, [sp]
 80052aa:	462a      	mov	r2, r5
 80052ac:	4621      	mov	r1, r4
 80052ae:	4821      	ldr	r0, [pc, #132]	@ (8005334 <handleActuatorArrayCommand+0x298>)
 80052b0:	f7fd fba9 	bl	8002a06 <printf>
            if (abs(command_value - 15360) < 1000) {
 80052b4:	e087      	b.n	80053c6 <handleActuatorArrayCommand+0x32a>
                       command_value, deviation, normalized, (long)position);
            }
            // Standard mapping for regular commands
            else if (command_value <= 15000) {
 80052b6:	8bfb      	ldrh	r3, [r7, #30]
 80052b8:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80052bc:	4293      	cmp	r3, r2
 80052be:	d807      	bhi.n	80052d0 <handleActuatorArrayCommand+0x234>
                // Handle minimum bound
                position = minPosition;
 80052c0:	4b18      	ldr	r3, [pc, #96]	@ (8005324 <handleActuatorArrayCommand+0x288>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	62bb      	str	r3, [r7, #40]	@ 0x28
                printf("Command at lower bound - using min position: %ld\n", (long)position);
 80052c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052c8:	481b      	ldr	r0, [pc, #108]	@ (8005338 <handleActuatorArrayCommand+0x29c>)
 80052ca:	f7fd fb9c 	bl	8002a06 <printf>
 80052ce:	e07a      	b.n	80053c6 <handleActuatorArrayCommand+0x32a>
            }
            else if (command_value >= 48000) {
 80052d0:	8bfb      	ldrh	r3, [r7, #30]
 80052d2:	f64b 327f 	movw	r2, #47999	@ 0xbb7f
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d934      	bls.n	8005344 <handleActuatorArrayCommand+0x2a8>
                // Handle maximum bound
                position = maxPosition;
 80052da:	4b15      	ldr	r3, [pc, #84]	@ (8005330 <handleActuatorArrayCommand+0x294>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	62bb      	str	r3, [r7, #40]	@ 0x28
                printf("Command at upper bound - using max position: %ld\n", (long)position);
 80052e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052e2:	4816      	ldr	r0, [pc, #88]	@ (800533c <handleActuatorArrayCommand+0x2a0>)
 80052e4:	f7fd fb8f 	bl	8002a06 <printf>
 80052e8:	e06d      	b.n	80053c6 <handleActuatorArrayCommand+0x32a>
 80052ea:	bf00      	nop
 80052ec:	20005b08 	.word	0x20005b08
 80052f0:	08010a24 	.word	0x08010a24
 80052f4:	40003000 	.word	0x40003000
 80052f8:	08010a40 	.word	0x08010a40
 80052fc:	200019ca 	.word	0x200019ca
 8005300:	200019cc 	.word	0x200019cc
 8005304:	08010a78 	.word	0x08010a78
 8005308:	08010ab8 	.word	0x08010ab8
 800530c:	20005b0c 	.word	0x20005b0c
 8005310:	08010ad8 	.word	0x08010ad8
 8005314:	08010b04 	.word	0x08010b04
 8005318:	20005b10 	.word	0x20005b10
 800531c:	08010b34 	.word	0x08010b34
 8005320:	08010b5c 	.word	0x08010b5c
 8005324:	20001908 	.word	0x20001908
 8005328:	447a0000 	.word	0x447a0000
 800532c:	47c35000 	.word	0x47c35000
 8005330:	20001900 	.word	0x20001900
 8005334:	08010b94 	.word	0x08010b94
 8005338:	08010be0 	.word	0x08010be0
 800533c:	08010c14 	.word	0x08010c14
 8005340:	47000000 	.word	0x47000000
            }
            else {
                // For values in the normal range
                float normalized = (float)(command_value - 15360) / (float)(48128 - 15360);
 8005344:	8bfb      	ldrh	r3, [r7, #30]
 8005346:	f5a3 5370 	sub.w	r3, r3, #15360	@ 0x3c00
 800534a:	ee07 3a90 	vmov	s15, r3
 800534e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005352:	ed5f 6a05 	vldr	s13, [pc, #-20]	@ 8005340 <handleActuatorArrayCommand+0x2a4>
 8005356:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800535a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                
                // Ensure we're in the valid range [0,1]
                if (normalized < 0.0f) normalized = 0.0f;
 800535e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005362:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800536a:	d502      	bpl.n	8005372 <handleActuatorArrayCommand+0x2d6>
 800536c:	f04f 0300 	mov.w	r3, #0
 8005370:	627b      	str	r3, [r7, #36]	@ 0x24
                if (normalized > 1.0f) normalized = 1.0f;
 8005372:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005376:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800537a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800537e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005382:	dd02      	ble.n	800538a <handleActuatorArrayCommand+0x2ee>
 8005384:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005388:	627b      	str	r3, [r7, #36]	@ 0x24
                
                // Apply mapping from normalized to physical position
                position = minPosition + (int32_t)(normalized * (maxPosition - minPosition));
 800538a:	4b47      	ldr	r3, [pc, #284]	@ (80054a8 <handleActuatorArrayCommand+0x40c>)
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	4b47      	ldr	r3, [pc, #284]	@ (80054ac <handleActuatorArrayCommand+0x410>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	ee07 3a90 	vmov	s15, r3
 8005398:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800539c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80053a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80053a8:	ee17 2a90 	vmov	r2, s15
 80053ac:	4b3f      	ldr	r3, [pc, #252]	@ (80054ac <handleActuatorArrayCommand+0x410>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4413      	add	r3, r2
 80053b2:	62bb      	str	r3, [r7, #40]	@ 0x28
                
                printf("Command mapped to position: %ld (normalized: %.2f)\n",
 80053b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80053b6:	f7fb f87d 	bl	80004b4 <__aeabi_f2d>
 80053ba:	4602      	mov	r2, r0
 80053bc:	460b      	mov	r3, r1
 80053be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053c0:	483b      	ldr	r0, [pc, #236]	@ (80054b0 <handleActuatorArrayCommand+0x414>)
 80053c2:	f7fd fb20 	bl	8002a06 <printf>
                       (long)position, normalized);
            }
            
            // Optimize motion parameters based on command delta and mode
            if (abs(command_value - 15360) < 1000) {
 80053c6:	8bfb      	ldrh	r3, [r7, #30]
 80053c8:	f5a3 5370 	sub.w	r3, r3, #15360	@ 0x3c00
 80053cc:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 80053d0:	dd19      	ble.n	8005406 <handleActuatorArrayCommand+0x36a>
 80053d2:	8bfb      	ldrh	r3, [r7, #30]
 80053d4:	f5a3 5370 	sub.w	r3, r3, #15360	@ 0x3c00
 80053d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80053dc:	da13      	bge.n	8005406 <handleActuatorArrayCommand+0x36a>
                // Vectored yaw mode - maximum responsiveness
                profile_velocity = 300000;     // Extreme velocity for yaw movements
 80053de:	4b35      	ldr	r3, [pc, #212]	@ (80054b4 <handleActuatorArrayCommand+0x418>)
 80053e0:	4a35      	ldr	r2, [pc, #212]	@ (80054b8 <handleActuatorArrayCommand+0x41c>)
 80053e2:	601a      	str	r2, [r3, #0]
                profile_acceleration = 300000; // Extreme acceleration for instant response
 80053e4:	4b35      	ldr	r3, [pc, #212]	@ (80054bc <handleActuatorArrayCommand+0x420>)
 80053e6:	4a34      	ldr	r2, [pc, #208]	@ (80054b8 <handleActuatorArrayCommand+0x41c>)
 80053e8:	601a      	str	r2, [r3, #0]
                profile_deceleration = 300000; // Matching deceleration
 80053ea:	4b35      	ldr	r3, [pc, #212]	@ (80054c0 <handleActuatorArrayCommand+0x424>)
 80053ec:	4a32      	ldr	r2, [pc, #200]	@ (80054b8 <handleActuatorArrayCommand+0x41c>)
 80053ee:	601a      	str	r2, [r3, #0]
                printf("Using MAXIMUM RESPONSE profile for vectored yaw control\n");
 80053f0:	4834      	ldr	r0, [pc, #208]	@ (80054c4 <handleActuatorArrayCommand+0x428>)
 80053f2:	f00a f989 	bl	800f708 <puts>
                
                // If it's a very small change, make sure we don't skip it
                if (command_delta < 10) {
 80053f6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80053fa:	2b09      	cmp	r3, #9
 80053fc:	dc33      	bgt.n	8005466 <handleActuatorArrayCommand+0x3ca>
                    printf("Small vectored yaw adjustment - forcing movement\n");
 80053fe:	4832      	ldr	r0, [pc, #200]	@ (80054c8 <handleActuatorArrayCommand+0x42c>)
 8005400:	f00a f982 	bl	800f708 <puts>
                if (command_delta < 10) {
 8005404:	e02f      	b.n	8005466 <handleActuatorArrayCommand+0x3ca>
                }
            }
            else if (command_delta <= 20) {
 8005406:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800540a:	2b14      	cmp	r3, #20
 800540c:	dc0c      	bgt.n	8005428 <handleActuatorArrayCommand+0x38c>
                // Very small adjustment - use highest velocity
                profile_velocity = 300000;     // Maximum velocity for smallest moves
 800540e:	4b29      	ldr	r3, [pc, #164]	@ (80054b4 <handleActuatorArrayCommand+0x418>)
 8005410:	4a29      	ldr	r2, [pc, #164]	@ (80054b8 <handleActuatorArrayCommand+0x41c>)
 8005412:	601a      	str	r2, [r3, #0]
                profile_acceleration = 300000; // Higher acceleration for instant response
 8005414:	4b29      	ldr	r3, [pc, #164]	@ (80054bc <handleActuatorArrayCommand+0x420>)
 8005416:	4a28      	ldr	r2, [pc, #160]	@ (80054b8 <handleActuatorArrayCommand+0x41c>)
 8005418:	601a      	str	r2, [r3, #0]
                profile_deceleration = 300000; // Matching deceleration
 800541a:	4b29      	ldr	r3, [pc, #164]	@ (80054c0 <handleActuatorArrayCommand+0x424>)
 800541c:	4a26      	ldr	r2, [pc, #152]	@ (80054b8 <handleActuatorArrayCommand+0x41c>)
 800541e:	601a      	str	r2, [r3, #0]
                printf("Using max speed profile for tiny adjustment\n");
 8005420:	482a      	ldr	r0, [pc, #168]	@ (80054cc <handleActuatorArrayCommand+0x430>)
 8005422:	f00a f971 	bl	800f708 <puts>
 8005426:	e01e      	b.n	8005466 <handleActuatorArrayCommand+0x3ca>
            }
            else if (command_delta <= 100) {
 8005428:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800542c:	2b64      	cmp	r3, #100	@ 0x64
 800542e:	dc0c      	bgt.n	800544a <handleActuatorArrayCommand+0x3ae>
                // Small to medium adjustment - high performance profile
                profile_velocity = 300000;
 8005430:	4b20      	ldr	r3, [pc, #128]	@ (80054b4 <handleActuatorArrayCommand+0x418>)
 8005432:	4a21      	ldr	r2, [pc, #132]	@ (80054b8 <handleActuatorArrayCommand+0x41c>)
 8005434:	601a      	str	r2, [r3, #0]
                profile_acceleration = 300000;
 8005436:	4b21      	ldr	r3, [pc, #132]	@ (80054bc <handleActuatorArrayCommand+0x420>)
 8005438:	4a1f      	ldr	r2, [pc, #124]	@ (80054b8 <handleActuatorArrayCommand+0x41c>)
 800543a:	601a      	str	r2, [r3, #0]
                profile_deceleration = 300000;
 800543c:	4b20      	ldr	r3, [pc, #128]	@ (80054c0 <handleActuatorArrayCommand+0x424>)
 800543e:	4a1e      	ldr	r2, [pc, #120]	@ (80054b8 <handleActuatorArrayCommand+0x41c>)
 8005440:	601a      	str	r2, [r3, #0]
                printf("Using high-speed profile for small adjustment\n");
 8005442:	4823      	ldr	r0, [pc, #140]	@ (80054d0 <handleActuatorArrayCommand+0x434>)
 8005444:	f00a f960 	bl	800f708 <puts>
 8005448:	e00d      	b.n	8005466 <handleActuatorArrayCommand+0x3ca>
            }
            else {
                // Large movement - balanced profile
                profile_velocity = 300000;
 800544a:	4b1a      	ldr	r3, [pc, #104]	@ (80054b4 <handleActuatorArrayCommand+0x418>)
 800544c:	4a1a      	ldr	r2, [pc, #104]	@ (80054b8 <handleActuatorArrayCommand+0x41c>)
 800544e:	601a      	str	r2, [r3, #0]
                profile_acceleration = 20000;
 8005450:	4b1a      	ldr	r3, [pc, #104]	@ (80054bc <handleActuatorArrayCommand+0x420>)
 8005452:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8005456:	601a      	str	r2, [r3, #0]
                profile_deceleration = 20000;
 8005458:	4b19      	ldr	r3, [pc, #100]	@ (80054c0 <handleActuatorArrayCommand+0x424>)
 800545a:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800545e:	601a      	str	r2, [r3, #0]
                printf("Using balanced profile for larger movement\n");
 8005460:	481c      	ldr	r0, [pc, #112]	@ (80054d4 <handleActuatorArrayCommand+0x438>)
 8005462:	f00a f951 	bl	800f708 <puts>
            }
            
            // Remember this command
            last_command = command_value;
 8005466:	4a1c      	ldr	r2, [pc, #112]	@ (80054d8 <handleActuatorArrayCommand+0x43c>)
 8005468:	8bfb      	ldrh	r3, [r7, #30]
 800546a:	8013      	strh	r3, [r2, #0]
            last_command_time = current_time;
 800546c:	4a1b      	ldr	r2, [pc, #108]	@ (80054dc <handleActuatorArrayCommand+0x440>)
 800546e:	69bb      	ldr	r3, [r7, #24]
 8005470:	6013      	str	r3, [r2, #0]
            
            // Set the pending position and flag for processing in main loop
            pending_position = position;
 8005472:	4a1b      	ldr	r2, [pc, #108]	@ (80054e0 <handleActuatorArrayCommand+0x444>)
 8005474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005476:	6013      	str	r3, [r2, #0]
            command_pending = true;
 8005478:	4b1a      	ldr	r3, [pc, #104]	@ (80054e4 <handleActuatorArrayCommand+0x448>)
 800547a:	2201      	movs	r2, #1
 800547c:	701a      	strb	r2, [r3, #0]
            
            // Also echo the current and target positions for debugging
            printf("POSITION INFO: Current=%ld, Target=%ld, Delta=%ld\n", 
 800547e:	4b1a      	ldr	r3, [pc, #104]	@ (80054e8 <handleActuatorArrayCommand+0x44c>)
 8005480:	6819      	ldr	r1, [r3, #0]
 8005482:	4b19      	ldr	r3, [pc, #100]	@ (80054e8 <handleActuatorArrayCommand+0x44c>)
 8005484:	681b      	ldr	r3, [r3, #0]
                   (long)current_position, (long)position, 
                   (long)(position - current_position));
 8005486:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005488:	1ad3      	subs	r3, r2, r3
            printf("POSITION INFO: Current=%ld, Target=%ld, Delta=%ld\n", 
 800548a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800548c:	4817      	ldr	r0, [pc, #92]	@ (80054ec <handleActuatorArrayCommand+0x450>)
 800548e:	f7fd faba 	bl	8002a06 <printf>
 8005492:	e005      	b.n	80054a0 <handleActuatorArrayCommand+0x404>
        }
    }
    else {
        // For standard format messages (future support)
        printf("WARNING: Unsupported command format (length=%u)\n", 
               (unsigned int)transfer->payload_len);
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	8a9b      	ldrh	r3, [r3, #20]
        printf("WARNING: Unsupported command format (length=%u)\n", 
 8005498:	4619      	mov	r1, r3
 800549a:	4815      	ldr	r0, [pc, #84]	@ (80054f0 <handleActuatorArrayCommand+0x454>)
 800549c:	f7fd fab3 	bl	8002a06 <printf>
    }
}
 80054a0:	3730      	adds	r7, #48	@ 0x30
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bdb0      	pop	{r4, r5, r7, pc}
 80054a6:	bf00      	nop
 80054a8:	20001900 	.word	0x20001900
 80054ac:	20001908 	.word	0x20001908
 80054b0:	08010c48 	.word	0x08010c48
 80054b4:	2000190c 	.word	0x2000190c
 80054b8:	000493e0 	.word	0x000493e0
 80054bc:	20001910 	.word	0x20001910
 80054c0:	20001914 	.word	0x20001914
 80054c4:	08010c7c 	.word	0x08010c7c
 80054c8:	08010cb4 	.word	0x08010cb4
 80054cc:	08010ce8 	.word	0x08010ce8
 80054d0:	08010d14 	.word	0x08010d14
 80054d4:	08010d44 	.word	0x08010d44
 80054d8:	20005b0c 	.word	0x20005b0c
 80054dc:	20005b10 	.word	0x20005b10
 80054e0:	200019c4 	.word	0x200019c4
 80054e4:	200019c0 	.word	0x200019c0
 80054e8:	20001a98 	.word	0x20001a98
 80054ec:	08010d70 	.word	0x08010d70
 80054f0:	08010da4 	.word	0x08010da4

080054f4 <initializePositionParameters>:

/**
 * Initialize position parameters with sensible defaults for servo control
 */
void initializePositionParameters(void)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b08a      	sub	sp, #40	@ 0x28
 80054f8:	af00      	add	r7, sp, #0
    // Update parameters if they exist in parameter array
    param_t* min_param = getParamByName("epos4.min_pos");
 80054fa:	483c      	ldr	r0, [pc, #240]	@ (80055ec <initializePositionParameters+0xf8>)
 80054fc:	f7ff fd42 	bl	8004f84 <getParamByName>
 8005500:	6278      	str	r0, [r7, #36]	@ 0x24
    if (min_param != NULL) {
 8005502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005504:	2b00      	cmp	r3, #0
 8005506:	d002      	beq.n	800550e <initializePositionParameters+0x1a>
        min_param->value.f = -1.0f;  // Minimum normalized position
 8005508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800550a:	4a39      	ldr	r2, [pc, #228]	@ (80055f0 <initializePositionParameters+0xfc>)
 800550c:	615a      	str	r2, [r3, #20]
    }

    param_t* max_param = getParamByName("epos4.max_pos");
 800550e:	4839      	ldr	r0, [pc, #228]	@ (80055f4 <initializePositionParameters+0x100>)
 8005510:	f7ff fd38 	bl	8004f84 <getParamByName>
 8005514:	6238      	str	r0, [r7, #32]
    if (max_param != NULL) {
 8005516:	6a3b      	ldr	r3, [r7, #32]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d003      	beq.n	8005524 <initializePositionParameters+0x30>
        max_param->value.f = 1.0f;   // Maximum normalized position
 800551c:	6a3b      	ldr	r3, [r7, #32]
 800551e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005522:	615a      	str	r2, [r3, #20]
    }

    param_t* center_param = getParamByName("epos4.center");
 8005524:	4834      	ldr	r0, [pc, #208]	@ (80055f8 <initializePositionParameters+0x104>)
 8005526:	f7ff fd2d 	bl	8004f84 <getParamByName>
 800552a:	61f8      	str	r0, [r7, #28]
    if (center_param != NULL) {
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d003      	beq.n	800553a <initializePositionParameters+0x46>
        center_param->value.f = 0.0f; // Center position
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	f04f 0200 	mov.w	r2, #0
 8005538:	615a      	str	r2, [r3, #20]
    }
    
    // Update parameters if they exist
    param_t* velocity_param = getParamByName("epos4.velocity");
 800553a:	4830      	ldr	r0, [pc, #192]	@ (80055fc <initializePositionParameters+0x108>)
 800553c:	f7ff fd22 	bl	8004f84 <getParamByName>
 8005540:	61b8      	str	r0, [r7, #24]
    if (velocity_param != NULL) {
 8005542:	69bb      	ldr	r3, [r7, #24]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d003      	beq.n	8005550 <initializePositionParameters+0x5c>
        velocity_param->value.i = 1000;  // Very conservative velocity
 8005548:	69bb      	ldr	r3, [r7, #24]
 800554a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800554e:	615a      	str	r2, [r3, #20]
    }
    
    param_t* accel_param = getParamByName("epos4.accel_rate");
 8005550:	482b      	ldr	r0, [pc, #172]	@ (8005600 <initializePositionParameters+0x10c>)
 8005552:	f7ff fd17 	bl	8004f84 <getParamByName>
 8005556:	6178      	str	r0, [r7, #20]
    if (accel_param != NULL) {
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d003      	beq.n	8005566 <initializePositionParameters+0x72>
        accel_param->value.i = 500;  // Very conservative acceleration
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8005564:	615a      	str	r2, [r3, #20]
    }
    
    param_t* decel_param = getParamByName("epos4.decel_rate");
 8005566:	4827      	ldr	r0, [pc, #156]	@ (8005604 <initializePositionParameters+0x110>)
 8005568:	f7ff fd0c 	bl	8004f84 <getParamByName>
 800556c:	6138      	str	r0, [r7, #16]
    if (decel_param != NULL) {
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d003      	beq.n	800557c <initializePositionParameters+0x88>
        decel_param->value.i = 500;  // Very conservative deceleration
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800557a:	615a      	str	r2, [r3, #20]
    }
    
    // Initialize mode-specific parameters with conservative values
    param_t* mode_vel_param = getParamByName("epos4.mode_vel");
 800557c:	4822      	ldr	r0, [pc, #136]	@ (8005608 <initializePositionParameters+0x114>)
 800557e:	f7ff fd01 	bl	8004f84 <getParamByName>
 8005582:	60f8      	str	r0, [r7, #12]
    if (mode_vel_param != NULL) {
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d003      	beq.n	8005592 <initializePositionParameters+0x9e>
        mode_vel_param->value.i = 1000; // Conservative for mode changes
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005590:	615a      	str	r2, [r3, #20]
    }
    
    // Initialize ArduPilot flight mode parameters
    param_t* fbwa_vel_param = getParamByName("epos4.fbwa_vel");
 8005592:	481e      	ldr	r0, [pc, #120]	@ (800560c <initializePositionParameters+0x118>)
 8005594:	f7ff fcf6 	bl	8004f84 <getParamByName>
 8005598:	60b8      	str	r0, [r7, #8]
    if (fbwa_vel_param != NULL) {
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d003      	beq.n	80055a8 <initializePositionParameters+0xb4>
        fbwa_vel_param->value.i = 1000; // Conservative for FBWA mode
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80055a6:	615a      	str	r2, [r3, #20]
    }
    
    param_t* qhover_vel_param = getParamByName("epos4.qhover_vel");
 80055a8:	4819      	ldr	r0, [pc, #100]	@ (8005610 <initializePositionParameters+0x11c>)
 80055aa:	f7ff fceb 	bl	8004f84 <getParamByName>
 80055ae:	6078      	str	r0, [r7, #4]
    if (qhover_vel_param != NULL) {
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d003      	beq.n	80055be <initializePositionParameters+0xca>
        qhover_vel_param->value.i = 1000; // Conservative for QHover mode
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80055bc:	615a      	str	r2, [r3, #20]
    }
    
    // Print initialization values
    printf("Position limits set to: min=%ld, mid=%ld, max=%ld\n",
 80055be:	4b15      	ldr	r3, [pc, #84]	@ (8005614 <initializePositionParameters+0x120>)
 80055c0:	6819      	ldr	r1, [r3, #0]
 80055c2:	4b15      	ldr	r3, [pc, #84]	@ (8005618 <initializePositionParameters+0x124>)
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	4b15      	ldr	r3, [pc, #84]	@ (800561c <initializePositionParameters+0x128>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4815      	ldr	r0, [pc, #84]	@ (8005620 <initializePositionParameters+0x12c>)
 80055cc:	f7fd fa1b 	bl	8002a06 <printf>
           (long)minPosition, (long)midPosition, (long)maxPosition);
    printf("Motion profile: velocity=%lu, accel=%lu, decel=%lu\n",
 80055d0:	4b14      	ldr	r3, [pc, #80]	@ (8005624 <initializePositionParameters+0x130>)
 80055d2:	6819      	ldr	r1, [r3, #0]
 80055d4:	4b14      	ldr	r3, [pc, #80]	@ (8005628 <initializePositionParameters+0x134>)
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	4b14      	ldr	r3, [pc, #80]	@ (800562c <initializePositionParameters+0x138>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4814      	ldr	r0, [pc, #80]	@ (8005630 <initializePositionParameters+0x13c>)
 80055de:	f7fd fa12 	bl	8002a06 <printf>
           (unsigned long)profile_velocity, 
           (unsigned long)profile_acceleration,
           (unsigned long)profile_deceleration);
}
 80055e2:	bf00      	nop
 80055e4:	3728      	adds	r7, #40	@ 0x28
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
 80055ea:	bf00      	nop
 80055ec:	08010dd8 	.word	0x08010dd8
 80055f0:	bf800000 	.word	0xbf800000
 80055f4:	08010de8 	.word	0x08010de8
 80055f8:	08010df8 	.word	0x08010df8
 80055fc:	08010e08 	.word	0x08010e08
 8005600:	08010e18 	.word	0x08010e18
 8005604:	08010e2c 	.word	0x08010e2c
 8005608:	08010e40 	.word	0x08010e40
 800560c:	08010e50 	.word	0x08010e50
 8005610:	08010e60 	.word	0x08010e60
 8005614:	20001908 	.word	0x20001908
 8005618:	20001904 	.word	0x20001904
 800561c:	20001900 	.word	0x20001900
 8005620:	0800feb8 	.word	0x0800feb8
 8005624:	2000190c 	.word	0x2000190c
 8005628:	20001910 	.word	0x20001910
 800562c:	20001914 	.word	0x20001914
 8005630:	0800feec 	.word	0x0800feec

08005634 <epos4_send_sdo_write>:

// EPOS4 SDO write function
void epos4_send_sdo_write(uint16_t index, uint8_t subindex, uint32_t data, uint32_t data_length)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b092      	sub	sp, #72	@ 0x48
 8005638:	af02      	add	r7, sp, #8
 800563a:	60ba      	str	r2, [r7, #8]
 800563c:	607b      	str	r3, [r7, #4]
 800563e:	4603      	mov	r3, r0
 8005640:	81fb      	strh	r3, [r7, #14]
 8005642:	460b      	mov	r3, r1
 8005644:	737b      	strb	r3, [r7, #13]
    // Feed watchdog
    IWDG->KR = 0xAAAA;
 8005646:	4b5e      	ldr	r3, [pc, #376]	@ (80057c0 <epos4_send_sdo_write+0x18c>)
 8005648:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800564c:	601a      	str	r2, [r3, #0]

    printf("Sending SDO write: idx=%04x:%02x, data=%08lx, len=%lu\r\n",
 800564e:	89f9      	ldrh	r1, [r7, #14]
 8005650:	7b7a      	ldrb	r2, [r7, #13]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	9300      	str	r3, [sp, #0]
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	485a      	ldr	r0, [pc, #360]	@ (80057c4 <epos4_send_sdo_write+0x190>)
 800565a:	f7fd f9d4 	bl	8002a06 <printf>
           index, subindex, (unsigned long)data, (unsigned long)data_length);

    // Configure header for SDO message
    CAN_TxHeaderTypeDef tx_header;
    uint8_t tx_data[8] = {0};
 800565e:	f107 0314 	add.w	r3, r7, #20
 8005662:	2200      	movs	r2, #0
 8005664:	601a      	str	r2, [r3, #0]
 8005666:	605a      	str	r2, [r3, #4]
    uint32_t tx_mailbox;

    tx_header.StdId = 0x600 + EPOS4_NODE_ID;  // SDO client -> server
 8005668:	f240 6301 	movw	r3, #1537	@ 0x601
 800566c:	61fb      	str	r3, [r7, #28]
    tx_header.ExtId = 0;
 800566e:	2300      	movs	r3, #0
 8005670:	623b      	str	r3, [r7, #32]
    tx_header.IDE = CAN_ID_STD;
 8005672:	2300      	movs	r3, #0
 8005674:	627b      	str	r3, [r7, #36]	@ 0x24
    tx_header.RTR = CAN_RTR_DATA;
 8005676:	2300      	movs	r3, #0
 8005678:	62bb      	str	r3, [r7, #40]	@ 0x28
    tx_header.DLC = 8;
 800567a:	2308      	movs	r3, #8
 800567c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tx_header.TransmitGlobalTime = DISABLE;
 800567e:	2300      	movs	r3, #0
 8005680:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30

    // Set command specifier based on data length
    // 0x2F = write 1 byte, 0x2B = write 2 bytes, 0x27 = write 3 bytes, 0x23 = write 4 bytes
    uint8_t command;
    switch (data_length) {
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b03      	cmp	r3, #3
 8005688:	d011      	beq.n	80056ae <epos4_send_sdo_write+0x7a>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2b03      	cmp	r3, #3
 800568e:	d812      	bhi.n	80056b6 <epos4_send_sdo_write+0x82>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2b01      	cmp	r3, #1
 8005694:	d003      	beq.n	800569e <epos4_send_sdo_write+0x6a>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2b02      	cmp	r3, #2
 800569a:	d004      	beq.n	80056a6 <epos4_send_sdo_write+0x72>
 800569c:	e00b      	b.n	80056b6 <epos4_send_sdo_write+0x82>
        case 1: command = 0x2F; break;
 800569e:	232f      	movs	r3, #47	@ 0x2f
 80056a0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80056a4:	e00b      	b.n	80056be <epos4_send_sdo_write+0x8a>
        case 2: command = 0x2B; break;
 80056a6:	232b      	movs	r3, #43	@ 0x2b
 80056a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80056ac:	e007      	b.n	80056be <epos4_send_sdo_write+0x8a>
        case 3: command = 0x27; break;
 80056ae:	2327      	movs	r3, #39	@ 0x27
 80056b0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80056b4:	e003      	b.n	80056be <epos4_send_sdo_write+0x8a>
        default: command = 0x23; break; // Default to 4-byte write
 80056b6:	2323      	movs	r3, #35	@ 0x23
 80056b8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80056bc:	bf00      	nop
    }

    // Fill in the SDO message
    tx_data[0] = command;
 80056be:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80056c2:	753b      	strb	r3, [r7, #20]
    tx_data[1] = index & 0xFF;         // Low byte of index
 80056c4:	89fb      	ldrh	r3, [r7, #14]
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	757b      	strb	r3, [r7, #21]
    tx_data[2] = (index >> 8) & 0xFF;  // High byte of index
 80056ca:	89fb      	ldrh	r3, [r7, #14]
 80056cc:	0a1b      	lsrs	r3, r3, #8
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	75bb      	strb	r3, [r7, #22]
    tx_data[3] = subindex;             // Subindex
 80056d4:	7b7b      	ldrb	r3, [r7, #13]
 80056d6:	75fb      	strb	r3, [r7, #23]

    // Add data in little-endian format
    for (uint8_t i = 0; i < data_length && i < 4; i++) {
 80056d8:	2300      	movs	r3, #0
 80056da:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80056de:	e011      	b.n	8005704 <epos4_send_sdo_write+0xd0>
        tx_data[4 + i] = (data >> (i * 8)) & 0xFF;
 80056e0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80056e4:	00db      	lsls	r3, r3, #3
 80056e6:	68ba      	ldr	r2, [r7, #8]
 80056e8:	40da      	lsrs	r2, r3
 80056ea:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80056ee:	3304      	adds	r3, #4
 80056f0:	b2d2      	uxtb	r2, r2
 80056f2:	3340      	adds	r3, #64	@ 0x40
 80056f4:	443b      	add	r3, r7
 80056f6:	f803 2c2c 	strb.w	r2, [r3, #-44]
    for (uint8_t i = 0; i < data_length && i < 4; i++) {
 80056fa:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80056fe:	3301      	adds	r3, #1
 8005700:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8005704:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005708:	687a      	ldr	r2, [r7, #4]
 800570a:	429a      	cmp	r2, r3
 800570c:	d903      	bls.n	8005716 <epos4_send_sdo_write+0xe2>
 800570e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005712:	2b03      	cmp	r3, #3
 8005714:	d9e4      	bls.n	80056e0 <epos4_send_sdo_write+0xac>
    }

    // Try to send the message with retry logic (up to 3 attempts)
    HAL_StatusTypeDef status = HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    for (int retry = 0; retry < 3; retry++) {
 800571c:	2300      	movs	r3, #0
 800571e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005720:	e043      	b.n	80057aa <epos4_send_sdo_write+0x176>
        // Wait for a transmit mailbox to be free
        if (!wait_for_tx_complete(50)) {
 8005722:	2032      	movs	r0, #50	@ 0x32
 8005724:	f000 fbb8 	bl	8005e98 <wait_for_tx_complete>
 8005728:	4603      	mov	r3, r0
 800572a:	f083 0301 	eor.w	r3, r3, #1
 800572e:	b2db      	uxtb	r3, r3
 8005730:	2b00      	cmp	r3, #0
 8005732:	d00f      	beq.n	8005754 <epos4_send_sdo_write+0x120>
            printf("TX buffer full, retry %d\r\n", retry + 1);
 8005734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005736:	3301      	adds	r3, #1
 8005738:	4619      	mov	r1, r3
 800573a:	4823      	ldr	r0, [pc, #140]	@ (80057c8 <epos4_send_sdo_write+0x194>)
 800573c:	f7fd f963 	bl	8002a06 <printf>
            HAL_Delay(10 * (retry + 1)); // Progressive delay for retries
 8005740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005742:	1c5a      	adds	r2, r3, #1
 8005744:	4613      	mov	r3, r2
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	4413      	add	r3, r2
 800574a:	005b      	lsls	r3, r3, #1
 800574c:	4618      	mov	r0, r3
 800574e:	f001 f881 	bl	8006854 <HAL_Delay>
            continue;
 8005752:	e027      	b.n	80057a4 <epos4_send_sdo_write+0x170>
        }

        // Attempt to send the message
        status = HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_data, &tx_mailbox);
 8005754:	f107 0310 	add.w	r3, r7, #16
 8005758:	f107 0214 	add.w	r2, r7, #20
 800575c:	f107 011c 	add.w	r1, r7, #28
 8005760:	481a      	ldr	r0, [pc, #104]	@ (80057cc <epos4_send_sdo_write+0x198>)
 8005762:	f001 fabb 	bl	8006cdc <HAL_CAN_AddTxMessage>
 8005766:	4603      	mov	r3, r0
 8005768:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        if (status == HAL_OK) {
 800576c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005770:	2b00      	cmp	r3, #0
 8005772:	d106      	bne.n	8005782 <epos4_send_sdo_write+0x14e>
            printf("SDO write command sent successfully (attempt %d)\r\n", retry + 1);
 8005774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005776:	3301      	adds	r3, #1
 8005778:	4619      	mov	r1, r3
 800577a:	4815      	ldr	r0, [pc, #84]	@ (80057d0 <epos4_send_sdo_write+0x19c>)
 800577c:	f7fd f943 	bl	8002a06 <printf>
            break; // Exit retry loop if successful
 8005780:	e016      	b.n	80057b0 <epos4_send_sdo_write+0x17c>
        } else {
            printf("Failed to send SDO command, status=%d, retry %d\r\n", status, retry + 1);
 8005782:	f897 1037 	ldrb.w	r1, [r7, #55]	@ 0x37
 8005786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005788:	3301      	adds	r3, #1
 800578a:	461a      	mov	r2, r3
 800578c:	4811      	ldr	r0, [pc, #68]	@ (80057d4 <epos4_send_sdo_write+0x1a0>)
 800578e:	f7fd f93a 	bl	8002a06 <printf>
            HAL_Delay(10 * (retry + 1)); // Progressive delay for retries
 8005792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005794:	1c5a      	adds	r2, r3, #1
 8005796:	4613      	mov	r3, r2
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	4413      	add	r3, r2
 800579c:	005b      	lsls	r3, r3, #1
 800579e:	4618      	mov	r0, r3
 80057a0:	f001 f858 	bl	8006854 <HAL_Delay>
    for (int retry = 0; retry < 3; retry++) {
 80057a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057a6:	3301      	adds	r3, #1
 80057a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80057aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057ac:	2b02      	cmp	r3, #2
 80057ae:	ddb8      	ble.n	8005722 <epos4_send_sdo_write+0xee>
        }
    }

    // Process any pending transmit/receive operations
    processTxRxOnce(&canard, 10);
 80057b0:	210a      	movs	r1, #10
 80057b2:	4809      	ldr	r0, [pc, #36]	@ (80057d8 <epos4_send_sdo_write+0x1a4>)
 80057b4:	f7fe f836 	bl	8003824 <processTxRxOnce>
}
 80057b8:	bf00      	nop
 80057ba:	3740      	adds	r7, #64	@ 0x40
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	40003000 	.word	0x40003000
 80057c4:	08010e74 	.word	0x08010e74
 80057c8:	08010eac 	.word	0x08010eac
 80057cc:	200019d0 	.word	0x200019d0
 80057d0:	08010ec8 	.word	0x08010ec8
 80057d4:	08010efc 	.word	0x08010efc
 80057d8:	20005aa0 	.word	0x20005aa0
 80057dc:	00000000 	.word	0x00000000

080057e0 <broadcast_parameter>:
/**
 * Broadcast a single parameter to inform other nodes of its value
 * @param p Pointer to the parameter to broadcast
 */
void broadcast_parameter(param_t* p)
{
 80057e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057e4:	b0b0      	sub	sp, #192	@ 0xc0
 80057e6:	af06      	add	r7, sp, #24
 80057e8:	6078      	str	r0, [r7, #4]
    if (p == NULL) {
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d103      	bne.n	80057f8 <broadcast_parameter+0x18>
        printf("ERROR: Cannot broadcast NULL parameter\r\n");
 80057f0:	48d2      	ldr	r0, [pc, #840]	@ (8005b3c <broadcast_parameter+0x35c>)
 80057f2:	f009 ff89 	bl	800f708 <puts>
 80057f6:	e226      	b.n	8005c46 <broadcast_parameter+0x466>
        return;
    }

    // Create parameter response buffer
    uint8_t buffer[UAVCAN_PROTOCOL_PARAM_VALUE_SIZE] = {0};
 80057f8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80057fc:	223c      	movs	r2, #60	@ 0x3c
 80057fe:	2100      	movs	r1, #0
 8005800:	4618      	mov	r0, r3
 8005802:	f00a f861 	bl	800f8c8 <memset>
    int offset = 0;
 8005806:	2300      	movs	r3, #0
 8005808:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    // Encode based on type
    switch (p->type) {
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	7c1b      	ldrb	r3, [r3, #16]
 8005810:	3b01      	subs	r3, #1
 8005812:	2b03      	cmp	r3, #3
 8005814:	f200 8194 	bhi.w	8005b40 <broadcast_parameter+0x360>
 8005818:	a201      	add	r2, pc, #4	@ (adr r2, 8005820 <broadcast_parameter+0x40>)
 800581a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800581e:	bf00      	nop
 8005820:	08005831 	.word	0x08005831
 8005824:	08005995 	.word	0x08005995
 8005828:	080058e3 	.word	0x080058e3
 800582c:	08005a5f 	.word	0x08005a5f
        case PARAM_TYPE_INTEGER:
            buffer[offset++] = PARAM_TYPE_INTEGER;  // Integer type tag
 8005830:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005834:	1c5a      	adds	r2, r3, #1
 8005836:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800583a:	33a8      	adds	r3, #168	@ 0xa8
 800583c:	443b      	add	r3, r7
 800583e:	2201      	movs	r2, #1
 8005840:	f803 2c4c 	strb.w	r2, [r3, #-76]
            int64_t int_val = (int64_t)p->value.i;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	695b      	ldr	r3, [r3, #20]
 8005848:	17da      	asrs	r2, r3, #31
 800584a:	469a      	mov	sl, r3
 800584c:	4693      	mov	fp, r2
 800584e:	e9c7 ab14 	strd	sl, fp, [r7, #80]	@ 0x50
            memcpy(&buffer[offset], &int_val, sizeof(int64_t));
 8005852:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8005856:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800585a:	18d1      	adds	r1, r2, r3
 800585c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005860:	600a      	str	r2, [r1, #0]
 8005862:	604b      	str	r3, [r1, #4]
            offset += sizeof(int64_t);
 8005864:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005868:	3308      	adds	r3, #8
 800586a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            int64_t default_val = (int64_t)p->defval;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8005874:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
            memcpy(&buffer[offset], &default_val, sizeof(int64_t));
 8005878:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 800587c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005880:	18d1      	adds	r1, r2, r3
 8005882:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005886:	600a      	str	r2, [r1, #0]
 8005888:	604b      	str	r3, [r1, #4]
            offset += sizeof(int64_t);
 800588a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800588e:	3308      	adds	r3, #8
 8005890:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            int64_t min_val = (int64_t)p->min;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800589a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
            memcpy(&buffer[offset], &min_val, sizeof(int64_t));
 800589e:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 80058a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80058a6:	18d1      	adds	r1, r2, r3
 80058a8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80058ac:	600a      	str	r2, [r1, #0]
 80058ae:	604b      	str	r3, [r1, #4]
            offset += sizeof(int64_t);
 80058b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80058b4:	3308      	adds	r3, #8
 80058b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            int64_t max_val = (int64_t)p->max;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80058c0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
            memcpy(&buffer[offset], &max_val, sizeof(int64_t));
 80058c4:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 80058c8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80058cc:	18d1      	adds	r1, r2, r3
 80058ce:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80058d2:	600a      	str	r2, [r1, #0]
 80058d4:	604b      	str	r3, [r1, #4]
            offset += sizeof(int64_t);
 80058d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80058da:	3308      	adds	r3, #8
 80058dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            break;
 80058e0:	e139      	b.n	8005b56 <broadcast_parameter+0x376>

        case PARAM_TYPE_REAL:
            buffer[offset++] = PARAM_TYPE_REAL;  // Real type tag
 80058e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80058e6:	1c5a      	adds	r2, r3, #1
 80058e8:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80058ec:	33a8      	adds	r3, #168	@ 0xa8
 80058ee:	443b      	add	r3, r7
 80058f0:	2203      	movs	r2, #3
 80058f2:	f803 2c4c 	strb.w	r2, [r3, #-76]
            float real_val = p->value.f;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	637b      	str	r3, [r7, #52]	@ 0x34
            memcpy(&buffer[offset], &real_val, sizeof(float));
 80058fc:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8005900:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005904:	4413      	add	r3, r2
 8005906:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005908:	601a      	str	r2, [r3, #0]
            offset += sizeof(float);
 800590a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800590e:	3304      	adds	r3, #4
 8005910:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            float def_val_f = (float)p->defval;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800591a:	4610      	mov	r0, r2
 800591c:	4619      	mov	r1, r3
 800591e:	f7fa fef1 	bl	8000704 <__aeabi_l2f>
 8005922:	4603      	mov	r3, r0
 8005924:	633b      	str	r3, [r7, #48]	@ 0x30
            memcpy(&buffer[offset], &def_val_f, sizeof(float));
 8005926:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 800592a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800592e:	4413      	add	r3, r2
 8005930:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005932:	601a      	str	r2, [r3, #0]
            offset += sizeof(float);
 8005934:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005938:	3304      	adds	r3, #4
 800593a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            float min_val_f = (float)p->min;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005944:	4610      	mov	r0, r2
 8005946:	4619      	mov	r1, r3
 8005948:	f7fa fedc 	bl	8000704 <__aeabi_l2f>
 800594c:	4603      	mov	r3, r0
 800594e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            memcpy(&buffer[offset], &min_val_f, sizeof(float));
 8005950:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8005954:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005958:	4413      	add	r3, r2
 800595a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800595c:	601a      	str	r2, [r3, #0]
            offset += sizeof(float);
 800595e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005962:	3304      	adds	r3, #4
 8005964:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            float max_val_f = (float)p->max;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800596e:	4610      	mov	r0, r2
 8005970:	4619      	mov	r1, r3
 8005972:	f7fa fec7 	bl	8000704 <__aeabi_l2f>
 8005976:	4603      	mov	r3, r0
 8005978:	62bb      	str	r3, [r7, #40]	@ 0x28
            memcpy(&buffer[offset], &max_val_f, sizeof(float));
 800597a:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 800597e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005982:	4413      	add	r3, r2
 8005984:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005986:	601a      	str	r2, [r3, #0]
            offset += sizeof(float);
 8005988:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800598c:	3304      	adds	r3, #4
 800598e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            break;
 8005992:	e0e0      	b.n	8005b56 <broadcast_parameter+0x376>

        case PARAM_TYPE_BOOLEAN:
            buffer[offset++] = PARAM_TYPE_BOOLEAN;  // Boolean type tag
 8005994:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005998:	1c5a      	adds	r2, r3, #1
 800599a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800599e:	33a8      	adds	r3, #168	@ 0xa8
 80059a0:	443b      	add	r3, r7
 80059a2:	2202      	movs	r2, #2
 80059a4:	f803 2c4c 	strb.w	r2, [r3, #-76]
            int64_t bool_val = p->value.b ? 1 : 0;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	7d1b      	ldrb	r3, [r3, #20]
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2200      	movs	r2, #0
 80059b0:	4698      	mov	r8, r3
 80059b2:	4691      	mov	r9, r2
 80059b4:	e9c7 8908 	strd	r8, r9, [r7, #32]
            memcpy(&buffer[offset], &bool_val, sizeof(int64_t));
 80059b8:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 80059bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80059c0:	18d1      	adds	r1, r2, r3
 80059c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80059c6:	600a      	str	r2, [r1, #0]
 80059c8:	604b      	str	r3, [r1, #4]
            offset += sizeof(int64_t);
 80059ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80059ce:	3308      	adds	r3, #8
 80059d0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            int64_t bool_default = p->defval ? 1 : 0;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80059da:	4313      	orrs	r3, r2
 80059dc:	bf14      	ite	ne
 80059de:	2301      	movne	r3, #1
 80059e0:	2300      	moveq	r3, #0
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	b2db      	uxtb	r3, r3
 80059e6:	2200      	movs	r2, #0
 80059e8:	461c      	mov	r4, r3
 80059ea:	4615      	mov	r5, r2
 80059ec:	e9c7 4506 	strd	r4, r5, [r7, #24]
            memcpy(&buffer[offset], &bool_default, sizeof(int64_t));
 80059f0:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 80059f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80059f8:	18d1      	adds	r1, r2, r3
 80059fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059fe:	600a      	str	r2, [r1, #0]
 8005a00:	604b      	str	r3, [r1, #4]
            offset += sizeof(int64_t);
 8005a02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005a06:	3308      	adds	r3, #8
 8005a08:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            int64_t bool_min = 0;
 8005a0c:	f04f 0200 	mov.w	r2, #0
 8005a10:	f04f 0300 	mov.w	r3, #0
 8005a14:	e9c7 2304 	strd	r2, r3, [r7, #16]
            memcpy(&buffer[offset], &bool_min, sizeof(int64_t));
 8005a18:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8005a1c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005a20:	18d1      	adds	r1, r2, r3
 8005a22:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005a26:	600a      	str	r2, [r1, #0]
 8005a28:	604b      	str	r3, [r1, #4]
            offset += sizeof(int64_t);
 8005a2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005a2e:	3308      	adds	r3, #8
 8005a30:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            int64_t bool_max = 1;
 8005a34:	f04f 0201 	mov.w	r2, #1
 8005a38:	f04f 0300 	mov.w	r3, #0
 8005a3c:	e9c7 2302 	strd	r2, r3, [r7, #8]
            memcpy(&buffer[offset], &bool_max, sizeof(int64_t));
 8005a40:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8005a44:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005a48:	18d1      	adds	r1, r2, r3
 8005a4a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a4e:	600a      	str	r2, [r1, #0]
 8005a50:	604b      	str	r3, [r1, #4]
            offset += sizeof(int64_t);
 8005a52:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005a56:	3308      	adds	r3, #8
 8005a58:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            break;
 8005a5c:	e07b      	b.n	8005b56 <broadcast_parameter+0x376>

        case PARAM_TYPE_STRING: {
            buffer[offset++] = PARAM_TYPE_STRING;
 8005a5e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005a62:	1c5a      	adds	r2, r3, #1
 8005a64:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005a68:	33a8      	adds	r3, #168	@ 0xa8
 8005a6a:	443b      	add	r3, r7
 8005a6c:	2204      	movs	r2, #4
 8005a6e:	f803 2c4c 	strb.w	r2, [r3, #-76]

            // First string - default value
            uint8_t def_str_len = strlen(p->value.str);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	3314      	adds	r3, #20
 8005a76:	4618      	mov	r0, r3
 8005a78:	f7fa fbb0 	bl	80001dc <strlen>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
            buffer[offset++] = def_str_len;
 8005a82:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005a86:	1c5a      	adds	r2, r3, #1
 8005a88:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005a8c:	33a8      	adds	r3, #168	@ 0xa8
 8005a8e:	443b      	add	r3, r7
 8005a90:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8005a94:	f803 2c4c 	strb.w	r2, [r3, #-76]
            if (def_str_len > 0) {
 8005a98:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d012      	beq.n	8005ac6 <broadcast_parameter+0x2e6>
                memcpy(&buffer[offset], p->value.str, def_str_len);
 8005aa0:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8005aa4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005aa8:	18d0      	adds	r0, r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	3314      	adds	r3, #20
 8005aae:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8005ab2:	4619      	mov	r1, r3
 8005ab4:	f009 ffa7 	bl	800fa06 <memcpy>
                offset += def_str_len;
 8005ab8:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8005abc:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8005ac0:	4413      	add	r3, r2
 8005ac2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            }

            // Second string - actual value
            uint8_t str_len = strlen(p->value.str);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	3314      	adds	r3, #20
 8005aca:	4618      	mov	r0, r3
 8005acc:	f7fa fb86 	bl	80001dc <strlen>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
            buffer[offset++] = str_len;
 8005ad6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005ada:	1c5a      	adds	r2, r3, #1
 8005adc:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005ae0:	33a8      	adds	r3, #168	@ 0xa8
 8005ae2:	443b      	add	r3, r7
 8005ae4:	f897 209e 	ldrb.w	r2, [r7, #158]	@ 0x9e
 8005ae8:	f803 2c4c 	strb.w	r2, [r3, #-76]
            memcpy(&buffer[offset], p->value.str, str_len);
 8005aec:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8005af0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005af4:	18d0      	adds	r0, r2, r3
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	3314      	adds	r3, #20
 8005afa:	f897 209e 	ldrb.w	r2, [r7, #158]	@ 0x9e
 8005afe:	4619      	mov	r1, r3
 8005b00:	f009 ff81 	bl	800fa06 <memcpy>
            offset += str_len;
 8005b04:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 8005b08:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8005b0c:	4413      	add	r3, r2
 8005b0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

            // Third string is empty (min value - not used for strings)
            buffer[offset++] = 0;
 8005b12:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005b16:	1c5a      	adds	r2, r3, #1
 8005b18:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005b1c:	33a8      	adds	r3, #168	@ 0xa8
 8005b1e:	443b      	add	r3, r7
 8005b20:	2200      	movs	r2, #0
 8005b22:	f803 2c4c 	strb.w	r2, [r3, #-76]

            // Fourth string is empty (max value - not used for strings)
            buffer[offset++] = 0;
 8005b26:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005b2a:	1c5a      	adds	r2, r3, #1
 8005b2c:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005b30:	33a8      	adds	r3, #168	@ 0xa8
 8005b32:	443b      	add	r3, r7
 8005b34:	2200      	movs	r2, #0
 8005b36:	f803 2c4c 	strb.w	r2, [r3, #-76]
            break;
 8005b3a:	e00c      	b.n	8005b56 <broadcast_parameter+0x376>
 8005b3c:	08010f30 	.word	0x08010f30
        }

        default:
            buffer[offset++] = PARAM_TYPE_EMPTY;  // Empty type tag
 8005b40:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005b44:	1c5a      	adds	r2, r3, #1
 8005b46:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005b4a:	33a8      	adds	r3, #168	@ 0xa8
 8005b4c:	443b      	add	r3, r7
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f803 2c4c 	strb.w	r2, [r3, #-76]
            break;
 8005b54:	bf00      	nop
    }

    // Add parameter name at the end
    uint8_t name_len = strlen(p->name);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4618      	mov	r0, r3
 8005b5a:	f7fa fb3f 	bl	80001dc <strlen>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
    buffer[offset++] = name_len;
 8005b64:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005b68:	1c5a      	adds	r2, r3, #1
 8005b6a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005b6e:	33a8      	adds	r3, #168	@ 0xa8
 8005b70:	443b      	add	r3, r7
 8005b72:	f897 209d 	ldrb.w	r2, [r7, #157]	@ 0x9d
 8005b76:	f803 2c4c 	strb.w	r2, [r3, #-76]
    memcpy(&buffer[offset], p->name, name_len);
 8005b7a:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8005b7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005b82:	4413      	add	r3, r2
 8005b84:	6879      	ldr	r1, [r7, #4]
 8005b86:	f897 209d 	ldrb.w	r2, [r7, #157]	@ 0x9d
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f009 ff3b 	bl	800fa06 <memcpy>
    offset += name_len;
 8005b90:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 8005b94:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8005b98:	4413      	add	r3, r2
 8005b9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    // Find parameter index
    uint16_t param_index = 0;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
    for (uint16_t i = 0; i < MAX_PARAMETERS; i++) {
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
 8005baa:	e011      	b.n	8005bd0 <broadcast_parameter+0x3f0>
        if (&parameters[i] == p) {
 8005bac:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 8005bb0:	019b      	lsls	r3, r3, #6
 8005bb2:	4a29      	ldr	r2, [pc, #164]	@ (8005c58 <broadcast_parameter+0x478>)
 8005bb4:	4413      	add	r3, r2
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d104      	bne.n	8005bc6 <broadcast_parameter+0x3e6>
            param_index = i;
 8005bbc:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 8005bc0:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
            break;
 8005bc4:	e008      	b.n	8005bd8 <broadcast_parameter+0x3f8>
    for (uint16_t i = 0; i < MAX_PARAMETERS; i++) {
 8005bc6:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 8005bca:	3301      	adds	r3, #1
 8005bcc:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
 8005bd0:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 8005bd4:	2b63      	cmp	r3, #99	@ 0x63
 8005bd6:	d9e9      	bls.n	8005bac <broadcast_parameter+0x3cc>
        }
    }

    // Add parameter index
    buffer[offset++] = param_index & 0xFF;
 8005bd8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005bdc:	1c5a      	adds	r2, r3, #1
 8005bde:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005be2:	f8b7 20a2 	ldrh.w	r2, [r7, #162]	@ 0xa2
 8005be6:	b2d2      	uxtb	r2, r2
 8005be8:	33a8      	adds	r3, #168	@ 0xa8
 8005bea:	443b      	add	r3, r7
 8005bec:	f803 2c4c 	strb.w	r2, [r3, #-76]
    buffer[offset++] = (param_index >> 8) & 0xFF;
 8005bf0:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8005bf4:	0a1b      	lsrs	r3, r3, #8
 8005bf6:	b299      	uxth	r1, r3
 8005bf8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005bfc:	1c5a      	adds	r2, r3, #1
 8005bfe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005c02:	b2ca      	uxtb	r2, r1
 8005c04:	33a8      	adds	r3, #168	@ 0xa8
 8005c06:	443b      	add	r3, r7
 8005c08:	f803 2c4c 	strb.w	r2, [r3, #-76]

    // Send parameter with high priority
    static uint8_t transfer_id = 0;
    int result = canardRequestOrRespond(&canard,
 8005c0c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	9305      	str	r3, [sp, #20]
 8005c14:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005c18:	9304      	str	r3, [sp, #16]
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	9303      	str	r3, [sp, #12]
 8005c1e:	2308      	movs	r3, #8
 8005c20:	9302      	str	r3, [sp, #8]
 8005c22:	4b0e      	ldr	r3, [pc, #56]	@ (8005c5c <broadcast_parameter+0x47c>)
 8005c24:	9301      	str	r3, [sp, #4]
 8005c26:	230b      	movs	r3, #11
 8005c28:	9300      	str	r3, [sp, #0]
 8005c2a:	a309      	add	r3, pc, #36	@ (adr r3, 8005c50 <broadcast_parameter+0x470>)
 8005c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c30:	2100      	movs	r1, #0
 8005c32:	480b      	ldr	r0, [pc, #44]	@ (8005c60 <broadcast_parameter+0x480>)
 8005c34:	f7fb f89a 	bl	8000d6c <canardRequestOrRespond>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
                              offset);

    

    // Process TX queue to ensure it's sent
    processTxRxOnce(&canard, 0);
 8005c3e:	2100      	movs	r1, #0
 8005c40:	4807      	ldr	r0, [pc, #28]	@ (8005c60 <broadcast_parameter+0x480>)
 8005c42:	f7fd fdef 	bl	8003824 <processTxRxOnce>
}
 8005c46:	37a8      	adds	r7, #168	@ 0xa8
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c4e:	bf00      	nop
 8005c50:	39d1a4d5 	.word	0x39d1a4d5
 8005c54:	a7b622f9 	.word	0xa7b622f9
 8005c58:	20000000 	.word	0x20000000
 8005c5c:	20005b14 	.word	0x20005b14
 8005c60:	20005aa0 	.word	0x20005aa0

08005c64 <force_motor_movement>:
 * This implementation focuses on the essential commands needed for position control
 * @param position Target position in encoder counts
 * @return 1 if successful, 0 if failed, 2 if in progress
 */
int force_motor_movement(int32_t position)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b084      	sub	sp, #16
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
    static movement_state_t current_state = STATE_INIT;
    static uint32_t last_state_change = 0;
    static uint32_t position_to_reach = 0;
    
    // Reset if new position is requested
    if (position_to_reach != position) {
 8005c6c:	4b7d      	ldr	r3, [pc, #500]	@ (8005e64 <force_motor_movement+0x200>)
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d009      	beq.n	8005c8a <force_motor_movement+0x26>
        printf("MOTOR_DEBUG: Starting movement to position: %ld\n", (long)position);
 8005c76:	6879      	ldr	r1, [r7, #4]
 8005c78:	487b      	ldr	r0, [pc, #492]	@ (8005e68 <force_motor_movement+0x204>)
 8005c7a:	f7fc fec4 	bl	8002a06 <printf>
        current_state = STATE_INIT;
 8005c7e:	4b7b      	ldr	r3, [pc, #492]	@ (8005e6c <force_motor_movement+0x208>)
 8005c80:	2200      	movs	r2, #0
 8005c82:	701a      	strb	r2, [r3, #0]
        position_to_reach = position;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	4a77      	ldr	r2, [pc, #476]	@ (8005e64 <force_motor_movement+0x200>)
 8005c88:	6013      	str	r3, [r2, #0]
    }
    
    // Get current time for state timeouts
    uint32_t current_time = HAL_GetTick();
 8005c8a:	f000 fdd7 	bl	800683c <HAL_GetTick>
 8005c8e:	60f8      	str	r0, [r7, #12]
    
    // Ultra-fast state transitions for minimal command latency (was 5ms)
    const uint32_t STATE_TRANSITION_DELAY = 2;
 8005c90:	2302      	movs	r3, #2
 8005c92:	60bb      	str	r3, [r7, #8]
    
    // Main state machine
    switch (current_state) {
 8005c94:	4b75      	ldr	r3, [pc, #468]	@ (8005e6c <force_motor_movement+0x208>)
 8005c96:	781b      	ldrb	r3, [r3, #0]
 8005c98:	2b0c      	cmp	r3, #12
 8005c9a:	f200 80de 	bhi.w	8005e5a <force_motor_movement+0x1f6>
 8005c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8005ca4 <force_motor_movement+0x40>)
 8005ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ca4:	08005cd9 	.word	0x08005cd9
 8005ca8:	08005ce7 	.word	0x08005ce7
 8005cac:	08005cf5 	.word	0x08005cf5
 8005cb0:	08005d17 	.word	0x08005d17
 8005cb4:	08005d35 	.word	0x08005d35
 8005cb8:	08005d57 	.word	0x08005d57
 8005cbc:	08005d73 	.word	0x08005d73
 8005cc0:	08005d95 	.word	0x08005d95
 8005cc4:	08005db1 	.word	0x08005db1
 8005cc8:	08005de1 	.word	0x08005de1
 8005ccc:	08005dfd 	.word	0x08005dfd
 8005cd0:	08005e21 	.word	0x08005e21
 8005cd4:	08005e43 	.word	0x08005e43
        case STATE_INIT:
            // Just move to first state - Check position first
            current_state = STATE_CHECK_POSITION;
 8005cd8:	4b64      	ldr	r3, [pc, #400]	@ (8005e6c <force_motor_movement+0x208>)
 8005cda:	2201      	movs	r2, #1
 8005cdc:	701a      	strb	r2, [r3, #0]
            last_state_change = current_time;
 8005cde:	4a64      	ldr	r2, [pc, #400]	@ (8005e70 <force_motor_movement+0x20c>)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6013      	str	r3, [r2, #0]
            break;
 8005ce4:	e0b9      	b.n	8005e5a <force_motor_movement+0x1f6>

        case STATE_CHECK_POSITION:
            // Move directly to the next state - no position checking
            current_state = STATE_RESET_FAULT;
 8005ce6:	4b61      	ldr	r3, [pc, #388]	@ (8005e6c <force_motor_movement+0x208>)
 8005ce8:	2202      	movs	r2, #2
 8005cea:	701a      	strb	r2, [r3, #0]
            last_state_change = current_time;
 8005cec:	4a60      	ldr	r2, [pc, #384]	@ (8005e70 <force_motor_movement+0x20c>)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	6013      	str	r3, [r2, #0]
            break;
 8005cf2:	e0b2      	b.n	8005e5a <force_motor_movement+0x1f6>

        case STATE_RESET_FAULT:
            // Send NMT reset for fault recovery
            printf("Sending fault reset command\n");
 8005cf4:	485f      	ldr	r0, [pc, #380]	@ (8005e74 <force_motor_movement+0x210>)
 8005cf6:	f009 fd07 	bl	800f708 <puts>
            epos4_send_sdo_write(0x6040, 0x00, 0x00000080, 2); // Fault reset bit
 8005cfa:	2302      	movs	r3, #2
 8005cfc:	2280      	movs	r2, #128	@ 0x80
 8005cfe:	2100      	movs	r1, #0
 8005d00:	f246 0040 	movw	r0, #24640	@ 0x6040
 8005d04:	f7ff fc96 	bl	8005634 <epos4_send_sdo_write>

            // Move to next state
            current_state = STATE_WAIT_RESET;
 8005d08:	4b58      	ldr	r3, [pc, #352]	@ (8005e6c <force_motor_movement+0x208>)
 8005d0a:	2203      	movs	r2, #3
 8005d0c:	701a      	strb	r2, [r3, #0]
            last_state_change = current_time;
 8005d0e:	4a58      	ldr	r2, [pc, #352]	@ (8005e70 <force_motor_movement+0x20c>)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6013      	str	r3, [r2, #0]
            break;
 8005d14:	e0a1      	b.n	8005e5a <force_motor_movement+0x1f6>

        case STATE_WAIT_RESET:
            // Check if enough time has passed before next command
            if (current_time - last_state_change >= STATE_TRANSITION_DELAY) {
 8005d16:	4b56      	ldr	r3, [pc, #344]	@ (8005e70 <force_motor_movement+0x20c>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	1ad3      	subs	r3, r2, r3
 8005d1e:	68ba      	ldr	r2, [r7, #8]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	f200 8093 	bhi.w	8005e4c <force_motor_movement+0x1e8>
                current_state = STATE_SET_MODE;
 8005d26:	4b51      	ldr	r3, [pc, #324]	@ (8005e6c <force_motor_movement+0x208>)
 8005d28:	2204      	movs	r2, #4
 8005d2a:	701a      	strb	r2, [r3, #0]
                last_state_change = current_time;
 8005d2c:	4a50      	ldr	r2, [pc, #320]	@ (8005e70 <force_motor_movement+0x20c>)
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	6013      	str	r3, [r2, #0]
            }
            break;
 8005d32:	e08b      	b.n	8005e4c <force_motor_movement+0x1e8>

        case STATE_SET_MODE:
            // Set operation mode to Profile Position (PP)
            printf("Setting operation mode to Profile Position\n");
 8005d34:	4850      	ldr	r0, [pc, #320]	@ (8005e78 <force_motor_movement+0x214>)
 8005d36:	f009 fce7 	bl	800f708 <puts>
            epos4_send_sdo_write(0x6060, 0x00, 0x00000001, 1); // Profile Position mode
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	2201      	movs	r2, #1
 8005d3e:	2100      	movs	r1, #0
 8005d40:	f246 0060 	movw	r0, #24672	@ 0x6060
 8005d44:	f7ff fc76 	bl	8005634 <epos4_send_sdo_write>

            // Move to next state
            current_state = STATE_WAIT_MODE;
 8005d48:	4b48      	ldr	r3, [pc, #288]	@ (8005e6c <force_motor_movement+0x208>)
 8005d4a:	2205      	movs	r2, #5
 8005d4c:	701a      	strb	r2, [r3, #0]
            last_state_change = current_time;
 8005d4e:	4a48      	ldr	r2, [pc, #288]	@ (8005e70 <force_motor_movement+0x20c>)
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6013      	str	r3, [r2, #0]
            break;
 8005d54:	e081      	b.n	8005e5a <force_motor_movement+0x1f6>

        case STATE_WAIT_MODE:
            // Check if enough time has passed before next command
            if (current_time - last_state_change >= STATE_TRANSITION_DELAY) {
 8005d56:	4b46      	ldr	r3, [pc, #280]	@ (8005e70 <force_motor_movement+0x20c>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	68fa      	ldr	r2, [r7, #12]
 8005d5c:	1ad3      	subs	r3, r2, r3
 8005d5e:	68ba      	ldr	r2, [r7, #8]
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d875      	bhi.n	8005e50 <force_motor_movement+0x1ec>
                current_state = STATE_ENABLE_OP;
 8005d64:	4b41      	ldr	r3, [pc, #260]	@ (8005e6c <force_motor_movement+0x208>)
 8005d66:	2206      	movs	r2, #6
 8005d68:	701a      	strb	r2, [r3, #0]
                last_state_change = current_time;
 8005d6a:	4a41      	ldr	r2, [pc, #260]	@ (8005e70 <force_motor_movement+0x20c>)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6013      	str	r3, [r2, #0]
            }
            break;
 8005d70:	e06e      	b.n	8005e50 <force_motor_movement+0x1ec>

        case STATE_ENABLE_OP:
            // Send control word to enable operation (0x000F)
            printf("Sending enable operation command\n");
 8005d72:	4842      	ldr	r0, [pc, #264]	@ (8005e7c <force_motor_movement+0x218>)
 8005d74:	f009 fcc8 	bl	800f708 <puts>
            epos4_send_sdo_write(0x6040, 0x00, 0x0000000F, 2); // Enable operation state
 8005d78:	2302      	movs	r3, #2
 8005d7a:	220f      	movs	r2, #15
 8005d7c:	2100      	movs	r1, #0
 8005d7e:	f246 0040 	movw	r0, #24640	@ 0x6040
 8005d82:	f7ff fc57 	bl	8005634 <epos4_send_sdo_write>

            // Move to next state
            current_state = STATE_WAIT_ENABLE;
 8005d86:	4b39      	ldr	r3, [pc, #228]	@ (8005e6c <force_motor_movement+0x208>)
 8005d88:	2207      	movs	r2, #7
 8005d8a:	701a      	strb	r2, [r3, #0]
            last_state_change = current_time;
 8005d8c:	4a38      	ldr	r2, [pc, #224]	@ (8005e70 <force_motor_movement+0x20c>)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6013      	str	r3, [r2, #0]
            break;
 8005d92:	e062      	b.n	8005e5a <force_motor_movement+0x1f6>

        case STATE_WAIT_ENABLE:
            // Check if enough time has passed before next command
            if (current_time - last_state_change >= STATE_TRANSITION_DELAY) {
 8005d94:	4b36      	ldr	r3, [pc, #216]	@ (8005e70 <force_motor_movement+0x20c>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68fa      	ldr	r2, [r7, #12]
 8005d9a:	1ad3      	subs	r3, r2, r3
 8005d9c:	68ba      	ldr	r2, [r7, #8]
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d858      	bhi.n	8005e54 <force_motor_movement+0x1f0>
                current_state = STATE_SET_PARAMS;
 8005da2:	4b32      	ldr	r3, [pc, #200]	@ (8005e6c <force_motor_movement+0x208>)
 8005da4:	2208      	movs	r2, #8
 8005da6:	701a      	strb	r2, [r3, #0]
                last_state_change = current_time;
 8005da8:	4a31      	ldr	r2, [pc, #196]	@ (8005e70 <force_motor_movement+0x20c>)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6013      	str	r3, [r2, #0]
            }
            break;
 8005dae:	e051      	b.n	8005e54 <force_motor_movement+0x1f0>

        case STATE_SET_PARAMS:
            // Apply current motion profile parameters
            // These should be already set by the command handler based on movement size
            printf("Applying motion parameters: v=%lu, a=%lu, d=%lu\n",
 8005db0:	4b33      	ldr	r3, [pc, #204]	@ (8005e80 <force_motor_movement+0x21c>)
 8005db2:	6819      	ldr	r1, [r3, #0]
 8005db4:	4b33      	ldr	r3, [pc, #204]	@ (8005e84 <force_motor_movement+0x220>)
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	4b33      	ldr	r3, [pc, #204]	@ (8005e88 <force_motor_movement+0x224>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4833      	ldr	r0, [pc, #204]	@ (8005e8c <force_motor_movement+0x228>)
 8005dbe:	f7fc fe22 	bl	8002a06 <printf>
                   (unsigned long)profile_velocity,
                   (unsigned long)profile_acceleration,
                   (unsigned long)profile_deceleration);

            // Set profile velocity
            epos4_send_sdo_write(0x6081, 0x00, profile_velocity, 4);
 8005dc2:	4b2f      	ldr	r3, [pc, #188]	@ (8005e80 <force_motor_movement+0x21c>)
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	2304      	movs	r3, #4
 8005dc8:	2100      	movs	r1, #0
 8005dca:	f246 0081 	movw	r0, #24705	@ 0x6081
 8005dce:	f7ff fc31 	bl	8005634 <epos4_send_sdo_write>

            // Move to next state with minimal delay
            current_state = STATE_WAIT_PARAMS;
 8005dd2:	4b26      	ldr	r3, [pc, #152]	@ (8005e6c <force_motor_movement+0x208>)
 8005dd4:	2209      	movs	r2, #9
 8005dd6:	701a      	strb	r2, [r3, #0]
            last_state_change = current_time;
 8005dd8:	4a25      	ldr	r2, [pc, #148]	@ (8005e70 <force_motor_movement+0x20c>)
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	6013      	str	r3, [r2, #0]
            break;
 8005dde:	e03c      	b.n	8005e5a <force_motor_movement+0x1f6>

        case STATE_WAIT_PARAMS:
            // Check if enough time has passed before next command
            if (current_time - last_state_change >= STATE_TRANSITION_DELAY) {
 8005de0:	4b23      	ldr	r3, [pc, #140]	@ (8005e70 <force_motor_movement+0x20c>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	1ad3      	subs	r3, r2, r3
 8005de8:	68ba      	ldr	r2, [r7, #8]
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d834      	bhi.n	8005e58 <force_motor_movement+0x1f4>
                current_state = STATE_SET_POSITION;
 8005dee:	4b1f      	ldr	r3, [pc, #124]	@ (8005e6c <force_motor_movement+0x208>)
 8005df0:	220a      	movs	r2, #10
 8005df2:	701a      	strb	r2, [r3, #0]
                last_state_change = current_time;
 8005df4:	4a1e      	ldr	r2, [pc, #120]	@ (8005e70 <force_motor_movement+0x20c>)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	6013      	str	r3, [r2, #0]
            }
            break;
 8005dfa:	e02d      	b.n	8005e58 <force_motor_movement+0x1f4>

        case STATE_SET_POSITION:
            // Set target position
            printf("Setting target position: %ld\n", (long)position);
 8005dfc:	6879      	ldr	r1, [r7, #4]
 8005dfe:	4824      	ldr	r0, [pc, #144]	@ (8005e90 <force_motor_movement+0x22c>)
 8005e00:	f7fc fe01 	bl	8002a06 <printf>
            epos4_send_sdo_write(0x607A, 0x00, position, 4);
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	2304      	movs	r3, #4
 8005e08:	2100      	movs	r1, #0
 8005e0a:	f246 007a 	movw	r0, #24698	@ 0x607a
 8005e0e:	f7ff fc11 	bl	8005634 <epos4_send_sdo_write>

            // Move to next state
            current_state = STATE_APPLY_POSITION;
 8005e12:	4b16      	ldr	r3, [pc, #88]	@ (8005e6c <force_motor_movement+0x208>)
 8005e14:	220b      	movs	r2, #11
 8005e16:	701a      	strb	r2, [r3, #0]
            last_state_change = current_time;
 8005e18:	4a15      	ldr	r2, [pc, #84]	@ (8005e70 <force_motor_movement+0x20c>)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6013      	str	r3, [r2, #0]
            break;
 8005e1e:	e01c      	b.n	8005e5a <force_motor_movement+0x1f6>

        case STATE_APPLY_POSITION:
            // Send control word with bit 4 set (new position trigger)
            // This is CRITICAL - bit 4 must be set to trigger the move!
            printf("Triggering position movement\n");
 8005e20:	481c      	ldr	r0, [pc, #112]	@ (8005e94 <force_motor_movement+0x230>)
 8005e22:	f009 fc71 	bl	800f708 <puts>
            epos4_send_sdo_write(0x6040, 0x00, 0x0000001F, 2); // 0x000F with bit 4 set
 8005e26:	2302      	movs	r3, #2
 8005e28:	221f      	movs	r2, #31
 8005e2a:	2100      	movs	r1, #0
 8005e2c:	f246 0040 	movw	r0, #24640	@ 0x6040
 8005e30:	f7ff fc00 	bl	8005634 <epos4_send_sdo_write>

            // Motor is now moving - process is complete
            current_state = STATE_COMPLETE;
 8005e34:	4b0d      	ldr	r3, [pc, #52]	@ (8005e6c <force_motor_movement+0x208>)
 8005e36:	220c      	movs	r2, #12
 8005e38:	701a      	strb	r2, [r3, #0]
            last_state_change = current_time;
 8005e3a:	4a0d      	ldr	r2, [pc, #52]	@ (8005e70 <force_motor_movement+0x20c>)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6013      	str	r3, [r2, #0]
            break;
 8005e40:	e00b      	b.n	8005e5a <force_motor_movement+0x1f6>

        case STATE_COMPLETE:
            // Reset state machine for next movement
            current_state = STATE_INIT;
 8005e42:	4b0a      	ldr	r3, [pc, #40]	@ (8005e6c <force_motor_movement+0x208>)
 8005e44:	2200      	movs	r2, #0
 8005e46:	701a      	strb	r2, [r3, #0]
            return 1; // Success
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e007      	b.n	8005e5c <force_motor_movement+0x1f8>
            break;
 8005e4c:	bf00      	nop
 8005e4e:	e004      	b.n	8005e5a <force_motor_movement+0x1f6>
            break;
 8005e50:	bf00      	nop
 8005e52:	e002      	b.n	8005e5a <force_motor_movement+0x1f6>
            break;
 8005e54:	bf00      	nop
 8005e56:	e000      	b.n	8005e5a <force_motor_movement+0x1f6>
            break;
 8005e58:	bf00      	nop
    }
    
    // Still in progress
    return 2;
 8005e5a:	2302      	movs	r3, #2
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3710      	adds	r7, #16
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}
 8005e64:	20005b18 	.word	0x20005b18
 8005e68:	08011014 	.word	0x08011014
 8005e6c:	20005b1c 	.word	0x20005b1c
 8005e70:	20005b20 	.word	0x20005b20
 8005e74:	08011048 	.word	0x08011048
 8005e78:	08011064 	.word	0x08011064
 8005e7c:	08011090 	.word	0x08011090
 8005e80:	2000190c 	.word	0x2000190c
 8005e84:	20001910 	.word	0x20001910
 8005e88:	20001914 	.word	0x20001914
 8005e8c:	080110b4 	.word	0x080110b4
 8005e90:	080110e8 	.word	0x080110e8
 8005e94:	08011108 	.word	0x08011108

08005e98 <wait_for_tx_complete>:
/**
 * Helper function to ensure CAN buffer isn't overwhelmed
 * @param timeout_ms Maximum time to wait in milliseconds
 * @return true if a TX mailbox is available, false if timed out
 */
bool wait_for_tx_complete(uint32_t timeout_ms) {
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
    uint32_t start_time = HAL_GetTick();
 8005ea0:	f000 fccc 	bl	800683c <HAL_GetTick>
 8005ea4:	60f8      	str	r0, [r7, #12]
    // Wait until at least one TX mailbox is free or timeout occurs
    while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0 && 
 8005ea6:	e007      	b.n	8005eb8 <wait_for_tx_complete+0x20>
            HAL_GetTick() - start_time < timeout_ms) {
        // Keep processing received messages while waiting
        processTxRxOnce(&canard, 0);
 8005ea8:	2100      	movs	r1, #0
 8005eaa:	4811      	ldr	r0, [pc, #68]	@ (8005ef0 <wait_for_tx_complete+0x58>)
 8005eac:	f7fd fcba 	bl	8003824 <processTxRxOnce>
        // Keep watchdog happy
        IWDG->KR = 0xAAAA;
 8005eb0:	4b10      	ldr	r3, [pc, #64]	@ (8005ef4 <wait_for_tx_complete+0x5c>)
 8005eb2:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8005eb6:	601a      	str	r2, [r3, #0]
    while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0 && 
 8005eb8:	480f      	ldr	r0, [pc, #60]	@ (8005ef8 <wait_for_tx_complete+0x60>)
 8005eba:	f000 ffdf 	bl	8006e7c <HAL_CAN_GetTxMailboxesFreeLevel>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d107      	bne.n	8005ed4 <wait_for_tx_complete+0x3c>
            HAL_GetTick() - start_time < timeout_ms) {
 8005ec4:	f000 fcba 	bl	800683c <HAL_GetTick>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	1ad3      	subs	r3, r2, r3
    while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0 && 
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d8e9      	bhi.n	8005ea8 <wait_for_tx_complete+0x10>
    }
    return HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0;
 8005ed4:	4808      	ldr	r0, [pc, #32]	@ (8005ef8 <wait_for_tx_complete+0x60>)
 8005ed6:	f000 ffd1 	bl	8006e7c <HAL_CAN_GetTxMailboxesFreeLevel>
 8005eda:	4603      	mov	r3, r0
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	bf14      	ite	ne
 8005ee0:	2301      	movne	r3, #1
 8005ee2:	2300      	moveq	r3, #0
 8005ee4:	b2db      	uxtb	r3, r3
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3710      	adds	r7, #16
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop
 8005ef0:	20005aa0 	.word	0x20005aa0
 8005ef4:	40003000 	.word	0x40003000
 8005ef8:	200019d0 	.word	0x200019d0

08005efc <check_epos4_status>:
    
    
}

// Add this function to check EPOS4 status
void check_epos4_status(void) {
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b08a      	sub	sp, #40	@ 0x28
 8005f00:	af00      	add	r7, sp, #0
    // Create message to read statusword
    CAN_TxHeaderTypeDef tx_header;
    uint8_t tx_data[8] = {0};
 8005f02:	f107 0308 	add.w	r3, r7, #8
 8005f06:	2200      	movs	r2, #0
 8005f08:	601a      	str	r2, [r3, #0]
 8005f0a:	605a      	str	r2, [r3, #4]
    uint32_t tx_mailbox;
    
    printf("STATUS_DEBUG: Requesting EPOS4 statusword\n");
 8005f0c:	4829      	ldr	r0, [pc, #164]	@ (8005fb4 <check_epos4_status+0xb8>)
 8005f0e:	f009 fbfb 	bl	800f708 <puts>
    
    // Configure header for SDO message
    tx_header.StdId = 0x600 + EPOS4_NODE_ID;
 8005f12:	f240 6301 	movw	r3, #1537	@ 0x601
 8005f16:	613b      	str	r3, [r7, #16]
    tx_header.ExtId = 0;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	617b      	str	r3, [r7, #20]
    tx_header.IDE = CAN_ID_STD;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	61bb      	str	r3, [r7, #24]
    tx_header.RTR = CAN_RTR_DATA;
 8005f20:	2300      	movs	r3, #0
 8005f22:	61fb      	str	r3, [r7, #28]
    tx_header.DLC = 8;
 8005f24:	2308      	movs	r3, #8
 8005f26:	623b      	str	r3, [r7, #32]
    tx_header.TransmitGlobalTime = DISABLE;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    
    // Request statusword (0x6041)
    tx_data[0] = 0x40;  // Read command
 8005f2e:	2340      	movs	r3, #64	@ 0x40
 8005f30:	723b      	strb	r3, [r7, #8]
    tx_data[1] = 0x41;  // Index low byte
 8005f32:	2341      	movs	r3, #65	@ 0x41
 8005f34:	727b      	strb	r3, [r7, #9]
    tx_data[2] = 0x60;  // Index high byte
 8005f36:	2360      	movs	r3, #96	@ 0x60
 8005f38:	72bb      	strb	r3, [r7, #10]
    tx_data[3] = 0x00;  // Subindex
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	72fb      	strb	r3, [r7, #11]
    tx_data[4] = 0x00;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	733b      	strb	r3, [r7, #12]
    tx_data[5] = 0x00;
 8005f42:	2300      	movs	r3, #0
 8005f44:	737b      	strb	r3, [r7, #13]
    tx_data[6] = 0x00;
 8005f46:	2300      	movs	r3, #0
 8005f48:	73bb      	strb	r3, [r7, #14]
    tx_data[7] = 0x00;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	73fb      	strb	r3, [r7, #15]
    
    // Send the request
    HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_data, &tx_mailbox);
 8005f4e:	1d3b      	adds	r3, r7, #4
 8005f50:	f107 0208 	add.w	r2, r7, #8
 8005f54:	f107 0110 	add.w	r1, r7, #16
 8005f58:	4817      	ldr	r0, [pc, #92]	@ (8005fb8 <check_epos4_status+0xbc>)
 8005f5a:	f000 febf 	bl	8006cdc <HAL_CAN_AddTxMessage>
    
    // Allow time for response
    
    // Process any CAN messages
    processTxRxOnce(&canard, 10);
 8005f5e:	210a      	movs	r1, #10
 8005f60:	4816      	ldr	r0, [pc, #88]	@ (8005fbc <check_epos4_status+0xc0>)
 8005f62:	f7fd fc5f 	bl	8003824 <processTxRxOnce>
    
    // Also request current position
    printf("STATUS_DEBUG: Requesting current position\n");
 8005f66:	4816      	ldr	r0, [pc, #88]	@ (8005fc0 <check_epos4_status+0xc4>)
 8005f68:	f009 fbce 	bl	800f708 <puts>
    tx_data[0] = 0x40;  // Read command
 8005f6c:	2340      	movs	r3, #64	@ 0x40
 8005f6e:	723b      	strb	r3, [r7, #8]
    tx_data[1] = 0x64;  // Index low byte of 0x6064 (position actual value)
 8005f70:	2364      	movs	r3, #100	@ 0x64
 8005f72:	727b      	strb	r3, [r7, #9]
    tx_data[2] = 0x60;  // Index high byte
 8005f74:	2360      	movs	r3, #96	@ 0x60
 8005f76:	72bb      	strb	r3, [r7, #10]
    tx_data[3] = 0x00;  // Subindex
 8005f78:	2300      	movs	r3, #0
 8005f7a:	72fb      	strb	r3, [r7, #11]
    tx_data[4] = 0x00;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	733b      	strb	r3, [r7, #12]
    tx_data[5] = 0x00;
 8005f80:	2300      	movs	r3, #0
 8005f82:	737b      	strb	r3, [r7, #13]
    tx_data[6] = 0x00;
 8005f84:	2300      	movs	r3, #0
 8005f86:	73bb      	strb	r3, [r7, #14]
    tx_data[7] = 0x00;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	73fb      	strb	r3, [r7, #15]
    
    // Send the request
    HAL_CAN_AddTxMessage(&hcan1, &tx_header, tx_data, &tx_mailbox);
 8005f8c:	1d3b      	adds	r3, r7, #4
 8005f8e:	f107 0208 	add.w	r2, r7, #8
 8005f92:	f107 0110 	add.w	r1, r7, #16
 8005f96:	4808      	ldr	r0, [pc, #32]	@ (8005fb8 <check_epos4_status+0xbc>)
 8005f98:	f000 fea0 	bl	8006cdc <HAL_CAN_AddTxMessage>
    
    // Allow time for response
    
    // Process any CAN messages
    processTxRxOnce(&canard, 10);
 8005f9c:	210a      	movs	r1, #10
 8005f9e:	4807      	ldr	r0, [pc, #28]	@ (8005fbc <check_epos4_status+0xc0>)
 8005fa0:	f7fd fc40 	bl	8003824 <processTxRxOnce>
    
    printf("STATUS_DEBUG: Status check complete\n");
 8005fa4:	4807      	ldr	r0, [pc, #28]	@ (8005fc4 <check_epos4_status+0xc8>)
 8005fa6:	f009 fbaf 	bl	800f708 <puts>
}
 8005faa:	bf00      	nop
 8005fac:	3728      	adds	r7, #40	@ 0x28
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
 8005fb2:	bf00      	nop
 8005fb4:	08011148 	.word	0x08011148
 8005fb8:	200019d0 	.word	0x200019d0
 8005fbc:	20005aa0 	.word	0x20005aa0
 8005fc0:	08011174 	.word	0x08011174
 8005fc4:	080111a0 	.word	0x080111a0

08005fc8 <save_position_to_flash>:

/**
 * Save current motor position to flash memory to maintain position through power cycles
 * @param position Current motor position to save
 */
void save_position_to_flash(int32_t position) {
 8005fc8:	b5b0      	push	{r4, r5, r7, lr}
 8005fca:	b08a      	sub	sp, #40	@ 0x28
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
    // First make sure we have valid position
    if (position < minPosition - 10000 || position > maxPosition + 10000) {
 8005fd0:	4b3d      	ldr	r3, [pc, #244]	@ (80060c8 <save_position_to_flash+0x100>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f5a3 531c 	sub.w	r3, r3, #9984	@ 0x2700
 8005fd8:	3b10      	subs	r3, #16
 8005fda:	687a      	ldr	r2, [r7, #4]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	db07      	blt.n	8005ff0 <save_position_to_flash+0x28>
 8005fe0:	4b3a      	ldr	r3, [pc, #232]	@ (80060cc <save_position_to_flash+0x104>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8005fe8:	3310      	adds	r3, #16
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	429a      	cmp	r2, r3
 8005fee:	dd04      	ble.n	8005ffa <save_position_to_flash+0x32>
        printf("Invalid position for saving: %ld\n", (long)position);
 8005ff0:	6879      	ldr	r1, [r7, #4]
 8005ff2:	4837      	ldr	r0, [pc, #220]	@ (80060d0 <save_position_to_flash+0x108>)
 8005ff4:	f7fc fd07 	bl	8002a06 <printf>
        return;
 8005ff8:	e05d      	b.n	80060b6 <save_position_to_flash+0xee>
    }

    FLASH_EraseInitTypeDef EraseInit;
    uint32_t SectorError = 0;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	60fb      	str	r3, [r7, #12]
    HAL_StatusTypeDef status;

    // Unlock flash
    HAL_FLASH_Unlock();
 8005ffe:	f001 fc6d 	bl	80078dc <HAL_FLASH_Unlock>
    
    // Erase the sector
    EraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 8006002:	2300      	movs	r3, #0
 8006004:	613b      	str	r3, [r7, #16]
    EraseInit.Sector = FLASH_SECTOR_POSITION;
 8006006:	230b      	movs	r3, #11
 8006008:	61bb      	str	r3, [r7, #24]
    EraseInit.NbSectors = 1;
 800600a:	2301      	movs	r3, #1
 800600c:	61fb      	str	r3, [r7, #28]
    EraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800600e:	2302      	movs	r3, #2
 8006010:	623b      	str	r3, [r7, #32]
    
    printf("Saving position %ld to flash...\n", (long)position);
 8006012:	6879      	ldr	r1, [r7, #4]
 8006014:	482f      	ldr	r0, [pc, #188]	@ (80060d4 <save_position_to_flash+0x10c>)
 8006016:	f7fc fcf6 	bl	8002a06 <printf>
    
    status = HAL_FLASHEx_Erase(&EraseInit, &SectorError);
 800601a:	f107 020c 	add.w	r2, r7, #12
 800601e:	f107 0310 	add.w	r3, r7, #16
 8006022:	4611      	mov	r1, r2
 8006024:	4618      	mov	r0, r3
 8006026:	f001 fdbb 	bl	8007ba0 <HAL_FLASHEx_Erase>
 800602a:	4603      	mov	r3, r0
 800602c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != HAL_OK) {
 8006030:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006034:	2b00      	cmp	r3, #0
 8006036:	d008      	beq.n	800604a <save_position_to_flash+0x82>
        printf("Flash erase failed: %d\n", (int)status);
 8006038:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800603c:	4619      	mov	r1, r3
 800603e:	4826      	ldr	r0, [pc, #152]	@ (80060d8 <save_position_to_flash+0x110>)
 8006040:	f7fc fce1 	bl	8002a06 <printf>
        HAL_FLASH_Lock();
 8006044:	f001 fc6c 	bl	8007920 <HAL_FLASH_Lock>
        return;
 8006048:	e035      	b.n	80060b6 <save_position_to_flash+0xee>
    }
    
    // Write magic number first (for validation)
    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, POSITION_FLASH_ADDRESS, POSITION_MAGIC_NUMBER);
 800604a:	a31d      	add	r3, pc, #116	@ (adr r3, 80060c0 <save_position_to_flash+0xf8>)
 800604c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006050:	4922      	ldr	r1, [pc, #136]	@ (80060dc <save_position_to_flash+0x114>)
 8006052:	2002      	movs	r0, #2
 8006054:	f001 fbee 	bl	8007834 <HAL_FLASH_Program>
 8006058:	4603      	mov	r3, r0
 800605a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != HAL_OK) {
 800605e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006062:	2b00      	cmp	r3, #0
 8006064:	d008      	beq.n	8006078 <save_position_to_flash+0xb0>
        printf("Magic number write failed: %d\n", (int)status);
 8006066:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800606a:	4619      	mov	r1, r3
 800606c:	481c      	ldr	r0, [pc, #112]	@ (80060e0 <save_position_to_flash+0x118>)
 800606e:	f7fc fcca 	bl	8002a06 <printf>
        HAL_FLASH_Lock();
 8006072:	f001 fc55 	bl	8007920 <HAL_FLASH_Lock>
        return;
 8006076:	e01e      	b.n	80060b6 <save_position_to_flash+0xee>
    }
    
    // Then write the position
    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, POSITION_FLASH_ADDRESS + 4, (uint32_t)position);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	461c      	mov	r4, r3
 800607e:	4615      	mov	r5, r2
 8006080:	4622      	mov	r2, r4
 8006082:	462b      	mov	r3, r5
 8006084:	4917      	ldr	r1, [pc, #92]	@ (80060e4 <save_position_to_flash+0x11c>)
 8006086:	2002      	movs	r0, #2
 8006088:	f001 fbd4 	bl	8007834 <HAL_FLASH_Program>
 800608c:	4603      	mov	r3, r0
 800608e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status != HAL_OK) {
 8006092:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006096:	2b00      	cmp	r3, #0
 8006098:	d008      	beq.n	80060ac <save_position_to_flash+0xe4>
        printf("Position write failed: %d\n", (int)status);
 800609a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800609e:	4619      	mov	r1, r3
 80060a0:	4811      	ldr	r0, [pc, #68]	@ (80060e8 <save_position_to_flash+0x120>)
 80060a2:	f7fc fcb0 	bl	8002a06 <printf>
        HAL_FLASH_Lock();
 80060a6:	f001 fc3b 	bl	8007920 <HAL_FLASH_Lock>
        return;
 80060aa:	e004      	b.n	80060b6 <save_position_to_flash+0xee>
    }
    
    // Lock flash
    HAL_FLASH_Lock();
 80060ac:	f001 fc38 	bl	8007920 <HAL_FLASH_Lock>
    printf("Position saved to flash successfully\n");
 80060b0:	480e      	ldr	r0, [pc, #56]	@ (80060ec <save_position_to_flash+0x124>)
 80060b2:	f009 fb29 	bl	800f708 <puts>
}
 80060b6:	3728      	adds	r7, #40	@ 0x28
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bdb0      	pop	{r4, r5, r7, pc}
 80060bc:	f3af 8000 	nop.w
 80060c0:	eabf3412 	.word	0xeabf3412
 80060c4:	00000000 	.word	0x00000000
 80060c8:	20001908 	.word	0x20001908
 80060cc:	20001900 	.word	0x20001900
 80060d0:	080111c4 	.word	0x080111c4
 80060d4:	080111e8 	.word	0x080111e8
 80060d8:	0801120c 	.word	0x0801120c
 80060dc:	080e0000 	.word	0x080e0000
 80060e0:	08011224 	.word	0x08011224
 80060e4:	080e0004 	.word	0x080e0004
 80060e8:	08011244 	.word	0x08011244
 80060ec:	08011260 	.word	0x08011260

080060f0 <restore_position_from_flash>:

/**
 * Restore motor position from flash memory on startup
 * @return true if position was restored successfully
 */
bool restore_position_from_flash(void) {
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af00      	add	r7, sp, #0
    // Check if there is valid position data in flash
    uint32_t magic = *(__IO uint32_t*)POSITION_FLASH_ADDRESS;
 80060f6:	4b1f      	ldr	r3, [pc, #124]	@ (8006174 <restore_position_from_flash+0x84>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	607b      	str	r3, [r7, #4]
    
    // Verify magic number
    if (magic != POSITION_MAGIC_NUMBER) {
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	4a1e      	ldr	r2, [pc, #120]	@ (8006178 <restore_position_from_flash+0x88>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d005      	beq.n	8006110 <restore_position_from_flash+0x20>
        printf("No valid position data in flash (magic=%08lx)\n", (unsigned long)magic);
 8006104:	6879      	ldr	r1, [r7, #4]
 8006106:	481d      	ldr	r0, [pc, #116]	@ (800617c <restore_position_from_flash+0x8c>)
 8006108:	f7fc fc7d 	bl	8002a06 <printf>
        return false;
 800610c:	2300      	movs	r3, #0
 800610e:	e02d      	b.n	800616c <restore_position_from_flash+0x7c>
    }
    
    // Read the position value
    int32_t saved_position = *(__IO uint32_t*)(POSITION_FLASH_ADDRESS + 4);
 8006110:	4b1b      	ldr	r3, [pc, #108]	@ (8006180 <restore_position_from_flash+0x90>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	603b      	str	r3, [r7, #0]
    
    // Validate that the position is within reasonable bounds
    if (saved_position < minPosition - 10000 || saved_position > maxPosition + 10000) {
 8006116:	4b1b      	ldr	r3, [pc, #108]	@ (8006184 <restore_position_from_flash+0x94>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f5a3 531c 	sub.w	r3, r3, #9984	@ 0x2700
 800611e:	3b10      	subs	r3, #16
 8006120:	683a      	ldr	r2, [r7, #0]
 8006122:	429a      	cmp	r2, r3
 8006124:	db07      	blt.n	8006136 <restore_position_from_flash+0x46>
 8006126:	4b18      	ldr	r3, [pc, #96]	@ (8006188 <restore_position_from_flash+0x98>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800612e:	3310      	adds	r3, #16
 8006130:	683a      	ldr	r2, [r7, #0]
 8006132:	429a      	cmp	r2, r3
 8006134:	dd05      	ble.n	8006142 <restore_position_from_flash+0x52>
        printf("Saved position out of range: %ld\n", (long)saved_position);
 8006136:	6839      	ldr	r1, [r7, #0]
 8006138:	4814      	ldr	r0, [pc, #80]	@ (800618c <restore_position_from_flash+0x9c>)
 800613a:	f7fc fc64 	bl	8002a06 <printf>
        return false;
 800613e:	2300      	movs	r3, #0
 8006140:	e014      	b.n	800616c <restore_position_from_flash+0x7c>
    }
    
    printf("Restoring saved position: %ld\n", (long)saved_position);
 8006142:	6839      	ldr	r1, [r7, #0]
 8006144:	4812      	ldr	r0, [pc, #72]	@ (8006190 <restore_position_from_flash+0xa0>)
 8006146:	f7fc fc5e 	bl	8002a06 <printf>
    
    // Set the EPOS4 position counter to match the saved position
    // Using SDO write to object 0x2081 subindex 0 (position counter)
    epos4_send_sdo_write(0x2081, 0x00, saved_position, 4);
 800614a:	683a      	ldr	r2, [r7, #0]
 800614c:	2304      	movs	r3, #4
 800614e:	2100      	movs	r1, #0
 8006150:	f242 0081 	movw	r0, #8321	@ 0x2081
 8006154:	f7ff fa6e 	bl	8005634 <epos4_send_sdo_write>
    HAL_Delay(100); // Wait for command to complete
 8006158:	2064      	movs	r0, #100	@ 0x64
 800615a:	f000 fb7b 	bl	8006854 <HAL_Delay>
    
    // Important: Also update our internal position tracking
    targetPosition = saved_position;
 800615e:	4a0d      	ldr	r2, [pc, #52]	@ (8006194 <restore_position_from_flash+0xa4>)
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	6013      	str	r3, [r2, #0]
    current_position = saved_position;
 8006164:	4a0c      	ldr	r2, [pc, #48]	@ (8006198 <restore_position_from_flash+0xa8>)
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	6013      	str	r3, [r2, #0]
    
    return true;
 800616a:	2301      	movs	r3, #1
}
 800616c:	4618      	mov	r0, r3
 800616e:	3708      	adds	r7, #8
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}
 8006174:	080e0000 	.word	0x080e0000
 8006178:	eabf3412 	.word	0xeabf3412
 800617c:	08011288 	.word	0x08011288
 8006180:	080e0004 	.word	0x080e0004
 8006184:	20001908 	.word	0x20001908
 8006188:	20001900 	.word	0x20001900
 800618c:	080112b8 	.word	0x080112b8
 8006190:	080112dc 	.word	0x080112dc
 8006194:	200019bc 	.word	0x200019bc
 8006198:	20001a98 	.word	0x20001a98

0800619c <periodic_position_save>:

/**
 * Periodically check if position has changed and save to flash if needed
 */
void periodic_position_save(void) {
 800619c:	b580      	push	{r7, lr}
 800619e:	b082      	sub	sp, #8
 80061a0:	af00      	add	r7, sp, #0
    static uint32_t last_save_time = 0;
    static int32_t last_saved_position = 0;
    uint32_t current_time = HAL_GetTick();
 80061a2:	f000 fb4b 	bl	800683c <HAL_GetTick>
 80061a6:	6078      	str	r0, [r7, #4]
    
    // Save position every 30 seconds if it changed significantly
    if (current_time - last_save_time > 30000) {
 80061a8:	4b11      	ldr	r3, [pc, #68]	@ (80061f0 <periodic_position_save+0x54>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	687a      	ldr	r2, [r7, #4]
 80061ae:	1ad3      	subs	r3, r2, r3
 80061b0:	f247 5230 	movw	r2, #30000	@ 0x7530
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d916      	bls.n	80061e6 <periodic_position_save+0x4a>
        // Only save if position changed by more than 1000 steps
        if (abs(current_position - last_saved_position) > 1000) {
 80061b8:	4b0e      	ldr	r3, [pc, #56]	@ (80061f4 <periodic_position_save+0x58>)
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	4b0e      	ldr	r3, [pc, #56]	@ (80061f8 <periodic_position_save+0x5c>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	1ad3      	subs	r3, r2, r3
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	bfb8      	it	lt
 80061c6:	425b      	neglt	r3, r3
 80061c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80061cc:	dd08      	ble.n	80061e0 <periodic_position_save+0x44>
            save_position_to_flash(current_position);
 80061ce:	4b09      	ldr	r3, [pc, #36]	@ (80061f4 <periodic_position_save+0x58>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4618      	mov	r0, r3
 80061d4:	f7ff fef8 	bl	8005fc8 <save_position_to_flash>
            last_saved_position = current_position;
 80061d8:	4b06      	ldr	r3, [pc, #24]	@ (80061f4 <periodic_position_save+0x58>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a06      	ldr	r2, [pc, #24]	@ (80061f8 <periodic_position_save+0x5c>)
 80061de:	6013      	str	r3, [r2, #0]
        }
        last_save_time = current_time;
 80061e0:	4a03      	ldr	r2, [pc, #12]	@ (80061f0 <periodic_position_save+0x54>)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6013      	str	r3, [r2, #0]
    }
}
 80061e6:	bf00      	nop
 80061e8:	3708      	adds	r7, #8
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bd80      	pop	{r7, pc}
 80061ee:	bf00      	nop
 80061f0:	20005b24 	.word	0x20005b24
 80061f4:	20001a98 	.word	0x20001a98
 80061f8:	20005b28 	.word	0x20005b28

080061fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b082      	sub	sp, #8
 8006200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006202:	2300      	movs	r3, #0
 8006204:	607b      	str	r3, [r7, #4]
 8006206:	4b10      	ldr	r3, [pc, #64]	@ (8006248 <HAL_MspInit+0x4c>)
 8006208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800620a:	4a0f      	ldr	r2, [pc, #60]	@ (8006248 <HAL_MspInit+0x4c>)
 800620c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006210:	6453      	str	r3, [r2, #68]	@ 0x44
 8006212:	4b0d      	ldr	r3, [pc, #52]	@ (8006248 <HAL_MspInit+0x4c>)
 8006214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006216:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800621a:	607b      	str	r3, [r7, #4]
 800621c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800621e:	2300      	movs	r3, #0
 8006220:	603b      	str	r3, [r7, #0]
 8006222:	4b09      	ldr	r3, [pc, #36]	@ (8006248 <HAL_MspInit+0x4c>)
 8006224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006226:	4a08      	ldr	r2, [pc, #32]	@ (8006248 <HAL_MspInit+0x4c>)
 8006228:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800622c:	6413      	str	r3, [r2, #64]	@ 0x40
 800622e:	4b06      	ldr	r3, [pc, #24]	@ (8006248 <HAL_MspInit+0x4c>)
 8006230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006236:	603b      	str	r3, [r7, #0]
 8006238:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800623a:	2007      	movs	r0, #7
 800623c:	f001 fab8 	bl	80077b0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006240:	bf00      	nop
 8006242:	3708      	adds	r7, #8
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}
 8006248:	40023800 	.word	0x40023800

0800624c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b08c      	sub	sp, #48	@ 0x30
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006254:	f107 031c 	add.w	r3, r7, #28
 8006258:	2200      	movs	r2, #0
 800625a:	601a      	str	r2, [r3, #0]
 800625c:	605a      	str	r2, [r3, #4]
 800625e:	609a      	str	r2, [r3, #8]
 8006260:	60da      	str	r2, [r3, #12]
 8006262:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a45      	ldr	r2, [pc, #276]	@ (8006380 <HAL_CAN_MspInit+0x134>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d135      	bne.n	80062da <HAL_CAN_MspInit+0x8e>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800626e:	2300      	movs	r3, #0
 8006270:	61bb      	str	r3, [r7, #24]
 8006272:	4b44      	ldr	r3, [pc, #272]	@ (8006384 <HAL_CAN_MspInit+0x138>)
 8006274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006276:	4a43      	ldr	r2, [pc, #268]	@ (8006384 <HAL_CAN_MspInit+0x138>)
 8006278:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800627c:	6413      	str	r3, [r2, #64]	@ 0x40
 800627e:	4b41      	ldr	r3, [pc, #260]	@ (8006384 <HAL_CAN_MspInit+0x138>)
 8006280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006282:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006286:	61bb      	str	r3, [r7, #24]
 8006288:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800628a:	2300      	movs	r3, #0
 800628c:	617b      	str	r3, [r7, #20]
 800628e:	4b3d      	ldr	r3, [pc, #244]	@ (8006384 <HAL_CAN_MspInit+0x138>)
 8006290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006292:	4a3c      	ldr	r2, [pc, #240]	@ (8006384 <HAL_CAN_MspInit+0x138>)
 8006294:	f043 0302 	orr.w	r3, r3, #2
 8006298:	6313      	str	r3, [r2, #48]	@ 0x30
 800629a:	4b3a      	ldr	r3, [pc, #232]	@ (8006384 <HAL_CAN_MspInit+0x138>)
 800629c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800629e:	f003 0302 	and.w	r3, r3, #2
 80062a2:	617b      	str	r3, [r7, #20]
 80062a4:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80062a6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80062aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80062ac:	2302      	movs	r3, #2
 80062ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062b0:	2300      	movs	r3, #0
 80062b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80062b4:	2303      	movs	r3, #3
 80062b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80062b8:	2309      	movs	r3, #9
 80062ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80062bc:	f107 031c 	add.w	r3, r7, #28
 80062c0:	4619      	mov	r1, r3
 80062c2:	4831      	ldr	r0, [pc, #196]	@ (8006388 <HAL_CAN_MspInit+0x13c>)
 80062c4:	f001 fd8e 	bl	8007de4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80062c8:	2200      	movs	r2, #0
 80062ca:	2100      	movs	r1, #0
 80062cc:	2014      	movs	r0, #20
 80062ce:	f001 fa7a 	bl	80077c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80062d2:	2014      	movs	r0, #20
 80062d4:	f001 fa93 	bl	80077fe <HAL_NVIC_EnableIRQ>
    
    /* USER CODE BEGIN CAN2_MspInit 1 */
    printf("HAL_CAN_MspInit: CAN2 initialization complete\n");
    /* USER CODE END CAN2_MspInit 1 */
  }
}
 80062d8:	e04d      	b.n	8006376 <HAL_CAN_MspInit+0x12a>
  else if(hcan->Instance==CAN2)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a2b      	ldr	r2, [pc, #172]	@ (800638c <HAL_CAN_MspInit+0x140>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d148      	bne.n	8006376 <HAL_CAN_MspInit+0x12a>
    printf("HAL_CAN_MspInit: Configuring CAN2 pins and clocks\n");
 80062e4:	482a      	ldr	r0, [pc, #168]	@ (8006390 <HAL_CAN_MspInit+0x144>)
 80062e6:	f009 fa0f 	bl	800f708 <puts>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80062ea:	2300      	movs	r3, #0
 80062ec:	613b      	str	r3, [r7, #16]
 80062ee:	4b25      	ldr	r3, [pc, #148]	@ (8006384 <HAL_CAN_MspInit+0x138>)
 80062f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062f2:	4a24      	ldr	r2, [pc, #144]	@ (8006384 <HAL_CAN_MspInit+0x138>)
 80062f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80062f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80062fa:	4b22      	ldr	r3, [pc, #136]	@ (8006384 <HAL_CAN_MspInit+0x138>)
 80062fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006302:	613b      	str	r3, [r7, #16]
 8006304:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8006306:	2300      	movs	r3, #0
 8006308:	60fb      	str	r3, [r7, #12]
 800630a:	4b1e      	ldr	r3, [pc, #120]	@ (8006384 <HAL_CAN_MspInit+0x138>)
 800630c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800630e:	4a1d      	ldr	r2, [pc, #116]	@ (8006384 <HAL_CAN_MspInit+0x138>)
 8006310:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006314:	6413      	str	r3, [r2, #64]	@ 0x40
 8006316:	4b1b      	ldr	r3, [pc, #108]	@ (8006384 <HAL_CAN_MspInit+0x138>)
 8006318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800631a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800631e:	60fb      	str	r3, [r7, #12]
 8006320:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006322:	2300      	movs	r3, #0
 8006324:	60bb      	str	r3, [r7, #8]
 8006326:	4b17      	ldr	r3, [pc, #92]	@ (8006384 <HAL_CAN_MspInit+0x138>)
 8006328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800632a:	4a16      	ldr	r2, [pc, #88]	@ (8006384 <HAL_CAN_MspInit+0x138>)
 800632c:	f043 0302 	orr.w	r3, r3, #2
 8006330:	6313      	str	r3, [r2, #48]	@ 0x30
 8006332:	4b14      	ldr	r3, [pc, #80]	@ (8006384 <HAL_CAN_MspInit+0x138>)
 8006334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006336:	f003 0302 	and.w	r3, r3, #2
 800633a:	60bb      	str	r3, [r7, #8]
 800633c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800633e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8006342:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006344:	2302      	movs	r3, #2
 8006346:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006348:	2300      	movs	r3, #0
 800634a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800634c:	2303      	movs	r3, #3
 800634e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8006350:	2309      	movs	r3, #9
 8006352:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006354:	f107 031c 	add.w	r3, r7, #28
 8006358:	4619      	mov	r1, r3
 800635a:	480b      	ldr	r0, [pc, #44]	@ (8006388 <HAL_CAN_MspInit+0x13c>)
 800635c:	f001 fd42 	bl	8007de4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8006360:	2200      	movs	r2, #0
 8006362:	2100      	movs	r1, #0
 8006364:	2040      	movs	r0, #64	@ 0x40
 8006366:	f001 fa2e 	bl	80077c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800636a:	2040      	movs	r0, #64	@ 0x40
 800636c:	f001 fa47 	bl	80077fe <HAL_NVIC_EnableIRQ>
    printf("HAL_CAN_MspInit: CAN2 initialization complete\n");
 8006370:	4808      	ldr	r0, [pc, #32]	@ (8006394 <HAL_CAN_MspInit+0x148>)
 8006372:	f009 f9c9 	bl	800f708 <puts>
}
 8006376:	bf00      	nop
 8006378:	3730      	adds	r7, #48	@ 0x30
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop
 8006380:	40006400 	.word	0x40006400
 8006384:	40023800 	.word	0x40023800
 8006388:	40020400 	.word	0x40020400
 800638c:	40006800 	.word	0x40006800
 8006390:	080112fc 	.word	0x080112fc
 8006394:	08011330 	.word	0x08011330

08006398 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b08e      	sub	sp, #56	@ 0x38
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80063a4:	2200      	movs	r2, #0
 80063a6:	601a      	str	r2, [r3, #0]
 80063a8:	605a      	str	r2, [r3, #4]
 80063aa:	609a      	str	r2, [r3, #8]
 80063ac:	60da      	str	r2, [r3, #12]
 80063ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80063b0:	f107 0314 	add.w	r3, r7, #20
 80063b4:	2200      	movs	r2, #0
 80063b6:	601a      	str	r2, [r3, #0]
 80063b8:	605a      	str	r2, [r3, #4]
 80063ba:	609a      	str	r2, [r3, #8]
 80063bc:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a31      	ldr	r2, [pc, #196]	@ (8006488 <HAL_I2S_MspInit+0xf0>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d15a      	bne.n	800647e <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80063c8:	2301      	movs	r3, #1
 80063ca:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80063cc:	23c0      	movs	r3, #192	@ 0xc0
 80063ce:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80063d0:	2302      	movs	r3, #2
 80063d2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80063d4:	f107 0314 	add.w	r3, r7, #20
 80063d8:	4618      	mov	r0, r3
 80063da:	f005 f90b 	bl	800b5f4 <HAL_RCCEx_PeriphCLKConfig>
 80063de:	4603      	mov	r3, r0
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d001      	beq.n	80063e8 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 80063e4:	f7fe f910 	bl	8004608 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80063e8:	2300      	movs	r3, #0
 80063ea:	613b      	str	r3, [r7, #16]
 80063ec:	4b27      	ldr	r3, [pc, #156]	@ (800648c <HAL_I2S_MspInit+0xf4>)
 80063ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063f0:	4a26      	ldr	r2, [pc, #152]	@ (800648c <HAL_I2S_MspInit+0xf4>)
 80063f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80063f8:	4b24      	ldr	r3, [pc, #144]	@ (800648c <HAL_I2S_MspInit+0xf4>)
 80063fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006400:	613b      	str	r3, [r7, #16]
 8006402:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006404:	2300      	movs	r3, #0
 8006406:	60fb      	str	r3, [r7, #12]
 8006408:	4b20      	ldr	r3, [pc, #128]	@ (800648c <HAL_I2S_MspInit+0xf4>)
 800640a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800640c:	4a1f      	ldr	r2, [pc, #124]	@ (800648c <HAL_I2S_MspInit+0xf4>)
 800640e:	f043 0301 	orr.w	r3, r3, #1
 8006412:	6313      	str	r3, [r2, #48]	@ 0x30
 8006414:	4b1d      	ldr	r3, [pc, #116]	@ (800648c <HAL_I2S_MspInit+0xf4>)
 8006416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006418:	f003 0301 	and.w	r3, r3, #1
 800641c:	60fb      	str	r3, [r7, #12]
 800641e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006420:	2300      	movs	r3, #0
 8006422:	60bb      	str	r3, [r7, #8]
 8006424:	4b19      	ldr	r3, [pc, #100]	@ (800648c <HAL_I2S_MspInit+0xf4>)
 8006426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006428:	4a18      	ldr	r2, [pc, #96]	@ (800648c <HAL_I2S_MspInit+0xf4>)
 800642a:	f043 0304 	orr.w	r3, r3, #4
 800642e:	6313      	str	r3, [r2, #48]	@ 0x30
 8006430:	4b16      	ldr	r3, [pc, #88]	@ (800648c <HAL_I2S_MspInit+0xf4>)
 8006432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006434:	f003 0304 	and.w	r3, r3, #4
 8006438:	60bb      	str	r3, [r7, #8]
 800643a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800643c:	2310      	movs	r3, #16
 800643e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006440:	2302      	movs	r3, #2
 8006442:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006444:	2300      	movs	r3, #0
 8006446:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006448:	2300      	movs	r3, #0
 800644a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800644c:	2306      	movs	r3, #6
 800644e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8006450:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006454:	4619      	mov	r1, r3
 8006456:	480e      	ldr	r0, [pc, #56]	@ (8006490 <HAL_I2S_MspInit+0xf8>)
 8006458:	f001 fcc4 	bl	8007de4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800645c:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8006460:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006462:	2302      	movs	r3, #2
 8006464:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006466:	2300      	movs	r3, #0
 8006468:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800646a:	2300      	movs	r3, #0
 800646c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800646e:	2306      	movs	r3, #6
 8006470:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006472:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006476:	4619      	mov	r1, r3
 8006478:	4806      	ldr	r0, [pc, #24]	@ (8006494 <HAL_I2S_MspInit+0xfc>)
 800647a:	f001 fcb3 	bl	8007de4 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800647e:	bf00      	nop
 8006480:	3738      	adds	r7, #56	@ 0x38
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	40003c00 	.word	0x40003c00
 800648c:	40023800 	.word	0x40023800
 8006490:	40020000 	.word	0x40020000
 8006494:	40020800 	.word	0x40020800

08006498 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b08a      	sub	sp, #40	@ 0x28
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064a0:	f107 0314 	add.w	r3, r7, #20
 80064a4:	2200      	movs	r2, #0
 80064a6:	601a      	str	r2, [r3, #0]
 80064a8:	605a      	str	r2, [r3, #4]
 80064aa:	609a      	str	r2, [r3, #8]
 80064ac:	60da      	str	r2, [r3, #12]
 80064ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a19      	ldr	r2, [pc, #100]	@ (800651c <HAL_SPI_MspInit+0x84>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d12b      	bne.n	8006512 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80064ba:	2300      	movs	r3, #0
 80064bc:	613b      	str	r3, [r7, #16]
 80064be:	4b18      	ldr	r3, [pc, #96]	@ (8006520 <HAL_SPI_MspInit+0x88>)
 80064c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064c2:	4a17      	ldr	r2, [pc, #92]	@ (8006520 <HAL_SPI_MspInit+0x88>)
 80064c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80064c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80064ca:	4b15      	ldr	r3, [pc, #84]	@ (8006520 <HAL_SPI_MspInit+0x88>)
 80064cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064d2:	613b      	str	r3, [r7, #16]
 80064d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80064d6:	2300      	movs	r3, #0
 80064d8:	60fb      	str	r3, [r7, #12]
 80064da:	4b11      	ldr	r3, [pc, #68]	@ (8006520 <HAL_SPI_MspInit+0x88>)
 80064dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064de:	4a10      	ldr	r2, [pc, #64]	@ (8006520 <HAL_SPI_MspInit+0x88>)
 80064e0:	f043 0301 	orr.w	r3, r3, #1
 80064e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80064e6:	4b0e      	ldr	r3, [pc, #56]	@ (8006520 <HAL_SPI_MspInit+0x88>)
 80064e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	60fb      	str	r3, [r7, #12]
 80064f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80064f2:	23e0      	movs	r3, #224	@ 0xe0
 80064f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80064f6:	2302      	movs	r3, #2
 80064f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064fa:	2300      	movs	r3, #0
 80064fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064fe:	2300      	movs	r3, #0
 8006500:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006502:	2305      	movs	r3, #5
 8006504:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006506:	f107 0314 	add.w	r3, r7, #20
 800650a:	4619      	mov	r1, r3
 800650c:	4805      	ldr	r0, [pc, #20]	@ (8006524 <HAL_SPI_MspInit+0x8c>)
 800650e:	f001 fc69 	bl	8007de4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8006512:	bf00      	nop
 8006514:	3728      	adds	r7, #40	@ 0x28
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
 800651a:	bf00      	nop
 800651c:	40013000 	.word	0x40013000
 8006520:	40023800 	.word	0x40023800
 8006524:	40020000 	.word	0x40020000

08006528 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006528:	b480      	push	{r7}
 800652a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800652c:	bf00      	nop
 800652e:	e7fd      	b.n	800652c <NMI_Handler+0x4>

08006530 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006530:	b480      	push	{r7}
 8006532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006534:	bf00      	nop
 8006536:	e7fd      	b.n	8006534 <HardFault_Handler+0x4>

08006538 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006538:	b480      	push	{r7}
 800653a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800653c:	bf00      	nop
 800653e:	e7fd      	b.n	800653c <MemManage_Handler+0x4>

08006540 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006540:	b480      	push	{r7}
 8006542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006544:	bf00      	nop
 8006546:	e7fd      	b.n	8006544 <BusFault_Handler+0x4>

08006548 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006548:	b480      	push	{r7}
 800654a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800654c:	bf00      	nop
 800654e:	e7fd      	b.n	800654c <UsageFault_Handler+0x4>

08006550 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006550:	b480      	push	{r7}
 8006552:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006554:	bf00      	nop
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr

0800655e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800655e:	b480      	push	{r7}
 8006560:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006562:	bf00      	nop
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr

0800656c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800656c:	b480      	push	{r7}
 800656e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006570:	bf00      	nop
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr

0800657a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800657a:	b580      	push	{r7, lr}
 800657c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800657e:	f000 f949 	bl	8006814 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006582:	bf00      	nop
 8006584:	bd80      	pop	{r7, pc}
	...

08006588 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800658c:	4802      	ldr	r0, [pc, #8]	@ (8006598 <CAN1_RX0_IRQHandler+0x10>)
 800658e:	f000 fe1a 	bl	80071c6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8006592:	bf00      	nop
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	200019d0 	.word	0x200019d0

0800659c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80065a0:	4802      	ldr	r0, [pc, #8]	@ (80065ac <OTG_FS_IRQHandler+0x10>)
 80065a2:	f002 f8cf 	bl	8008744 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80065a6:	bf00      	nop
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop
 80065ac:	20005f30 	.word	0x20005f30

080065b0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b086      	sub	sp, #24
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	60f8      	str	r0, [r7, #12]
 80065b8:	60b9      	str	r1, [r7, #8]
 80065ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80065bc:	2300      	movs	r3, #0
 80065be:	617b      	str	r3, [r7, #20]
 80065c0:	e00a      	b.n	80065d8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80065c2:	f3af 8000 	nop.w
 80065c6:	4601      	mov	r1, r0
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	1c5a      	adds	r2, r3, #1
 80065cc:	60ba      	str	r2, [r7, #8]
 80065ce:	b2ca      	uxtb	r2, r1
 80065d0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	3301      	adds	r3, #1
 80065d6:	617b      	str	r3, [r7, #20]
 80065d8:	697a      	ldr	r2, [r7, #20]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	429a      	cmp	r2, r3
 80065de:	dbf0      	blt.n	80065c2 <_read+0x12>
  }

  return len;
 80065e0:	687b      	ldr	r3, [r7, #4]
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3718      	adds	r7, #24
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}

080065ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80065ea:	b580      	push	{r7, lr}
 80065ec:	b086      	sub	sp, #24
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	60f8      	str	r0, [r7, #12]
 80065f2:	60b9      	str	r1, [r7, #8]
 80065f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80065f6:	2300      	movs	r3, #0
 80065f8:	617b      	str	r3, [r7, #20]
 80065fa:	e009      	b.n	8006610 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	1c5a      	adds	r2, r3, #1
 8006600:	60ba      	str	r2, [r7, #8]
 8006602:	781b      	ldrb	r3, [r3, #0]
 8006604:	4618      	mov	r0, r3
 8006606:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	3301      	adds	r3, #1
 800660e:	617b      	str	r3, [r7, #20]
 8006610:	697a      	ldr	r2, [r7, #20]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	429a      	cmp	r2, r3
 8006616:	dbf1      	blt.n	80065fc <_write+0x12>
  }
  return len;
 8006618:	687b      	ldr	r3, [r7, #4]
}
 800661a:	4618      	mov	r0, r3
 800661c:	3718      	adds	r7, #24
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}

08006622 <_close>:

int _close(int file)
{
 8006622:	b480      	push	{r7}
 8006624:	b083      	sub	sp, #12
 8006626:	af00      	add	r7, sp, #0
 8006628:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800662a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800662e:	4618      	mov	r0, r3
 8006630:	370c      	adds	r7, #12
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr

0800663a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800663a:	b480      	push	{r7}
 800663c:	b083      	sub	sp, #12
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
 8006642:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800664a:	605a      	str	r2, [r3, #4]
  return 0;
 800664c:	2300      	movs	r3, #0
}
 800664e:	4618      	mov	r0, r3
 8006650:	370c      	adds	r7, #12
 8006652:	46bd      	mov	sp, r7
 8006654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006658:	4770      	bx	lr

0800665a <_isatty>:

int _isatty(int file)
{
 800665a:	b480      	push	{r7}
 800665c:	b083      	sub	sp, #12
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006662:	2301      	movs	r3, #1
}
 8006664:	4618      	mov	r0, r3
 8006666:	370c      	adds	r7, #12
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr

08006670 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006670:	b480      	push	{r7}
 8006672:	b085      	sub	sp, #20
 8006674:	af00      	add	r7, sp, #0
 8006676:	60f8      	str	r0, [r7, #12]
 8006678:	60b9      	str	r1, [r7, #8]
 800667a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800667c:	2300      	movs	r3, #0
}
 800667e:	4618      	mov	r0, r3
 8006680:	3714      	adds	r7, #20
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr
	...

0800668c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b086      	sub	sp, #24
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006694:	4a14      	ldr	r2, [pc, #80]	@ (80066e8 <_sbrk+0x5c>)
 8006696:	4b15      	ldr	r3, [pc, #84]	@ (80066ec <_sbrk+0x60>)
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80066a0:	4b13      	ldr	r3, [pc, #76]	@ (80066f0 <_sbrk+0x64>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d102      	bne.n	80066ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80066a8:	4b11      	ldr	r3, [pc, #68]	@ (80066f0 <_sbrk+0x64>)
 80066aa:	4a12      	ldr	r2, [pc, #72]	@ (80066f4 <_sbrk+0x68>)
 80066ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80066ae:	4b10      	ldr	r3, [pc, #64]	@ (80066f0 <_sbrk+0x64>)
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4413      	add	r3, r2
 80066b6:	693a      	ldr	r2, [r7, #16]
 80066b8:	429a      	cmp	r2, r3
 80066ba:	d207      	bcs.n	80066cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80066bc:	f009 f976 	bl	800f9ac <__errno>
 80066c0:	4603      	mov	r3, r0
 80066c2:	220c      	movs	r2, #12
 80066c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80066c6:	f04f 33ff 	mov.w	r3, #4294967295
 80066ca:	e009      	b.n	80066e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80066cc:	4b08      	ldr	r3, [pc, #32]	@ (80066f0 <_sbrk+0x64>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80066d2:	4b07      	ldr	r3, [pc, #28]	@ (80066f0 <_sbrk+0x64>)
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	4413      	add	r3, r2
 80066da:	4a05      	ldr	r2, [pc, #20]	@ (80066f0 <_sbrk+0x64>)
 80066dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80066de:	68fb      	ldr	r3, [r7, #12]
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3718      	adds	r7, #24
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}
 80066e8:	20020000 	.word	0x20020000
 80066ec:	00000400 	.word	0x00000400
 80066f0:	20005b2c 	.word	0x20005b2c
 80066f4:	20006460 	.word	0x20006460

080066f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80066f8:	b480      	push	{r7}
 80066fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80066fc:	4b06      	ldr	r3, [pc, #24]	@ (8006718 <SystemInit+0x20>)
 80066fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006702:	4a05      	ldr	r2, [pc, #20]	@ (8006718 <SystemInit+0x20>)
 8006704:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006708:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800670c:	bf00      	nop
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr
 8006716:	bf00      	nop
 8006718:	e000ed00 	.word	0xe000ed00

0800671c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800671c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006754 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8006720:	f7ff ffea 	bl	80066f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006724:	480c      	ldr	r0, [pc, #48]	@ (8006758 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006726:	490d      	ldr	r1, [pc, #52]	@ (800675c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006728:	4a0d      	ldr	r2, [pc, #52]	@ (8006760 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800672a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800672c:	e002      	b.n	8006734 <LoopCopyDataInit>

0800672e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800672e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006730:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006732:	3304      	adds	r3, #4

08006734 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006734:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006736:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006738:	d3f9      	bcc.n	800672e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800673a:	4a0a      	ldr	r2, [pc, #40]	@ (8006764 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800673c:	4c0a      	ldr	r4, [pc, #40]	@ (8006768 <LoopFillZerobss+0x22>)
  movs r3, #0
 800673e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006740:	e001      	b.n	8006746 <LoopFillZerobss>

08006742 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006742:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006744:	3204      	adds	r2, #4

08006746 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006746:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006748:	d3fb      	bcc.n	8006742 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800674a:	f009 f935 	bl	800f9b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800674e:	f7fc f965 	bl	8002a1c <main>
  bx  lr    
 8006752:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006754:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006758:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800675c:	200019a0 	.word	0x200019a0
  ldr r2, =_sidata
 8006760:	08011388 	.word	0x08011388
  ldr r2, =_sbss
 8006764:	200019a0 	.word	0x200019a0
  ldr r4, =_ebss
 8006768:	2000645c 	.word	0x2000645c

0800676c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800676c:	e7fe      	b.n	800676c <ADC_IRQHandler>
	...

08006770 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006774:	4b0e      	ldr	r3, [pc, #56]	@ (80067b0 <HAL_Init+0x40>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a0d      	ldr	r2, [pc, #52]	@ (80067b0 <HAL_Init+0x40>)
 800677a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800677e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006780:	4b0b      	ldr	r3, [pc, #44]	@ (80067b0 <HAL_Init+0x40>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a0a      	ldr	r2, [pc, #40]	@ (80067b0 <HAL_Init+0x40>)
 8006786:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800678a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800678c:	4b08      	ldr	r3, [pc, #32]	@ (80067b0 <HAL_Init+0x40>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a07      	ldr	r2, [pc, #28]	@ (80067b0 <HAL_Init+0x40>)
 8006792:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006796:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006798:	2003      	movs	r0, #3
 800679a:	f001 f809 	bl	80077b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800679e:	2000      	movs	r0, #0
 80067a0:	f000 f808 	bl	80067b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80067a4:	f7ff fd2a 	bl	80061fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80067a8:	2300      	movs	r3, #0
}
 80067aa:	4618      	mov	r0, r3
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	40023c00 	.word	0x40023c00

080067b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b082      	sub	sp, #8
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80067bc:	4b12      	ldr	r3, [pc, #72]	@ (8006808 <HAL_InitTick+0x54>)
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	4b12      	ldr	r3, [pc, #72]	@ (800680c <HAL_InitTick+0x58>)
 80067c2:	781b      	ldrb	r3, [r3, #0]
 80067c4:	4619      	mov	r1, r3
 80067c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80067ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80067ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80067d2:	4618      	mov	r0, r3
 80067d4:	f001 f821 	bl	800781a <HAL_SYSTICK_Config>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e00e      	b.n	8006800 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2b0f      	cmp	r3, #15
 80067e6:	d80a      	bhi.n	80067fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80067e8:	2200      	movs	r2, #0
 80067ea:	6879      	ldr	r1, [r7, #4]
 80067ec:	f04f 30ff 	mov.w	r0, #4294967295
 80067f0:	f000 ffe9 	bl	80077c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80067f4:	4a06      	ldr	r2, [pc, #24]	@ (8006810 <HAL_InitTick+0x5c>)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80067fa:	2300      	movs	r3, #0
 80067fc:	e000      	b.n	8006800 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80067fe:	2301      	movs	r3, #1
}
 8006800:	4618      	mov	r0, r3
 8006802:	3708      	adds	r7, #8
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}
 8006808:	20001918 	.word	0x20001918
 800680c:	20001920 	.word	0x20001920
 8006810:	2000191c 	.word	0x2000191c

08006814 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006814:	b480      	push	{r7}
 8006816:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006818:	4b06      	ldr	r3, [pc, #24]	@ (8006834 <HAL_IncTick+0x20>)
 800681a:	781b      	ldrb	r3, [r3, #0]
 800681c:	461a      	mov	r2, r3
 800681e:	4b06      	ldr	r3, [pc, #24]	@ (8006838 <HAL_IncTick+0x24>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4413      	add	r3, r2
 8006824:	4a04      	ldr	r2, [pc, #16]	@ (8006838 <HAL_IncTick+0x24>)
 8006826:	6013      	str	r3, [r2, #0]
}
 8006828:	bf00      	nop
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr
 8006832:	bf00      	nop
 8006834:	20001920 	.word	0x20001920
 8006838:	20005b30 	.word	0x20005b30

0800683c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800683c:	b480      	push	{r7}
 800683e:	af00      	add	r7, sp, #0
  return uwTick;
 8006840:	4b03      	ldr	r3, [pc, #12]	@ (8006850 <HAL_GetTick+0x14>)
 8006842:	681b      	ldr	r3, [r3, #0]
}
 8006844:	4618      	mov	r0, r3
 8006846:	46bd      	mov	sp, r7
 8006848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684c:	4770      	bx	lr
 800684e:	bf00      	nop
 8006850:	20005b30 	.word	0x20005b30

08006854 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800685c:	f7ff ffee 	bl	800683c <HAL_GetTick>
 8006860:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800686c:	d005      	beq.n	800687a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800686e:	4b0a      	ldr	r3, [pc, #40]	@ (8006898 <HAL_Delay+0x44>)
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	461a      	mov	r2, r3
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	4413      	add	r3, r2
 8006878:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800687a:	bf00      	nop
 800687c:	f7ff ffde 	bl	800683c <HAL_GetTick>
 8006880:	4602      	mov	r2, r0
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	1ad3      	subs	r3, r2, r3
 8006886:	68fa      	ldr	r2, [r7, #12]
 8006888:	429a      	cmp	r2, r3
 800688a:	d8f7      	bhi.n	800687c <HAL_Delay+0x28>
  {
  }
}
 800688c:	bf00      	nop
 800688e:	bf00      	nop
 8006890:	3710      	adds	r7, #16
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}
 8006896:	bf00      	nop
 8006898:	20001920 	.word	0x20001920

0800689c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b084      	sub	sp, #16
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d101      	bne.n	80068ae <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e0ed      	b.n	8006a8a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d102      	bne.n	80068c0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f7ff fcc6 	bl	800624c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f042 0201 	orr.w	r2, r2, #1
 80068ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80068d0:	f7ff ffb4 	bl	800683c <HAL_GetTick>
 80068d4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80068d6:	e012      	b.n	80068fe <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80068d8:	f7ff ffb0 	bl	800683c <HAL_GetTick>
 80068dc:	4602      	mov	r2, r0
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	1ad3      	subs	r3, r2, r3
 80068e2:	2b0a      	cmp	r3, #10
 80068e4:	d90b      	bls.n	80068fe <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ea:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2205      	movs	r2, #5
 80068f6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e0c5      	b.n	8006a8a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	f003 0301 	and.w	r3, r3, #1
 8006908:	2b00      	cmp	r3, #0
 800690a:	d0e5      	beq.n	80068d8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681a      	ldr	r2, [r3, #0]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f022 0202 	bic.w	r2, r2, #2
 800691a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800691c:	f7ff ff8e 	bl	800683c <HAL_GetTick>
 8006920:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006922:	e012      	b.n	800694a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006924:	f7ff ff8a 	bl	800683c <HAL_GetTick>
 8006928:	4602      	mov	r2, r0
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	1ad3      	subs	r3, r2, r3
 800692e:	2b0a      	cmp	r3, #10
 8006930:	d90b      	bls.n	800694a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006936:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2205      	movs	r2, #5
 8006942:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	e09f      	b.n	8006a8a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	f003 0302 	and.w	r3, r3, #2
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1e5      	bne.n	8006924 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	7e1b      	ldrb	r3, [r3, #24]
 800695c:	2b01      	cmp	r3, #1
 800695e:	d108      	bne.n	8006972 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800696e:	601a      	str	r2, [r3, #0]
 8006970:	e007      	b.n	8006982 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681a      	ldr	r2, [r3, #0]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006980:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	7e5b      	ldrb	r3, [r3, #25]
 8006986:	2b01      	cmp	r3, #1
 8006988:	d108      	bne.n	800699c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006998:	601a      	str	r2, [r3, #0]
 800699a:	e007      	b.n	80069ac <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	681a      	ldr	r2, [r3, #0]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	7e9b      	ldrb	r3, [r3, #26]
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d108      	bne.n	80069c6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f042 0220 	orr.w	r2, r2, #32
 80069c2:	601a      	str	r2, [r3, #0]
 80069c4:	e007      	b.n	80069d6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f022 0220 	bic.w	r2, r2, #32
 80069d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	7edb      	ldrb	r3, [r3, #27]
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d108      	bne.n	80069f0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	681a      	ldr	r2, [r3, #0]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f022 0210 	bic.w	r2, r2, #16
 80069ec:	601a      	str	r2, [r3, #0]
 80069ee:	e007      	b.n	8006a00 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f042 0210 	orr.w	r2, r2, #16
 80069fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	7f1b      	ldrb	r3, [r3, #28]
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d108      	bne.n	8006a1a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	681a      	ldr	r2, [r3, #0]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f042 0208 	orr.w	r2, r2, #8
 8006a16:	601a      	str	r2, [r3, #0]
 8006a18:	e007      	b.n	8006a2a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f022 0208 	bic.w	r2, r2, #8
 8006a28:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	7f5b      	ldrb	r3, [r3, #29]
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d108      	bne.n	8006a44 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f042 0204 	orr.w	r2, r2, #4
 8006a40:	601a      	str	r2, [r3, #0]
 8006a42:	e007      	b.n	8006a54 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f022 0204 	bic.w	r2, r2, #4
 8006a52:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	689a      	ldr	r2, [r3, #8]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	431a      	orrs	r2, r3
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	691b      	ldr	r3, [r3, #16]
 8006a62:	431a      	orrs	r2, r3
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	695b      	ldr	r3, [r3, #20]
 8006a68:	ea42 0103 	orr.w	r1, r2, r3
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	1e5a      	subs	r2, r3, #1
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	430a      	orrs	r2, r1
 8006a78:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8006a88:	2300      	movs	r3, #0
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3710      	adds	r7, #16
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}
	...

08006a94 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b087      	sub	sp, #28
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006aaa:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8006aac:	7cfb      	ldrb	r3, [r7, #19]
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d003      	beq.n	8006aba <HAL_CAN_ConfigFilter+0x26>
 8006ab2:	7cfb      	ldrb	r3, [r7, #19]
 8006ab4:	2b02      	cmp	r3, #2
 8006ab6:	f040 80be 	bne.w	8006c36 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8006aba:	4b65      	ldr	r3, [pc, #404]	@ (8006c50 <HAL_CAN_ConfigFilter+0x1bc>)
 8006abc:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8006ac4:	f043 0201 	orr.w	r2, r3, #1
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8006ad4:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae8:	021b      	lsls	r3, r3, #8
 8006aea:	431a      	orrs	r2, r3
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	695b      	ldr	r3, [r3, #20]
 8006af6:	f003 031f 	and.w	r3, r3, #31
 8006afa:	2201      	movs	r2, #1
 8006afc:	fa02 f303 	lsl.w	r3, r2, r3
 8006b00:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	43db      	mvns	r3, r3
 8006b0c:	401a      	ands	r2, r3
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	69db      	ldr	r3, [r3, #28]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d123      	bne.n	8006b64 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	43db      	mvns	r3, r3
 8006b26:	401a      	ands	r2, r3
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006b3a:	683a      	ldr	r2, [r7, #0]
 8006b3c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006b3e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	3248      	adds	r2, #72	@ 0x48
 8006b44:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006b58:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006b5a:	6979      	ldr	r1, [r7, #20]
 8006b5c:	3348      	adds	r3, #72	@ 0x48
 8006b5e:	00db      	lsls	r3, r3, #3
 8006b60:	440b      	add	r3, r1
 8006b62:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	69db      	ldr	r3, [r3, #28]
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d122      	bne.n	8006bb2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	431a      	orrs	r2, r3
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006b88:	683a      	ldr	r2, [r7, #0]
 8006b8a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006b8c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	3248      	adds	r2, #72	@ 0x48
 8006b92:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	68db      	ldr	r3, [r3, #12]
 8006ba0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006ba6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006ba8:	6979      	ldr	r1, [r7, #20]
 8006baa:	3348      	adds	r3, #72	@ 0x48
 8006bac:	00db      	lsls	r3, r3, #3
 8006bae:	440b      	add	r3, r1
 8006bb0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	699b      	ldr	r3, [r3, #24]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d109      	bne.n	8006bce <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	43db      	mvns	r3, r3
 8006bc4:	401a      	ands	r2, r3
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8006bcc:	e007      	b.n	8006bde <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	431a      	orrs	r2, r3
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	691b      	ldr	r3, [r3, #16]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d109      	bne.n	8006bfa <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	43db      	mvns	r3, r3
 8006bf0:	401a      	ands	r2, r3
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8006bf8:	e007      	b.n	8006c0a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	431a      	orrs	r2, r3
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	6a1b      	ldr	r3, [r3, #32]
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d107      	bne.n	8006c22 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	431a      	orrs	r2, r3
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8006c28:	f023 0201 	bic.w	r2, r3, #1
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8006c32:	2300      	movs	r3, #0
 8006c34:	e006      	b.n	8006c44 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c3a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
  }
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	371c      	adds	r7, #28
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4e:	4770      	bx	lr
 8006c50:	40006400 	.word	0x40006400

08006c54 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b084      	sub	sp, #16
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006c62:	b2db      	uxtb	r3, r3
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	d12e      	bne.n	8006cc6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2202      	movs	r2, #2
 8006c6c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f022 0201 	bic.w	r2, r2, #1
 8006c7e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006c80:	f7ff fddc 	bl	800683c <HAL_GetTick>
 8006c84:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006c86:	e012      	b.n	8006cae <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006c88:	f7ff fdd8 	bl	800683c <HAL_GetTick>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	1ad3      	subs	r3, r2, r3
 8006c92:	2b0a      	cmp	r3, #10
 8006c94:	d90b      	bls.n	8006cae <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c9a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2205      	movs	r2, #5
 8006ca6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	e012      	b.n	8006cd4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	f003 0301 	and.w	r3, r3, #1
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d1e5      	bne.n	8006c88 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	e006      	b.n	8006cd4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cca:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
  }
}
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	3710      	adds	r7, #16
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	bd80      	pop	{r7, pc}

08006cdc <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b089      	sub	sp, #36	@ 0x24
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	60f8      	str	r0, [r7, #12]
 8006ce4:	60b9      	str	r1, [r7, #8]
 8006ce6:	607a      	str	r2, [r7, #4]
 8006ce8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006cf0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8006cfa:	7ffb      	ldrb	r3, [r7, #31]
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d003      	beq.n	8006d08 <HAL_CAN_AddTxMessage+0x2c>
 8006d00:	7ffb      	ldrb	r3, [r7, #31]
 8006d02:	2b02      	cmp	r3, #2
 8006d04:	f040 80ad 	bne.w	8006e62 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006d08:	69bb      	ldr	r3, [r7, #24]
 8006d0a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d10a      	bne.n	8006d28 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006d12:	69bb      	ldr	r3, [r7, #24]
 8006d14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d105      	bne.n	8006d28 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8006d1c:	69bb      	ldr	r3, [r7, #24]
 8006d1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	f000 8095 	beq.w	8006e52 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8006d28:	69bb      	ldr	r3, [r7, #24]
 8006d2a:	0e1b      	lsrs	r3, r3, #24
 8006d2c:	f003 0303 	and.w	r3, r3, #3
 8006d30:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8006d32:	2201      	movs	r2, #1
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	409a      	lsls	r2, r3
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	689b      	ldr	r3, [r3, #8]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d10d      	bne.n	8006d60 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006d4e:	68f9      	ldr	r1, [r7, #12]
 8006d50:	6809      	ldr	r1, [r1, #0]
 8006d52:	431a      	orrs	r2, r3
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	3318      	adds	r3, #24
 8006d58:	011b      	lsls	r3, r3, #4
 8006d5a:	440b      	add	r3, r1
 8006d5c:	601a      	str	r2, [r3, #0]
 8006d5e:	e00f      	b.n	8006d80 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006d6a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006d70:	68f9      	ldr	r1, [r7, #12]
 8006d72:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8006d74:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	3318      	adds	r3, #24
 8006d7a:	011b      	lsls	r3, r3, #4
 8006d7c:	440b      	add	r3, r1
 8006d7e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6819      	ldr	r1, [r3, #0]
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	691a      	ldr	r2, [r3, #16]
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	3318      	adds	r3, #24
 8006d8c:	011b      	lsls	r3, r3, #4
 8006d8e:	440b      	add	r3, r1
 8006d90:	3304      	adds	r3, #4
 8006d92:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	7d1b      	ldrb	r3, [r3, #20]
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d111      	bne.n	8006dc0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	3318      	adds	r3, #24
 8006da4:	011b      	lsls	r3, r3, #4
 8006da6:	4413      	add	r3, r2
 8006da8:	3304      	adds	r3, #4
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	68fa      	ldr	r2, [r7, #12]
 8006dae:	6811      	ldr	r1, [r2, #0]
 8006db0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	3318      	adds	r3, #24
 8006db8:	011b      	lsls	r3, r3, #4
 8006dba:	440b      	add	r3, r1
 8006dbc:	3304      	adds	r3, #4
 8006dbe:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	3307      	adds	r3, #7
 8006dc4:	781b      	ldrb	r3, [r3, #0]
 8006dc6:	061a      	lsls	r2, r3, #24
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	3306      	adds	r3, #6
 8006dcc:	781b      	ldrb	r3, [r3, #0]
 8006dce:	041b      	lsls	r3, r3, #16
 8006dd0:	431a      	orrs	r2, r3
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	3305      	adds	r3, #5
 8006dd6:	781b      	ldrb	r3, [r3, #0]
 8006dd8:	021b      	lsls	r3, r3, #8
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	3204      	adds	r2, #4
 8006de0:	7812      	ldrb	r2, [r2, #0]
 8006de2:	4610      	mov	r0, r2
 8006de4:	68fa      	ldr	r2, [r7, #12]
 8006de6:	6811      	ldr	r1, [r2, #0]
 8006de8:	ea43 0200 	orr.w	r2, r3, r0
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	011b      	lsls	r3, r3, #4
 8006df0:	440b      	add	r3, r1
 8006df2:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8006df6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	3303      	adds	r3, #3
 8006dfc:	781b      	ldrb	r3, [r3, #0]
 8006dfe:	061a      	lsls	r2, r3, #24
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	3302      	adds	r3, #2
 8006e04:	781b      	ldrb	r3, [r3, #0]
 8006e06:	041b      	lsls	r3, r3, #16
 8006e08:	431a      	orrs	r2, r3
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	3301      	adds	r3, #1
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	021b      	lsls	r3, r3, #8
 8006e12:	4313      	orrs	r3, r2
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	7812      	ldrb	r2, [r2, #0]
 8006e18:	4610      	mov	r0, r2
 8006e1a:	68fa      	ldr	r2, [r7, #12]
 8006e1c:	6811      	ldr	r1, [r2, #0]
 8006e1e:	ea43 0200 	orr.w	r2, r3, r0
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	011b      	lsls	r3, r3, #4
 8006e26:	440b      	add	r3, r1
 8006e28:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8006e2c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	3318      	adds	r3, #24
 8006e36:	011b      	lsls	r3, r3, #4
 8006e38:	4413      	add	r3, r2
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68fa      	ldr	r2, [r7, #12]
 8006e3e:	6811      	ldr	r1, [r2, #0]
 8006e40:	f043 0201 	orr.w	r2, r3, #1
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	3318      	adds	r3, #24
 8006e48:	011b      	lsls	r3, r3, #4
 8006e4a:	440b      	add	r3, r1
 8006e4c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	e00e      	b.n	8006e70 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e56:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e006      	b.n	8006e70 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e66:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
  }
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3724      	adds	r7, #36	@ 0x24
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr

08006e7c <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b085      	sub	sp, #20
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8006e84:	2300      	movs	r3, #0
 8006e86:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006e8e:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8006e90:	7afb      	ldrb	r3, [r7, #11]
 8006e92:	2b01      	cmp	r3, #1
 8006e94:	d002      	beq.n	8006e9c <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8006e96:	7afb      	ldrb	r3, [r7, #11]
 8006e98:	2b02      	cmp	r3, #2
 8006e9a:	d11d      	bne.n	8006ed8 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d002      	beq.n	8006eb0 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	3301      	adds	r3, #1
 8006eae:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	689b      	ldr	r3, [r3, #8]
 8006eb6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d002      	beq.n	8006ec4 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	3301      	adds	r3, #1
 8006ec2:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	689b      	ldr	r3, [r3, #8]
 8006eca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d002      	beq.n	8006ed8 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3714      	adds	r7, #20
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr

08006ee6 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8006ee6:	b480      	push	{r7}
 8006ee8:	b087      	sub	sp, #28
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	60f8      	str	r0, [r7, #12]
 8006eee:	60b9      	str	r1, [r7, #8]
 8006ef0:	607a      	str	r2, [r7, #4]
 8006ef2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006efa:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8006efc:	7dfb      	ldrb	r3, [r7, #23]
 8006efe:	2b01      	cmp	r3, #1
 8006f00:	d003      	beq.n	8006f0a <HAL_CAN_GetRxMessage+0x24>
 8006f02:	7dfb      	ldrb	r3, [r7, #23]
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	f040 8103 	bne.w	8007110 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d10e      	bne.n	8006f2e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	68db      	ldr	r3, [r3, #12]
 8006f16:	f003 0303 	and.w	r3, r3, #3
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d116      	bne.n	8006f4c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f22:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e0f7      	b.n	800711e <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	691b      	ldr	r3, [r3, #16]
 8006f34:	f003 0303 	and.w	r3, r3, #3
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d107      	bne.n	8006f4c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f40:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	e0e8      	b.n	800711e <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	331b      	adds	r3, #27
 8006f54:	011b      	lsls	r3, r3, #4
 8006f56:	4413      	add	r3, r2
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 0204 	and.w	r2, r3, #4
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d10c      	bne.n	8006f84 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	331b      	adds	r3, #27
 8006f72:	011b      	lsls	r3, r3, #4
 8006f74:	4413      	add	r3, r2
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	0d5b      	lsrs	r3, r3, #21
 8006f7a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	601a      	str	r2, [r3, #0]
 8006f82:	e00b      	b.n	8006f9c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681a      	ldr	r2, [r3, #0]
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	331b      	adds	r3, #27
 8006f8c:	011b      	lsls	r3, r3, #4
 8006f8e:	4413      	add	r3, r2
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	08db      	lsrs	r3, r3, #3
 8006f94:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	331b      	adds	r3, #27
 8006fa4:	011b      	lsls	r3, r3, #4
 8006fa6:	4413      	add	r3, r2
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f003 0202 	and.w	r2, r3, #2
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681a      	ldr	r2, [r3, #0]
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	331b      	adds	r3, #27
 8006fba:	011b      	lsls	r3, r3, #4
 8006fbc:	4413      	add	r3, r2
 8006fbe:	3304      	adds	r3, #4
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f003 0308 	and.w	r3, r3, #8
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d003      	beq.n	8006fd2 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2208      	movs	r2, #8
 8006fce:	611a      	str	r2, [r3, #16]
 8006fd0:	e00b      	b.n	8006fea <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	331b      	adds	r3, #27
 8006fda:	011b      	lsls	r3, r3, #4
 8006fdc:	4413      	add	r3, r2
 8006fde:	3304      	adds	r3, #4
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f003 020f 	and.w	r2, r3, #15
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	331b      	adds	r3, #27
 8006ff2:	011b      	lsls	r3, r3, #4
 8006ff4:	4413      	add	r3, r2
 8006ff6:	3304      	adds	r3, #4
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	0a1b      	lsrs	r3, r3, #8
 8006ffc:	b2da      	uxtb	r2, r3
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	331b      	adds	r3, #27
 800700a:	011b      	lsls	r3, r3, #4
 800700c:	4413      	add	r3, r2
 800700e:	3304      	adds	r3, #4
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	0c1b      	lsrs	r3, r3, #16
 8007014:	b29a      	uxth	r2, r3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	011b      	lsls	r3, r3, #4
 8007022:	4413      	add	r3, r2
 8007024:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	b2da      	uxtb	r2, r3
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	011b      	lsls	r3, r3, #4
 8007038:	4413      	add	r3, r2
 800703a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	0a1a      	lsrs	r2, r3, #8
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	3301      	adds	r3, #1
 8007046:	b2d2      	uxtb	r2, r2
 8007048:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	011b      	lsls	r3, r3, #4
 8007052:	4413      	add	r3, r2
 8007054:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	0c1a      	lsrs	r2, r3, #16
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	3302      	adds	r3, #2
 8007060:	b2d2      	uxtb	r2, r2
 8007062:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681a      	ldr	r2, [r3, #0]
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	011b      	lsls	r3, r3, #4
 800706c:	4413      	add	r3, r2
 800706e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	0e1a      	lsrs	r2, r3, #24
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	3303      	adds	r3, #3
 800707a:	b2d2      	uxtb	r2, r2
 800707c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	011b      	lsls	r3, r3, #4
 8007086:	4413      	add	r3, r2
 8007088:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	3304      	adds	r3, #4
 8007092:	b2d2      	uxtb	r2, r2
 8007094:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	011b      	lsls	r3, r3, #4
 800709e:	4413      	add	r3, r2
 80070a0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	0a1a      	lsrs	r2, r3, #8
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	3305      	adds	r3, #5
 80070ac:	b2d2      	uxtb	r2, r2
 80070ae:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	011b      	lsls	r3, r3, #4
 80070b8:	4413      	add	r3, r2
 80070ba:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	0c1a      	lsrs	r2, r3, #16
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	3306      	adds	r3, #6
 80070c6:	b2d2      	uxtb	r2, r2
 80070c8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	011b      	lsls	r3, r3, #4
 80070d2:	4413      	add	r3, r2
 80070d4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	0e1a      	lsrs	r2, r3, #24
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	3307      	adds	r3, #7
 80070e0:	b2d2      	uxtb	r2, r2
 80070e2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d108      	bne.n	80070fc <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	68da      	ldr	r2, [r3, #12]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f042 0220 	orr.w	r2, r2, #32
 80070f8:	60da      	str	r2, [r3, #12]
 80070fa:	e007      	b.n	800710c <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	691a      	ldr	r2, [r3, #16]
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f042 0220 	orr.w	r2, r2, #32
 800710a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800710c:	2300      	movs	r3, #0
 800710e:	e006      	b.n	800711e <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007114:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800711c:	2301      	movs	r3, #1
  }
}
 800711e:	4618      	mov	r0, r3
 8007120:	371c      	adds	r7, #28
 8007122:	46bd      	mov	sp, r7
 8007124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007128:	4770      	bx	lr

0800712a <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 800712a:	b480      	push	{r7}
 800712c:	b085      	sub	sp, #20
 800712e:	af00      	add	r7, sp, #0
 8007130:	6078      	str	r0, [r7, #4]
 8007132:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8007134:	2300      	movs	r3, #0
 8007136:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800713e:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8007140:	7afb      	ldrb	r3, [r7, #11]
 8007142:	2b01      	cmp	r3, #1
 8007144:	d002      	beq.n	800714c <HAL_CAN_GetRxFifoFillLevel+0x22>
 8007146:	7afb      	ldrb	r3, [r7, #11]
 8007148:	2b02      	cmp	r3, #2
 800714a:	d10f      	bne.n	800716c <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d106      	bne.n	8007160 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	68db      	ldr	r3, [r3, #12]
 8007158:	f003 0303 	and.w	r3, r3, #3
 800715c:	60fb      	str	r3, [r7, #12]
 800715e:	e005      	b.n	800716c <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	691b      	ldr	r3, [r3, #16]
 8007166:	f003 0303 	and.w	r3, r3, #3
 800716a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 800716c:	68fb      	ldr	r3, [r7, #12]
}
 800716e:	4618      	mov	r0, r3
 8007170:	3714      	adds	r7, #20
 8007172:	46bd      	mov	sp, r7
 8007174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007178:	4770      	bx	lr

0800717a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800717a:	b480      	push	{r7}
 800717c:	b085      	sub	sp, #20
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
 8007182:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f893 3020 	ldrb.w	r3, [r3, #32]
 800718a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800718c:	7bfb      	ldrb	r3, [r7, #15]
 800718e:	2b01      	cmp	r3, #1
 8007190:	d002      	beq.n	8007198 <HAL_CAN_ActivateNotification+0x1e>
 8007192:	7bfb      	ldrb	r3, [r7, #15]
 8007194:	2b02      	cmp	r3, #2
 8007196:	d109      	bne.n	80071ac <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	6959      	ldr	r1, [r3, #20]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	683a      	ldr	r2, [r7, #0]
 80071a4:	430a      	orrs	r2, r1
 80071a6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80071a8:	2300      	movs	r3, #0
 80071aa:	e006      	b.n	80071ba <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071b0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80071b8:	2301      	movs	r3, #1
  }
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3714      	adds	r7, #20
 80071be:	46bd      	mov	sp, r7
 80071c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c4:	4770      	bx	lr

080071c6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80071c6:	b580      	push	{r7, lr}
 80071c8:	b08a      	sub	sp, #40	@ 0x28
 80071ca:	af00      	add	r7, sp, #0
 80071cc:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80071ce:	2300      	movs	r3, #0
 80071d0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	695b      	ldr	r3, [r3, #20]
 80071d8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	689b      	ldr	r3, [r3, #8]
 80071e8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	68db      	ldr	r3, [r3, #12]
 80071f0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	691b      	ldr	r3, [r3, #16]
 80071f8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	699b      	ldr	r3, [r3, #24]
 8007200:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8007202:	6a3b      	ldr	r3, [r7, #32]
 8007204:	f003 0301 	and.w	r3, r3, #1
 8007208:	2b00      	cmp	r3, #0
 800720a:	d07c      	beq.n	8007306 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800720c:	69bb      	ldr	r3, [r7, #24]
 800720e:	f003 0301 	and.w	r3, r3, #1
 8007212:	2b00      	cmp	r3, #0
 8007214:	d023      	beq.n	800725e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2201      	movs	r2, #1
 800721c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800721e:	69bb      	ldr	r3, [r7, #24]
 8007220:	f003 0302 	and.w	r3, r3, #2
 8007224:	2b00      	cmp	r3, #0
 8007226:	d003      	beq.n	8007230 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 f983 	bl	8007534 <HAL_CAN_TxMailbox0CompleteCallback>
 800722e:	e016      	b.n	800725e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8007230:	69bb      	ldr	r3, [r7, #24]
 8007232:	f003 0304 	and.w	r3, r3, #4
 8007236:	2b00      	cmp	r3, #0
 8007238:	d004      	beq.n	8007244 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800723a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800723c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007240:	627b      	str	r3, [r7, #36]	@ 0x24
 8007242:	e00c      	b.n	800725e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8007244:	69bb      	ldr	r3, [r7, #24]
 8007246:	f003 0308 	and.w	r3, r3, #8
 800724a:	2b00      	cmp	r3, #0
 800724c:	d004      	beq.n	8007258 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800724e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007250:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007254:	627b      	str	r3, [r7, #36]	@ 0x24
 8007256:	e002      	b.n	800725e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f000 f989 	bl	8007570 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800725e:	69bb      	ldr	r3, [r7, #24]
 8007260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007264:	2b00      	cmp	r3, #0
 8007266:	d024      	beq.n	80072b2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007270:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8007272:	69bb      	ldr	r3, [r7, #24]
 8007274:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007278:	2b00      	cmp	r3, #0
 800727a:	d003      	beq.n	8007284 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 f963 	bl	8007548 <HAL_CAN_TxMailbox1CompleteCallback>
 8007282:	e016      	b.n	80072b2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8007284:	69bb      	ldr	r3, [r7, #24]
 8007286:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800728a:	2b00      	cmp	r3, #0
 800728c:	d004      	beq.n	8007298 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800728e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007290:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007294:	627b      	str	r3, [r7, #36]	@ 0x24
 8007296:	e00c      	b.n	80072b2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d004      	beq.n	80072ac <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80072a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80072a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80072aa:	e002      	b.n	80072b2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f000 f969 	bl	8007584 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80072b2:	69bb      	ldr	r3, [r7, #24]
 80072b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d024      	beq.n	8007306 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80072c4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80072c6:	69bb      	ldr	r3, [r7, #24]
 80072c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d003      	beq.n	80072d8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 f943 	bl	800755c <HAL_CAN_TxMailbox2CompleteCallback>
 80072d6:	e016      	b.n	8007306 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80072d8:	69bb      	ldr	r3, [r7, #24]
 80072da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d004      	beq.n	80072ec <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80072e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80072ea:	e00c      	b.n	8007306 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80072ec:	69bb      	ldr	r3, [r7, #24]
 80072ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d004      	beq.n	8007300 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80072f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80072fe:	e002      	b.n	8007306 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f000 f949 	bl	8007598 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8007306:	6a3b      	ldr	r3, [r7, #32]
 8007308:	f003 0308 	and.w	r3, r3, #8
 800730c:	2b00      	cmp	r3, #0
 800730e:	d00c      	beq.n	800732a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	f003 0310 	and.w	r3, r3, #16
 8007316:	2b00      	cmp	r3, #0
 8007318:	d007      	beq.n	800732a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800731a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800731c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007320:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2210      	movs	r2, #16
 8007328:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800732a:	6a3b      	ldr	r3, [r7, #32]
 800732c:	f003 0304 	and.w	r3, r3, #4
 8007330:	2b00      	cmp	r3, #0
 8007332:	d00b      	beq.n	800734c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	f003 0308 	and.w	r3, r3, #8
 800733a:	2b00      	cmp	r3, #0
 800733c:	d006      	beq.n	800734c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	2208      	movs	r2, #8
 8007344:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 f930 	bl	80075ac <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800734c:	6a3b      	ldr	r3, [r7, #32]
 800734e:	f003 0302 	and.w	r3, r3, #2
 8007352:	2b00      	cmp	r3, #0
 8007354:	d009      	beq.n	800736a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	68db      	ldr	r3, [r3, #12]
 800735c:	f003 0303 	and.w	r3, r3, #3
 8007360:	2b00      	cmp	r3, #0
 8007362:	d002      	beq.n	800736a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f7fc f88d 	bl	8003484 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800736a:	6a3b      	ldr	r3, [r7, #32]
 800736c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007370:	2b00      	cmp	r3, #0
 8007372:	d00c      	beq.n	800738e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	f003 0310 	and.w	r3, r3, #16
 800737a:	2b00      	cmp	r3, #0
 800737c:	d007      	beq.n	800738e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800737e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007380:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007384:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	2210      	movs	r2, #16
 800738c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800738e:	6a3b      	ldr	r3, [r7, #32]
 8007390:	f003 0320 	and.w	r3, r3, #32
 8007394:	2b00      	cmp	r3, #0
 8007396:	d00b      	beq.n	80073b0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	f003 0308 	and.w	r3, r3, #8
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d006      	beq.n	80073b0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	2208      	movs	r2, #8
 80073a8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f908 	bl	80075c0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80073b0:	6a3b      	ldr	r3, [r7, #32]
 80073b2:	f003 0310 	and.w	r3, r3, #16
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d009      	beq.n	80073ce <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	691b      	ldr	r3, [r3, #16]
 80073c0:	f003 0303 	and.w	r3, r3, #3
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d002      	beq.n	80073ce <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f7fc fa21 	bl	8003810 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80073ce:	6a3b      	ldr	r3, [r7, #32]
 80073d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d00b      	beq.n	80073f0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80073d8:	69fb      	ldr	r3, [r7, #28]
 80073da:	f003 0310 	and.w	r3, r3, #16
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d006      	beq.n	80073f0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	2210      	movs	r2, #16
 80073e8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f000 f8f2 	bl	80075d4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80073f0:	6a3b      	ldr	r3, [r7, #32]
 80073f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d00b      	beq.n	8007412 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80073fa:	69fb      	ldr	r3, [r7, #28]
 80073fc:	f003 0308 	and.w	r3, r3, #8
 8007400:	2b00      	cmp	r3, #0
 8007402:	d006      	beq.n	8007412 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2208      	movs	r2, #8
 800740a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f000 f8eb 	bl	80075e8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8007412:	6a3b      	ldr	r3, [r7, #32]
 8007414:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007418:	2b00      	cmp	r3, #0
 800741a:	d07b      	beq.n	8007514 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	f003 0304 	and.w	r3, r3, #4
 8007422:	2b00      	cmp	r3, #0
 8007424:	d072      	beq.n	800750c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007426:	6a3b      	ldr	r3, [r7, #32]
 8007428:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800742c:	2b00      	cmp	r3, #0
 800742e:	d008      	beq.n	8007442 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007436:	2b00      	cmp	r3, #0
 8007438:	d003      	beq.n	8007442 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800743a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800743c:	f043 0301 	orr.w	r3, r3, #1
 8007440:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007442:	6a3b      	ldr	r3, [r7, #32]
 8007444:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007448:	2b00      	cmp	r3, #0
 800744a:	d008      	beq.n	800745e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007452:	2b00      	cmp	r3, #0
 8007454:	d003      	beq.n	800745e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8007456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007458:	f043 0302 	orr.w	r3, r3, #2
 800745c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800745e:	6a3b      	ldr	r3, [r7, #32]
 8007460:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007464:	2b00      	cmp	r3, #0
 8007466:	d008      	beq.n	800747a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800746e:	2b00      	cmp	r3, #0
 8007470:	d003      	beq.n	800747a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8007472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007474:	f043 0304 	orr.w	r3, r3, #4
 8007478:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800747a:	6a3b      	ldr	r3, [r7, #32]
 800747c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007480:	2b00      	cmp	r3, #0
 8007482:	d043      	beq.n	800750c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800748a:	2b00      	cmp	r3, #0
 800748c:	d03e      	beq.n	800750c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007494:	2b60      	cmp	r3, #96	@ 0x60
 8007496:	d02b      	beq.n	80074f0 <HAL_CAN_IRQHandler+0x32a>
 8007498:	2b60      	cmp	r3, #96	@ 0x60
 800749a:	d82e      	bhi.n	80074fa <HAL_CAN_IRQHandler+0x334>
 800749c:	2b50      	cmp	r3, #80	@ 0x50
 800749e:	d022      	beq.n	80074e6 <HAL_CAN_IRQHandler+0x320>
 80074a0:	2b50      	cmp	r3, #80	@ 0x50
 80074a2:	d82a      	bhi.n	80074fa <HAL_CAN_IRQHandler+0x334>
 80074a4:	2b40      	cmp	r3, #64	@ 0x40
 80074a6:	d019      	beq.n	80074dc <HAL_CAN_IRQHandler+0x316>
 80074a8:	2b40      	cmp	r3, #64	@ 0x40
 80074aa:	d826      	bhi.n	80074fa <HAL_CAN_IRQHandler+0x334>
 80074ac:	2b30      	cmp	r3, #48	@ 0x30
 80074ae:	d010      	beq.n	80074d2 <HAL_CAN_IRQHandler+0x30c>
 80074b0:	2b30      	cmp	r3, #48	@ 0x30
 80074b2:	d822      	bhi.n	80074fa <HAL_CAN_IRQHandler+0x334>
 80074b4:	2b10      	cmp	r3, #16
 80074b6:	d002      	beq.n	80074be <HAL_CAN_IRQHandler+0x2f8>
 80074b8:	2b20      	cmp	r3, #32
 80074ba:	d005      	beq.n	80074c8 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80074bc:	e01d      	b.n	80074fa <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80074be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c0:	f043 0308 	orr.w	r3, r3, #8
 80074c4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80074c6:	e019      	b.n	80074fc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80074c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ca:	f043 0310 	orr.w	r3, r3, #16
 80074ce:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80074d0:	e014      	b.n	80074fc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80074d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d4:	f043 0320 	orr.w	r3, r3, #32
 80074d8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80074da:	e00f      	b.n	80074fc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80074dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074e2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80074e4:	e00a      	b.n	80074fc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80074e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074ec:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80074ee:	e005      	b.n	80074fc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80074f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074f6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80074f8:	e000      	b.n	80074fc <HAL_CAN_IRQHandler+0x336>
            break;
 80074fa:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	699a      	ldr	r2, [r3, #24]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800750a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	2204      	movs	r2, #4
 8007512:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8007514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007516:	2b00      	cmp	r3, #0
 8007518:	d008      	beq.n	800752c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800751e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007520:	431a      	orrs	r2, r3
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 f868 	bl	80075fc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800752c:	bf00      	nop
 800752e:	3728      	adds	r7, #40	@ 0x28
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}

08007534 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007534:	b480      	push	{r7}
 8007536:	b083      	sub	sp, #12
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800753c:	bf00      	nop
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007548:	b480      	push	{r7}
 800754a:	b083      	sub	sp, #12
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8007550:	bf00      	nop
 8007552:	370c      	adds	r7, #12
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr

0800755c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800755c:	b480      	push	{r7}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8007564:	bf00      	nop
 8007566:	370c      	adds	r7, #12
 8007568:	46bd      	mov	sp, r7
 800756a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756e:	4770      	bx	lr

08007570 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007570:	b480      	push	{r7}
 8007572:	b083      	sub	sp, #12
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8007578:	bf00      	nop
 800757a:	370c      	adds	r7, #12
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr

08007584 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007584:	b480      	push	{r7}
 8007586:	b083      	sub	sp, #12
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800758c:	bf00      	nop
 800758e:	370c      	adds	r7, #12
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr

08007598 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007598:	b480      	push	{r7}
 800759a:	b083      	sub	sp, #12
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80075a0:	bf00      	nop
 80075a2:	370c      	adds	r7, #12
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr

080075ac <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b083      	sub	sp, #12
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80075b4:	bf00      	nop
 80075b6:	370c      	adds	r7, #12
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr

080075c0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b083      	sub	sp, #12
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80075c8:	bf00      	nop
 80075ca:	370c      	adds	r7, #12
 80075cc:	46bd      	mov	sp, r7
 80075ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d2:	4770      	bx	lr

080075d4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b083      	sub	sp, #12
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80075dc:	bf00      	nop
 80075de:	370c      	adds	r7, #12
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr

080075e8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80075e8:	b480      	push	{r7}
 80075ea:	b083      	sub	sp, #12
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80075f0:	bf00      	nop
 80075f2:	370c      	adds	r7, #12
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b083      	sub	sp, #12
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8007604:	bf00      	nop
 8007606:	370c      	adds	r7, #12
 8007608:	46bd      	mov	sp, r7
 800760a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760e:	4770      	bx	lr

08007610 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007610:	b480      	push	{r7}
 8007612:	b085      	sub	sp, #20
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f003 0307 	and.w	r3, r3, #7
 800761e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007620:	4b0c      	ldr	r3, [pc, #48]	@ (8007654 <__NVIC_SetPriorityGrouping+0x44>)
 8007622:	68db      	ldr	r3, [r3, #12]
 8007624:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007626:	68ba      	ldr	r2, [r7, #8]
 8007628:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800762c:	4013      	ands	r3, r2
 800762e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007638:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800763c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007640:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007642:	4a04      	ldr	r2, [pc, #16]	@ (8007654 <__NVIC_SetPriorityGrouping+0x44>)
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	60d3      	str	r3, [r2, #12]
}
 8007648:	bf00      	nop
 800764a:	3714      	adds	r7, #20
 800764c:	46bd      	mov	sp, r7
 800764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007652:	4770      	bx	lr
 8007654:	e000ed00 	.word	0xe000ed00

08007658 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007658:	b480      	push	{r7}
 800765a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800765c:	4b04      	ldr	r3, [pc, #16]	@ (8007670 <__NVIC_GetPriorityGrouping+0x18>)
 800765e:	68db      	ldr	r3, [r3, #12]
 8007660:	0a1b      	lsrs	r3, r3, #8
 8007662:	f003 0307 	and.w	r3, r3, #7
}
 8007666:	4618      	mov	r0, r3
 8007668:	46bd      	mov	sp, r7
 800766a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766e:	4770      	bx	lr
 8007670:	e000ed00 	.word	0xe000ed00

08007674 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007674:	b480      	push	{r7}
 8007676:	b083      	sub	sp, #12
 8007678:	af00      	add	r7, sp, #0
 800767a:	4603      	mov	r3, r0
 800767c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800767e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007682:	2b00      	cmp	r3, #0
 8007684:	db0b      	blt.n	800769e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007686:	79fb      	ldrb	r3, [r7, #7]
 8007688:	f003 021f 	and.w	r2, r3, #31
 800768c:	4907      	ldr	r1, [pc, #28]	@ (80076ac <__NVIC_EnableIRQ+0x38>)
 800768e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007692:	095b      	lsrs	r3, r3, #5
 8007694:	2001      	movs	r0, #1
 8007696:	fa00 f202 	lsl.w	r2, r0, r2
 800769a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800769e:	bf00      	nop
 80076a0:	370c      	adds	r7, #12
 80076a2:	46bd      	mov	sp, r7
 80076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a8:	4770      	bx	lr
 80076aa:	bf00      	nop
 80076ac:	e000e100 	.word	0xe000e100

080076b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b083      	sub	sp, #12
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	4603      	mov	r3, r0
 80076b8:	6039      	str	r1, [r7, #0]
 80076ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80076bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	db0a      	blt.n	80076da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	b2da      	uxtb	r2, r3
 80076c8:	490c      	ldr	r1, [pc, #48]	@ (80076fc <__NVIC_SetPriority+0x4c>)
 80076ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076ce:	0112      	lsls	r2, r2, #4
 80076d0:	b2d2      	uxtb	r2, r2
 80076d2:	440b      	add	r3, r1
 80076d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80076d8:	e00a      	b.n	80076f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	b2da      	uxtb	r2, r3
 80076de:	4908      	ldr	r1, [pc, #32]	@ (8007700 <__NVIC_SetPriority+0x50>)
 80076e0:	79fb      	ldrb	r3, [r7, #7]
 80076e2:	f003 030f 	and.w	r3, r3, #15
 80076e6:	3b04      	subs	r3, #4
 80076e8:	0112      	lsls	r2, r2, #4
 80076ea:	b2d2      	uxtb	r2, r2
 80076ec:	440b      	add	r3, r1
 80076ee:	761a      	strb	r2, [r3, #24]
}
 80076f0:	bf00      	nop
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr
 80076fc:	e000e100 	.word	0xe000e100
 8007700:	e000ed00 	.word	0xe000ed00

08007704 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007704:	b480      	push	{r7}
 8007706:	b089      	sub	sp, #36	@ 0x24
 8007708:	af00      	add	r7, sp, #0
 800770a:	60f8      	str	r0, [r7, #12]
 800770c:	60b9      	str	r1, [r7, #8]
 800770e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f003 0307 	and.w	r3, r3, #7
 8007716:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007718:	69fb      	ldr	r3, [r7, #28]
 800771a:	f1c3 0307 	rsb	r3, r3, #7
 800771e:	2b04      	cmp	r3, #4
 8007720:	bf28      	it	cs
 8007722:	2304      	movcs	r3, #4
 8007724:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007726:	69fb      	ldr	r3, [r7, #28]
 8007728:	3304      	adds	r3, #4
 800772a:	2b06      	cmp	r3, #6
 800772c:	d902      	bls.n	8007734 <NVIC_EncodePriority+0x30>
 800772e:	69fb      	ldr	r3, [r7, #28]
 8007730:	3b03      	subs	r3, #3
 8007732:	e000      	b.n	8007736 <NVIC_EncodePriority+0x32>
 8007734:	2300      	movs	r3, #0
 8007736:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007738:	f04f 32ff 	mov.w	r2, #4294967295
 800773c:	69bb      	ldr	r3, [r7, #24]
 800773e:	fa02 f303 	lsl.w	r3, r2, r3
 8007742:	43da      	mvns	r2, r3
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	401a      	ands	r2, r3
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800774c:	f04f 31ff 	mov.w	r1, #4294967295
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	fa01 f303 	lsl.w	r3, r1, r3
 8007756:	43d9      	mvns	r1, r3
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800775c:	4313      	orrs	r3, r2
         );
}
 800775e:	4618      	mov	r0, r3
 8007760:	3724      	adds	r7, #36	@ 0x24
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr
	...

0800776c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b082      	sub	sp, #8
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	3b01      	subs	r3, #1
 8007778:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800777c:	d301      	bcc.n	8007782 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800777e:	2301      	movs	r3, #1
 8007780:	e00f      	b.n	80077a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007782:	4a0a      	ldr	r2, [pc, #40]	@ (80077ac <SysTick_Config+0x40>)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	3b01      	subs	r3, #1
 8007788:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800778a:	210f      	movs	r1, #15
 800778c:	f04f 30ff 	mov.w	r0, #4294967295
 8007790:	f7ff ff8e 	bl	80076b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007794:	4b05      	ldr	r3, [pc, #20]	@ (80077ac <SysTick_Config+0x40>)
 8007796:	2200      	movs	r2, #0
 8007798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800779a:	4b04      	ldr	r3, [pc, #16]	@ (80077ac <SysTick_Config+0x40>)
 800779c:	2207      	movs	r2, #7
 800779e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80077a0:	2300      	movs	r3, #0
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3708      	adds	r7, #8
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
 80077aa:	bf00      	nop
 80077ac:	e000e010 	.word	0xe000e010

080077b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b082      	sub	sp, #8
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f7ff ff29 	bl	8007610 <__NVIC_SetPriorityGrouping>
}
 80077be:	bf00      	nop
 80077c0:	3708      	adds	r7, #8
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}

080077c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80077c6:	b580      	push	{r7, lr}
 80077c8:	b086      	sub	sp, #24
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	4603      	mov	r3, r0
 80077ce:	60b9      	str	r1, [r7, #8]
 80077d0:	607a      	str	r2, [r7, #4]
 80077d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80077d4:	2300      	movs	r3, #0
 80077d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80077d8:	f7ff ff3e 	bl	8007658 <__NVIC_GetPriorityGrouping>
 80077dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	68b9      	ldr	r1, [r7, #8]
 80077e2:	6978      	ldr	r0, [r7, #20]
 80077e4:	f7ff ff8e 	bl	8007704 <NVIC_EncodePriority>
 80077e8:	4602      	mov	r2, r0
 80077ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80077ee:	4611      	mov	r1, r2
 80077f0:	4618      	mov	r0, r3
 80077f2:	f7ff ff5d 	bl	80076b0 <__NVIC_SetPriority>
}
 80077f6:	bf00      	nop
 80077f8:	3718      	adds	r7, #24
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}

080077fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80077fe:	b580      	push	{r7, lr}
 8007800:	b082      	sub	sp, #8
 8007802:	af00      	add	r7, sp, #0
 8007804:	4603      	mov	r3, r0
 8007806:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800780c:	4618      	mov	r0, r3
 800780e:	f7ff ff31 	bl	8007674 <__NVIC_EnableIRQ>
}
 8007812:	bf00      	nop
 8007814:	3708      	adds	r7, #8
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}

0800781a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800781a:	b580      	push	{r7, lr}
 800781c:	b082      	sub	sp, #8
 800781e:	af00      	add	r7, sp, #0
 8007820:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f7ff ffa2 	bl	800776c <SysTick_Config>
 8007828:	4603      	mov	r3, r0
}
 800782a:	4618      	mov	r0, r3
 800782c:	3708      	adds	r7, #8
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}
	...

08007834 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b086      	sub	sp, #24
 8007838:	af00      	add	r7, sp, #0
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	60b9      	str	r1, [r7, #8]
 800783e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8007846:	4b23      	ldr	r3, [pc, #140]	@ (80078d4 <HAL_FLASH_Program+0xa0>)
 8007848:	7e1b      	ldrb	r3, [r3, #24]
 800784a:	2b01      	cmp	r3, #1
 800784c:	d101      	bne.n	8007852 <HAL_FLASH_Program+0x1e>
 800784e:	2302      	movs	r3, #2
 8007850:	e03b      	b.n	80078ca <HAL_FLASH_Program+0x96>
 8007852:	4b20      	ldr	r3, [pc, #128]	@ (80078d4 <HAL_FLASH_Program+0xa0>)
 8007854:	2201      	movs	r2, #1
 8007856:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007858:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800785c:	f000 f870 	bl	8007940 <FLASH_WaitForLastOperation>
 8007860:	4603      	mov	r3, r0
 8007862:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8007864:	7dfb      	ldrb	r3, [r7, #23]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d12b      	bne.n	80078c2 <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d105      	bne.n	800787c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8007870:	783b      	ldrb	r3, [r7, #0]
 8007872:	4619      	mov	r1, r3
 8007874:	68b8      	ldr	r0, [r7, #8]
 8007876:	f000 f91b 	bl	8007ab0 <FLASH_Program_Byte>
 800787a:	e016      	b.n	80078aa <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2b01      	cmp	r3, #1
 8007880:	d105      	bne.n	800788e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8007882:	883b      	ldrh	r3, [r7, #0]
 8007884:	4619      	mov	r1, r3
 8007886:	68b8      	ldr	r0, [r7, #8]
 8007888:	f000 f8ee 	bl	8007a68 <FLASH_Program_HalfWord>
 800788c:	e00d      	b.n	80078aa <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2b02      	cmp	r3, #2
 8007892:	d105      	bne.n	80078a0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	4619      	mov	r1, r3
 8007898:	68b8      	ldr	r0, [r7, #8]
 800789a:	f000 f8c3 	bl	8007a24 <FLASH_Program_Word>
 800789e:	e004      	b.n	80078aa <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80078a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078a4:	68b8      	ldr	r0, [r7, #8]
 80078a6:	f000 f88b 	bl	80079c0 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80078aa:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80078ae:	f000 f847 	bl	8007940 <FLASH_WaitForLastOperation>
 80078b2:	4603      	mov	r3, r0
 80078b4:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80078b6:	4b08      	ldr	r3, [pc, #32]	@ (80078d8 <HAL_FLASH_Program+0xa4>)
 80078b8:	691b      	ldr	r3, [r3, #16]
 80078ba:	4a07      	ldr	r2, [pc, #28]	@ (80078d8 <HAL_FLASH_Program+0xa4>)
 80078bc:	f023 0301 	bic.w	r3, r3, #1
 80078c0:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80078c2:	4b04      	ldr	r3, [pc, #16]	@ (80078d4 <HAL_FLASH_Program+0xa0>)
 80078c4:	2200      	movs	r2, #0
 80078c6:	761a      	strb	r2, [r3, #24]

  return status;
 80078c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3718      	adds	r7, #24
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}
 80078d2:	bf00      	nop
 80078d4:	20005b34 	.word	0x20005b34
 80078d8:	40023c00 	.word	0x40023c00

080078dc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80078dc:	b480      	push	{r7}
 80078de:	b083      	sub	sp, #12
 80078e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80078e2:	2300      	movs	r3, #0
 80078e4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80078e6:	4b0b      	ldr	r3, [pc, #44]	@ (8007914 <HAL_FLASH_Unlock+0x38>)
 80078e8:	691b      	ldr	r3, [r3, #16]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	da0b      	bge.n	8007906 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80078ee:	4b09      	ldr	r3, [pc, #36]	@ (8007914 <HAL_FLASH_Unlock+0x38>)
 80078f0:	4a09      	ldr	r2, [pc, #36]	@ (8007918 <HAL_FLASH_Unlock+0x3c>)
 80078f2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80078f4:	4b07      	ldr	r3, [pc, #28]	@ (8007914 <HAL_FLASH_Unlock+0x38>)
 80078f6:	4a09      	ldr	r2, [pc, #36]	@ (800791c <HAL_FLASH_Unlock+0x40>)
 80078f8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80078fa:	4b06      	ldr	r3, [pc, #24]	@ (8007914 <HAL_FLASH_Unlock+0x38>)
 80078fc:	691b      	ldr	r3, [r3, #16]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	da01      	bge.n	8007906 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8007902:	2301      	movs	r3, #1
 8007904:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8007906:	79fb      	ldrb	r3, [r7, #7]
}
 8007908:	4618      	mov	r0, r3
 800790a:	370c      	adds	r7, #12
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr
 8007914:	40023c00 	.word	0x40023c00
 8007918:	45670123 	.word	0x45670123
 800791c:	cdef89ab 	.word	0xcdef89ab

08007920 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8007920:	b480      	push	{r7}
 8007922:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8007924:	4b05      	ldr	r3, [pc, #20]	@ (800793c <HAL_FLASH_Lock+0x1c>)
 8007926:	691b      	ldr	r3, [r3, #16]
 8007928:	4a04      	ldr	r2, [pc, #16]	@ (800793c <HAL_FLASH_Lock+0x1c>)
 800792a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800792e:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8007930:	2300      	movs	r3, #0
}
 8007932:	4618      	mov	r0, r3
 8007934:	46bd      	mov	sp, r7
 8007936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793a:	4770      	bx	lr
 800793c:	40023c00 	.word	0x40023c00

08007940 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b084      	sub	sp, #16
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007948:	2300      	movs	r3, #0
 800794a:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800794c:	4b1a      	ldr	r3, [pc, #104]	@ (80079b8 <FLASH_WaitForLastOperation+0x78>)
 800794e:	2200      	movs	r2, #0
 8007950:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8007952:	f7fe ff73 	bl	800683c <HAL_GetTick>
 8007956:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8007958:	e010      	b.n	800797c <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007960:	d00c      	beq.n	800797c <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d007      	beq.n	8007978 <FLASH_WaitForLastOperation+0x38>
 8007968:	f7fe ff68 	bl	800683c <HAL_GetTick>
 800796c:	4602      	mov	r2, r0
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	1ad3      	subs	r3, r2, r3
 8007972:	687a      	ldr	r2, [r7, #4]
 8007974:	429a      	cmp	r2, r3
 8007976:	d201      	bcs.n	800797c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8007978:	2303      	movs	r3, #3
 800797a:	e019      	b.n	80079b0 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 800797c:	4b0f      	ldr	r3, [pc, #60]	@ (80079bc <FLASH_WaitForLastOperation+0x7c>)
 800797e:	68db      	ldr	r3, [r3, #12]
 8007980:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007984:	2b00      	cmp	r3, #0
 8007986:	d1e8      	bne.n	800795a <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8007988:	4b0c      	ldr	r3, [pc, #48]	@ (80079bc <FLASH_WaitForLastOperation+0x7c>)
 800798a:	68db      	ldr	r3, [r3, #12]
 800798c:	f003 0301 	and.w	r3, r3, #1
 8007990:	2b00      	cmp	r3, #0
 8007992:	d002      	beq.n	800799a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8007994:	4b09      	ldr	r3, [pc, #36]	@ (80079bc <FLASH_WaitForLastOperation+0x7c>)
 8007996:	2201      	movs	r2, #1
 8007998:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800799a:	4b08      	ldr	r3, [pc, #32]	@ (80079bc <FLASH_WaitForLastOperation+0x7c>)
 800799c:	68db      	ldr	r3, [r3, #12]
 800799e:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d003      	beq.n	80079ae <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80079a6:	f000 f8a5 	bl	8007af4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80079aa:	2301      	movs	r3, #1
 80079ac:	e000      	b.n	80079b0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80079ae:	2300      	movs	r3, #0

}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3710      	adds	r7, #16
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}
 80079b8:	20005b34 	.word	0x20005b34
 80079bc:	40023c00 	.word	0x40023c00

080079c0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b085      	sub	sp, #20
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	60f8      	str	r0, [r7, #12]
 80079c8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80079cc:	4b14      	ldr	r3, [pc, #80]	@ (8007a20 <FLASH_Program_DoubleWord+0x60>)
 80079ce:	691b      	ldr	r3, [r3, #16]
 80079d0:	4a13      	ldr	r2, [pc, #76]	@ (8007a20 <FLASH_Program_DoubleWord+0x60>)
 80079d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80079d8:	4b11      	ldr	r3, [pc, #68]	@ (8007a20 <FLASH_Program_DoubleWord+0x60>)
 80079da:	691b      	ldr	r3, [r3, #16]
 80079dc:	4a10      	ldr	r2, [pc, #64]	@ (8007a20 <FLASH_Program_DoubleWord+0x60>)
 80079de:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80079e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80079e4:	4b0e      	ldr	r3, [pc, #56]	@ (8007a20 <FLASH_Program_DoubleWord+0x60>)
 80079e6:	691b      	ldr	r3, [r3, #16]
 80079e8:	4a0d      	ldr	r2, [pc, #52]	@ (8007a20 <FLASH_Program_DoubleWord+0x60>)
 80079ea:	f043 0301 	orr.w	r3, r3, #1
 80079ee:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	683a      	ldr	r2, [r7, #0]
 80079f4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80079f6:	f3bf 8f6f 	isb	sy
}
 80079fa:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80079fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007a00:	f04f 0200 	mov.w	r2, #0
 8007a04:	f04f 0300 	mov.w	r3, #0
 8007a08:	000a      	movs	r2, r1
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	68f9      	ldr	r1, [r7, #12]
 8007a0e:	3104      	adds	r1, #4
 8007a10:	4613      	mov	r3, r2
 8007a12:	600b      	str	r3, [r1, #0]
}
 8007a14:	bf00      	nop
 8007a16:	3714      	adds	r7, #20
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr
 8007a20:	40023c00 	.word	0x40023c00

08007a24 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b083      	sub	sp, #12
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
 8007a2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8007a64 <FLASH_Program_Word+0x40>)
 8007a30:	691b      	ldr	r3, [r3, #16]
 8007a32:	4a0c      	ldr	r2, [pc, #48]	@ (8007a64 <FLASH_Program_Word+0x40>)
 8007a34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a38:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8007a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8007a64 <FLASH_Program_Word+0x40>)
 8007a3c:	691b      	ldr	r3, [r3, #16]
 8007a3e:	4a09      	ldr	r2, [pc, #36]	@ (8007a64 <FLASH_Program_Word+0x40>)
 8007a40:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007a44:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8007a46:	4b07      	ldr	r3, [pc, #28]	@ (8007a64 <FLASH_Program_Word+0x40>)
 8007a48:	691b      	ldr	r3, [r3, #16]
 8007a4a:	4a06      	ldr	r2, [pc, #24]	@ (8007a64 <FLASH_Program_Word+0x40>)
 8007a4c:	f043 0301 	orr.w	r3, r3, #1
 8007a50:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	683a      	ldr	r2, [r7, #0]
 8007a56:	601a      	str	r2, [r3, #0]
}
 8007a58:	bf00      	nop
 8007a5a:	370c      	adds	r7, #12
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a62:	4770      	bx	lr
 8007a64:	40023c00 	.word	0x40023c00

08007a68 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b083      	sub	sp, #12
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
 8007a70:	460b      	mov	r3, r1
 8007a72:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007a74:	4b0d      	ldr	r3, [pc, #52]	@ (8007aac <FLASH_Program_HalfWord+0x44>)
 8007a76:	691b      	ldr	r3, [r3, #16]
 8007a78:	4a0c      	ldr	r2, [pc, #48]	@ (8007aac <FLASH_Program_HalfWord+0x44>)
 8007a7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a7e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8007a80:	4b0a      	ldr	r3, [pc, #40]	@ (8007aac <FLASH_Program_HalfWord+0x44>)
 8007a82:	691b      	ldr	r3, [r3, #16]
 8007a84:	4a09      	ldr	r2, [pc, #36]	@ (8007aac <FLASH_Program_HalfWord+0x44>)
 8007a86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a8a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8007a8c:	4b07      	ldr	r3, [pc, #28]	@ (8007aac <FLASH_Program_HalfWord+0x44>)
 8007a8e:	691b      	ldr	r3, [r3, #16]
 8007a90:	4a06      	ldr	r2, [pc, #24]	@ (8007aac <FLASH_Program_HalfWord+0x44>)
 8007a92:	f043 0301 	orr.w	r3, r3, #1
 8007a96:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	887a      	ldrh	r2, [r7, #2]
 8007a9c:	801a      	strh	r2, [r3, #0]
}
 8007a9e:	bf00      	nop
 8007aa0:	370c      	adds	r7, #12
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr
 8007aaa:	bf00      	nop
 8007aac:	40023c00 	.word	0x40023c00

08007ab0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b083      	sub	sp, #12
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	460b      	mov	r3, r1
 8007aba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007abc:	4b0c      	ldr	r3, [pc, #48]	@ (8007af0 <FLASH_Program_Byte+0x40>)
 8007abe:	691b      	ldr	r3, [r3, #16]
 8007ac0:	4a0b      	ldr	r2, [pc, #44]	@ (8007af0 <FLASH_Program_Byte+0x40>)
 8007ac2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ac6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8007ac8:	4b09      	ldr	r3, [pc, #36]	@ (8007af0 <FLASH_Program_Byte+0x40>)
 8007aca:	4a09      	ldr	r2, [pc, #36]	@ (8007af0 <FLASH_Program_Byte+0x40>)
 8007acc:	691b      	ldr	r3, [r3, #16]
 8007ace:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8007ad0:	4b07      	ldr	r3, [pc, #28]	@ (8007af0 <FLASH_Program_Byte+0x40>)
 8007ad2:	691b      	ldr	r3, [r3, #16]
 8007ad4:	4a06      	ldr	r2, [pc, #24]	@ (8007af0 <FLASH_Program_Byte+0x40>)
 8007ad6:	f043 0301 	orr.w	r3, r3, #1
 8007ada:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	78fa      	ldrb	r2, [r7, #3]
 8007ae0:	701a      	strb	r2, [r3, #0]
}
 8007ae2:	bf00      	nop
 8007ae4:	370c      	adds	r7, #12
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aec:	4770      	bx	lr
 8007aee:	bf00      	nop
 8007af0:	40023c00 	.word	0x40023c00

08007af4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8007af4:	b480      	push	{r7}
 8007af6:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8007af8:	4b27      	ldr	r3, [pc, #156]	@ (8007b98 <FLASH_SetErrorCode+0xa4>)
 8007afa:	68db      	ldr	r3, [r3, #12]
 8007afc:	f003 0310 	and.w	r3, r3, #16
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d008      	beq.n	8007b16 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8007b04:	4b25      	ldr	r3, [pc, #148]	@ (8007b9c <FLASH_SetErrorCode+0xa8>)
 8007b06:	69db      	ldr	r3, [r3, #28]
 8007b08:	f043 0310 	orr.w	r3, r3, #16
 8007b0c:	4a23      	ldr	r2, [pc, #140]	@ (8007b9c <FLASH_SetErrorCode+0xa8>)
 8007b0e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8007b10:	4b21      	ldr	r3, [pc, #132]	@ (8007b98 <FLASH_SetErrorCode+0xa4>)
 8007b12:	2210      	movs	r2, #16
 8007b14:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8007b16:	4b20      	ldr	r3, [pc, #128]	@ (8007b98 <FLASH_SetErrorCode+0xa4>)
 8007b18:	68db      	ldr	r3, [r3, #12]
 8007b1a:	f003 0320 	and.w	r3, r3, #32
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d008      	beq.n	8007b34 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8007b22:	4b1e      	ldr	r3, [pc, #120]	@ (8007b9c <FLASH_SetErrorCode+0xa8>)
 8007b24:	69db      	ldr	r3, [r3, #28]
 8007b26:	f043 0308 	orr.w	r3, r3, #8
 8007b2a:	4a1c      	ldr	r2, [pc, #112]	@ (8007b9c <FLASH_SetErrorCode+0xa8>)
 8007b2c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8007b2e:	4b1a      	ldr	r3, [pc, #104]	@ (8007b98 <FLASH_SetErrorCode+0xa4>)
 8007b30:	2220      	movs	r2, #32
 8007b32:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8007b34:	4b18      	ldr	r3, [pc, #96]	@ (8007b98 <FLASH_SetErrorCode+0xa4>)
 8007b36:	68db      	ldr	r3, [r3, #12]
 8007b38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d008      	beq.n	8007b52 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8007b40:	4b16      	ldr	r3, [pc, #88]	@ (8007b9c <FLASH_SetErrorCode+0xa8>)
 8007b42:	69db      	ldr	r3, [r3, #28]
 8007b44:	f043 0304 	orr.w	r3, r3, #4
 8007b48:	4a14      	ldr	r2, [pc, #80]	@ (8007b9c <FLASH_SetErrorCode+0xa8>)
 8007b4a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8007b4c:	4b12      	ldr	r3, [pc, #72]	@ (8007b98 <FLASH_SetErrorCode+0xa4>)
 8007b4e:	2240      	movs	r2, #64	@ 0x40
 8007b50:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8007b52:	4b11      	ldr	r3, [pc, #68]	@ (8007b98 <FLASH_SetErrorCode+0xa4>)
 8007b54:	68db      	ldr	r3, [r3, #12]
 8007b56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d008      	beq.n	8007b70 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8007b5e:	4b0f      	ldr	r3, [pc, #60]	@ (8007b9c <FLASH_SetErrorCode+0xa8>)
 8007b60:	69db      	ldr	r3, [r3, #28]
 8007b62:	f043 0302 	orr.w	r3, r3, #2
 8007b66:	4a0d      	ldr	r2, [pc, #52]	@ (8007b9c <FLASH_SetErrorCode+0xa8>)
 8007b68:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8007b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8007b98 <FLASH_SetErrorCode+0xa4>)
 8007b6c:	2280      	movs	r2, #128	@ 0x80
 8007b6e:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8007b70:	4b09      	ldr	r3, [pc, #36]	@ (8007b98 <FLASH_SetErrorCode+0xa4>)
 8007b72:	68db      	ldr	r3, [r3, #12]
 8007b74:	f003 0302 	and.w	r3, r3, #2
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d008      	beq.n	8007b8e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8007b7c:	4b07      	ldr	r3, [pc, #28]	@ (8007b9c <FLASH_SetErrorCode+0xa8>)
 8007b7e:	69db      	ldr	r3, [r3, #28]
 8007b80:	f043 0320 	orr.w	r3, r3, #32
 8007b84:	4a05      	ldr	r2, [pc, #20]	@ (8007b9c <FLASH_SetErrorCode+0xa8>)
 8007b86:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8007b88:	4b03      	ldr	r3, [pc, #12]	@ (8007b98 <FLASH_SetErrorCode+0xa4>)
 8007b8a:	2202      	movs	r2, #2
 8007b8c:	60da      	str	r2, [r3, #12]
  }
}
 8007b8e:	bf00      	nop
 8007b90:	46bd      	mov	sp, r7
 8007b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b96:	4770      	bx	lr
 8007b98:	40023c00 	.word	0x40023c00
 8007b9c:	20005b34 	.word	0x20005b34

08007ba0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b084      	sub	sp, #16
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8007bb2:	4b31      	ldr	r3, [pc, #196]	@ (8007c78 <HAL_FLASHEx_Erase+0xd8>)
 8007bb4:	7e1b      	ldrb	r3, [r3, #24]
 8007bb6:	2b01      	cmp	r3, #1
 8007bb8:	d101      	bne.n	8007bbe <HAL_FLASHEx_Erase+0x1e>
 8007bba:	2302      	movs	r3, #2
 8007bbc:	e058      	b.n	8007c70 <HAL_FLASHEx_Erase+0xd0>
 8007bbe:	4b2e      	ldr	r3, [pc, #184]	@ (8007c78 <HAL_FLASHEx_Erase+0xd8>)
 8007bc0:	2201      	movs	r2, #1
 8007bc2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007bc4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8007bc8:	f7ff feba 	bl	8007940 <FLASH_WaitForLastOperation>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8007bd0:	7bfb      	ldrb	r3, [r7, #15]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d148      	bne.n	8007c68 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8007bdc:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d115      	bne.n	8007c12 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	691b      	ldr	r3, [r3, #16]
 8007bea:	b2da      	uxtb	r2, r3
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	685b      	ldr	r3, [r3, #4]
 8007bf0:	4619      	mov	r1, r3
 8007bf2:	4610      	mov	r0, r2
 8007bf4:	f000 f844 	bl	8007c80 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007bf8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8007bfc:	f7ff fea0 	bl	8007940 <FLASH_WaitForLastOperation>
 8007c00:	4603      	mov	r3, r0
 8007c02:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8007c04:	4b1d      	ldr	r3, [pc, #116]	@ (8007c7c <HAL_FLASHEx_Erase+0xdc>)
 8007c06:	691b      	ldr	r3, [r3, #16]
 8007c08:	4a1c      	ldr	r2, [pc, #112]	@ (8007c7c <HAL_FLASHEx_Erase+0xdc>)
 8007c0a:	f023 0304 	bic.w	r3, r3, #4
 8007c0e:	6113      	str	r3, [r2, #16]
 8007c10:	e028      	b.n	8007c64 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	60bb      	str	r3, [r7, #8]
 8007c18:	e01c      	b.n	8007c54 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	691b      	ldr	r3, [r3, #16]
 8007c1e:	b2db      	uxtb	r3, r3
 8007c20:	4619      	mov	r1, r3
 8007c22:	68b8      	ldr	r0, [r7, #8]
 8007c24:	f000 f850 	bl	8007cc8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007c28:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8007c2c:	f7ff fe88 	bl	8007940 <FLASH_WaitForLastOperation>
 8007c30:	4603      	mov	r3, r0
 8007c32:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8007c34:	4b11      	ldr	r3, [pc, #68]	@ (8007c7c <HAL_FLASHEx_Erase+0xdc>)
 8007c36:	691b      	ldr	r3, [r3, #16]
 8007c38:	4a10      	ldr	r2, [pc, #64]	@ (8007c7c <HAL_FLASHEx_Erase+0xdc>)
 8007c3a:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8007c3e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8007c40:	7bfb      	ldrb	r3, [r7, #15]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d003      	beq.n	8007c4e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	68ba      	ldr	r2, [r7, #8]
 8007c4a:	601a      	str	r2, [r3, #0]
          break;
 8007c4c:	e00a      	b.n	8007c64 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	3301      	adds	r3, #1
 8007c52:	60bb      	str	r3, [r7, #8]
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	68da      	ldr	r2, [r3, #12]
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	4413      	add	r3, r2
 8007c5e:	68ba      	ldr	r2, [r7, #8]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d3da      	bcc.n	8007c1a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8007c64:	f000 f878 	bl	8007d58 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007c68:	4b03      	ldr	r3, [pc, #12]	@ (8007c78 <HAL_FLASHEx_Erase+0xd8>)
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	761a      	strb	r2, [r3, #24]

  return status;
 8007c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3710      	adds	r7, #16
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}
 8007c78:	20005b34 	.word	0x20005b34
 8007c7c:	40023c00 	.word	0x40023c00

08007c80 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	4603      	mov	r3, r0
 8007c88:	6039      	str	r1, [r7, #0]
 8007c8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8007cc4 <FLASH_MassErase+0x44>)
 8007c8e:	691b      	ldr	r3, [r3, #16]
 8007c90:	4a0c      	ldr	r2, [pc, #48]	@ (8007cc4 <FLASH_MassErase+0x44>)
 8007c92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c96:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8007c98:	4b0a      	ldr	r3, [pc, #40]	@ (8007cc4 <FLASH_MassErase+0x44>)
 8007c9a:	691b      	ldr	r3, [r3, #16]
 8007c9c:	4a09      	ldr	r2, [pc, #36]	@ (8007cc4 <FLASH_MassErase+0x44>)
 8007c9e:	f043 0304 	orr.w	r3, r3, #4
 8007ca2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8007ca4:	4b07      	ldr	r3, [pc, #28]	@ (8007cc4 <FLASH_MassErase+0x44>)
 8007ca6:	691a      	ldr	r2, [r3, #16]
 8007ca8:	79fb      	ldrb	r3, [r7, #7]
 8007caa:	021b      	lsls	r3, r3, #8
 8007cac:	4313      	orrs	r3, r2
 8007cae:	4a05      	ldr	r2, [pc, #20]	@ (8007cc4 <FLASH_MassErase+0x44>)
 8007cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007cb4:	6113      	str	r3, [r2, #16]
}
 8007cb6:	bf00      	nop
 8007cb8:	370c      	adds	r7, #12
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc0:	4770      	bx	lr
 8007cc2:	bf00      	nop
 8007cc4:	40023c00 	.word	0x40023c00

08007cc8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b085      	sub	sp, #20
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	460b      	mov	r3, r1
 8007cd2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8007cd8:	78fb      	ldrb	r3, [r7, #3]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d102      	bne.n	8007ce4 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	60fb      	str	r3, [r7, #12]
 8007ce2:	e010      	b.n	8007d06 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8007ce4:	78fb      	ldrb	r3, [r7, #3]
 8007ce6:	2b01      	cmp	r3, #1
 8007ce8:	d103      	bne.n	8007cf2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8007cea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007cee:	60fb      	str	r3, [r7, #12]
 8007cf0:	e009      	b.n	8007d06 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8007cf2:	78fb      	ldrb	r3, [r7, #3]
 8007cf4:	2b02      	cmp	r3, #2
 8007cf6:	d103      	bne.n	8007d00 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8007cf8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007cfc:	60fb      	str	r3, [r7, #12]
 8007cfe:	e002      	b.n	8007d06 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8007d00:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007d04:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007d06:	4b13      	ldr	r3, [pc, #76]	@ (8007d54 <FLASH_Erase_Sector+0x8c>)
 8007d08:	691b      	ldr	r3, [r3, #16]
 8007d0a:	4a12      	ldr	r2, [pc, #72]	@ (8007d54 <FLASH_Erase_Sector+0x8c>)
 8007d0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d10:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8007d12:	4b10      	ldr	r3, [pc, #64]	@ (8007d54 <FLASH_Erase_Sector+0x8c>)
 8007d14:	691a      	ldr	r2, [r3, #16]
 8007d16:	490f      	ldr	r1, [pc, #60]	@ (8007d54 <FLASH_Erase_Sector+0x8c>)
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8007d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8007d54 <FLASH_Erase_Sector+0x8c>)
 8007d20:	691b      	ldr	r3, [r3, #16]
 8007d22:	4a0c      	ldr	r2, [pc, #48]	@ (8007d54 <FLASH_Erase_Sector+0x8c>)
 8007d24:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007d28:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8007d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8007d54 <FLASH_Erase_Sector+0x8c>)
 8007d2c:	691a      	ldr	r2, [r3, #16]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	00db      	lsls	r3, r3, #3
 8007d32:	4313      	orrs	r3, r2
 8007d34:	4a07      	ldr	r2, [pc, #28]	@ (8007d54 <FLASH_Erase_Sector+0x8c>)
 8007d36:	f043 0302 	orr.w	r3, r3, #2
 8007d3a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8007d3c:	4b05      	ldr	r3, [pc, #20]	@ (8007d54 <FLASH_Erase_Sector+0x8c>)
 8007d3e:	691b      	ldr	r3, [r3, #16]
 8007d40:	4a04      	ldr	r2, [pc, #16]	@ (8007d54 <FLASH_Erase_Sector+0x8c>)
 8007d42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d46:	6113      	str	r3, [r2, #16]
}
 8007d48:	bf00      	nop
 8007d4a:	3714      	adds	r7, #20
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d52:	4770      	bx	lr
 8007d54:	40023c00 	.word	0x40023c00

08007d58 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8007d5c:	4b20      	ldr	r3, [pc, #128]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d017      	beq.n	8007d98 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8007d68:	4b1d      	ldr	r3, [pc, #116]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a1c      	ldr	r2, [pc, #112]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007d6e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007d72:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8007d74:	4b1a      	ldr	r3, [pc, #104]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a19      	ldr	r2, [pc, #100]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007d7a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007d7e:	6013      	str	r3, [r2, #0]
 8007d80:	4b17      	ldr	r3, [pc, #92]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a16      	ldr	r2, [pc, #88]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007d86:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d8a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007d8c:	4b14      	ldr	r3, [pc, #80]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a13      	ldr	r2, [pc, #76]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007d92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007d96:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8007d98:	4b11      	ldr	r3, [pc, #68]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d017      	beq.n	8007dd4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8007da4:	4b0e      	ldr	r3, [pc, #56]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4a0d      	ldr	r2, [pc, #52]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007daa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007dae:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8007db0:	4b0b      	ldr	r3, [pc, #44]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a0a      	ldr	r2, [pc, #40]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007db6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007dba:	6013      	str	r3, [r2, #0]
 8007dbc:	4b08      	ldr	r3, [pc, #32]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a07      	ldr	r2, [pc, #28]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007dc2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007dc6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8007dc8:	4b05      	ldr	r3, [pc, #20]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	4a04      	ldr	r2, [pc, #16]	@ (8007de0 <FLASH_FlushCaches+0x88>)
 8007dce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007dd2:	6013      	str	r3, [r2, #0]
  }
}
 8007dd4:	bf00      	nop
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr
 8007dde:	bf00      	nop
 8007de0:	40023c00 	.word	0x40023c00

08007de4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b089      	sub	sp, #36	@ 0x24
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
 8007dec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007dee:	2300      	movs	r3, #0
 8007df0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007df2:	2300      	movs	r3, #0
 8007df4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007df6:	2300      	movs	r3, #0
 8007df8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	61fb      	str	r3, [r7, #28]
 8007dfe:	e16b      	b.n	80080d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007e00:	2201      	movs	r2, #1
 8007e02:	69fb      	ldr	r3, [r7, #28]
 8007e04:	fa02 f303 	lsl.w	r3, r2, r3
 8007e08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	697a      	ldr	r2, [r7, #20]
 8007e10:	4013      	ands	r3, r2
 8007e12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007e14:	693a      	ldr	r2, [r7, #16]
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	f040 815a 	bne.w	80080d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	f003 0303 	and.w	r3, r3, #3
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	d005      	beq.n	8007e36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	685b      	ldr	r3, [r3, #4]
 8007e2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007e32:	2b02      	cmp	r3, #2
 8007e34:	d130      	bne.n	8007e98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	689b      	ldr	r3, [r3, #8]
 8007e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007e3c:	69fb      	ldr	r3, [r7, #28]
 8007e3e:	005b      	lsls	r3, r3, #1
 8007e40:	2203      	movs	r2, #3
 8007e42:	fa02 f303 	lsl.w	r3, r2, r3
 8007e46:	43db      	mvns	r3, r3
 8007e48:	69ba      	ldr	r2, [r7, #24]
 8007e4a:	4013      	ands	r3, r2
 8007e4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	68da      	ldr	r2, [r3, #12]
 8007e52:	69fb      	ldr	r3, [r7, #28]
 8007e54:	005b      	lsls	r3, r3, #1
 8007e56:	fa02 f303 	lsl.w	r3, r2, r3
 8007e5a:	69ba      	ldr	r2, [r7, #24]
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	69ba      	ldr	r2, [r7, #24]
 8007e64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	69fb      	ldr	r3, [r7, #28]
 8007e70:	fa02 f303 	lsl.w	r3, r2, r3
 8007e74:	43db      	mvns	r3, r3
 8007e76:	69ba      	ldr	r2, [r7, #24]
 8007e78:	4013      	ands	r3, r2
 8007e7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	685b      	ldr	r3, [r3, #4]
 8007e80:	091b      	lsrs	r3, r3, #4
 8007e82:	f003 0201 	and.w	r2, r3, #1
 8007e86:	69fb      	ldr	r3, [r7, #28]
 8007e88:	fa02 f303 	lsl.w	r3, r2, r3
 8007e8c:	69ba      	ldr	r2, [r7, #24]
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	69ba      	ldr	r2, [r7, #24]
 8007e96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	f003 0303 	and.w	r3, r3, #3
 8007ea0:	2b03      	cmp	r3, #3
 8007ea2:	d017      	beq.n	8007ed4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	68db      	ldr	r3, [r3, #12]
 8007ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007eaa:	69fb      	ldr	r3, [r7, #28]
 8007eac:	005b      	lsls	r3, r3, #1
 8007eae:	2203      	movs	r2, #3
 8007eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8007eb4:	43db      	mvns	r3, r3
 8007eb6:	69ba      	ldr	r2, [r7, #24]
 8007eb8:	4013      	ands	r3, r2
 8007eba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	689a      	ldr	r2, [r3, #8]
 8007ec0:	69fb      	ldr	r3, [r7, #28]
 8007ec2:	005b      	lsls	r3, r3, #1
 8007ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ec8:	69ba      	ldr	r2, [r7, #24]
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	69ba      	ldr	r2, [r7, #24]
 8007ed2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	f003 0303 	and.w	r3, r3, #3
 8007edc:	2b02      	cmp	r3, #2
 8007ede:	d123      	bne.n	8007f28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007ee0:	69fb      	ldr	r3, [r7, #28]
 8007ee2:	08da      	lsrs	r2, r3, #3
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	3208      	adds	r2, #8
 8007ee8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007eee:	69fb      	ldr	r3, [r7, #28]
 8007ef0:	f003 0307 	and.w	r3, r3, #7
 8007ef4:	009b      	lsls	r3, r3, #2
 8007ef6:	220f      	movs	r2, #15
 8007ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8007efc:	43db      	mvns	r3, r3
 8007efe:	69ba      	ldr	r2, [r7, #24]
 8007f00:	4013      	ands	r3, r2
 8007f02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	691a      	ldr	r2, [r3, #16]
 8007f08:	69fb      	ldr	r3, [r7, #28]
 8007f0a:	f003 0307 	and.w	r3, r3, #7
 8007f0e:	009b      	lsls	r3, r3, #2
 8007f10:	fa02 f303 	lsl.w	r3, r2, r3
 8007f14:	69ba      	ldr	r2, [r7, #24]
 8007f16:	4313      	orrs	r3, r2
 8007f18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007f1a:	69fb      	ldr	r3, [r7, #28]
 8007f1c:	08da      	lsrs	r2, r3, #3
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	3208      	adds	r2, #8
 8007f22:	69b9      	ldr	r1, [r7, #24]
 8007f24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007f2e:	69fb      	ldr	r3, [r7, #28]
 8007f30:	005b      	lsls	r3, r3, #1
 8007f32:	2203      	movs	r2, #3
 8007f34:	fa02 f303 	lsl.w	r3, r2, r3
 8007f38:	43db      	mvns	r3, r3
 8007f3a:	69ba      	ldr	r2, [r7, #24]
 8007f3c:	4013      	ands	r3, r2
 8007f3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	f003 0203 	and.w	r2, r3, #3
 8007f48:	69fb      	ldr	r3, [r7, #28]
 8007f4a:	005b      	lsls	r3, r3, #1
 8007f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f50:	69ba      	ldr	r2, [r7, #24]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	69ba      	ldr	r2, [r7, #24]
 8007f5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	f000 80b4 	beq.w	80080d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	60fb      	str	r3, [r7, #12]
 8007f6e:	4b60      	ldr	r3, [pc, #384]	@ (80080f0 <HAL_GPIO_Init+0x30c>)
 8007f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f72:	4a5f      	ldr	r2, [pc, #380]	@ (80080f0 <HAL_GPIO_Init+0x30c>)
 8007f74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007f78:	6453      	str	r3, [r2, #68]	@ 0x44
 8007f7a:	4b5d      	ldr	r3, [pc, #372]	@ (80080f0 <HAL_GPIO_Init+0x30c>)
 8007f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f82:	60fb      	str	r3, [r7, #12]
 8007f84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007f86:	4a5b      	ldr	r2, [pc, #364]	@ (80080f4 <HAL_GPIO_Init+0x310>)
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	089b      	lsrs	r3, r3, #2
 8007f8c:	3302      	adds	r3, #2
 8007f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007f94:	69fb      	ldr	r3, [r7, #28]
 8007f96:	f003 0303 	and.w	r3, r3, #3
 8007f9a:	009b      	lsls	r3, r3, #2
 8007f9c:	220f      	movs	r2, #15
 8007f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007fa2:	43db      	mvns	r3, r3
 8007fa4:	69ba      	ldr	r2, [r7, #24]
 8007fa6:	4013      	ands	r3, r2
 8007fa8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	4a52      	ldr	r2, [pc, #328]	@ (80080f8 <HAL_GPIO_Init+0x314>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d02b      	beq.n	800800a <HAL_GPIO_Init+0x226>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	4a51      	ldr	r2, [pc, #324]	@ (80080fc <HAL_GPIO_Init+0x318>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d025      	beq.n	8008006 <HAL_GPIO_Init+0x222>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	4a50      	ldr	r2, [pc, #320]	@ (8008100 <HAL_GPIO_Init+0x31c>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d01f      	beq.n	8008002 <HAL_GPIO_Init+0x21e>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	4a4f      	ldr	r2, [pc, #316]	@ (8008104 <HAL_GPIO_Init+0x320>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d019      	beq.n	8007ffe <HAL_GPIO_Init+0x21a>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	4a4e      	ldr	r2, [pc, #312]	@ (8008108 <HAL_GPIO_Init+0x324>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d013      	beq.n	8007ffa <HAL_GPIO_Init+0x216>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	4a4d      	ldr	r2, [pc, #308]	@ (800810c <HAL_GPIO_Init+0x328>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d00d      	beq.n	8007ff6 <HAL_GPIO_Init+0x212>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	4a4c      	ldr	r2, [pc, #304]	@ (8008110 <HAL_GPIO_Init+0x32c>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d007      	beq.n	8007ff2 <HAL_GPIO_Init+0x20e>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	4a4b      	ldr	r2, [pc, #300]	@ (8008114 <HAL_GPIO_Init+0x330>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d101      	bne.n	8007fee <HAL_GPIO_Init+0x20a>
 8007fea:	2307      	movs	r3, #7
 8007fec:	e00e      	b.n	800800c <HAL_GPIO_Init+0x228>
 8007fee:	2308      	movs	r3, #8
 8007ff0:	e00c      	b.n	800800c <HAL_GPIO_Init+0x228>
 8007ff2:	2306      	movs	r3, #6
 8007ff4:	e00a      	b.n	800800c <HAL_GPIO_Init+0x228>
 8007ff6:	2305      	movs	r3, #5
 8007ff8:	e008      	b.n	800800c <HAL_GPIO_Init+0x228>
 8007ffa:	2304      	movs	r3, #4
 8007ffc:	e006      	b.n	800800c <HAL_GPIO_Init+0x228>
 8007ffe:	2303      	movs	r3, #3
 8008000:	e004      	b.n	800800c <HAL_GPIO_Init+0x228>
 8008002:	2302      	movs	r3, #2
 8008004:	e002      	b.n	800800c <HAL_GPIO_Init+0x228>
 8008006:	2301      	movs	r3, #1
 8008008:	e000      	b.n	800800c <HAL_GPIO_Init+0x228>
 800800a:	2300      	movs	r3, #0
 800800c:	69fa      	ldr	r2, [r7, #28]
 800800e:	f002 0203 	and.w	r2, r2, #3
 8008012:	0092      	lsls	r2, r2, #2
 8008014:	4093      	lsls	r3, r2
 8008016:	69ba      	ldr	r2, [r7, #24]
 8008018:	4313      	orrs	r3, r2
 800801a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800801c:	4935      	ldr	r1, [pc, #212]	@ (80080f4 <HAL_GPIO_Init+0x310>)
 800801e:	69fb      	ldr	r3, [r7, #28]
 8008020:	089b      	lsrs	r3, r3, #2
 8008022:	3302      	adds	r3, #2
 8008024:	69ba      	ldr	r2, [r7, #24]
 8008026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800802a:	4b3b      	ldr	r3, [pc, #236]	@ (8008118 <HAL_GPIO_Init+0x334>)
 800802c:	689b      	ldr	r3, [r3, #8]
 800802e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008030:	693b      	ldr	r3, [r7, #16]
 8008032:	43db      	mvns	r3, r3
 8008034:	69ba      	ldr	r2, [r7, #24]
 8008036:	4013      	ands	r3, r2
 8008038:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008042:	2b00      	cmp	r3, #0
 8008044:	d003      	beq.n	800804e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8008046:	69ba      	ldr	r2, [r7, #24]
 8008048:	693b      	ldr	r3, [r7, #16]
 800804a:	4313      	orrs	r3, r2
 800804c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800804e:	4a32      	ldr	r2, [pc, #200]	@ (8008118 <HAL_GPIO_Init+0x334>)
 8008050:	69bb      	ldr	r3, [r7, #24]
 8008052:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008054:	4b30      	ldr	r3, [pc, #192]	@ (8008118 <HAL_GPIO_Init+0x334>)
 8008056:	68db      	ldr	r3, [r3, #12]
 8008058:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	43db      	mvns	r3, r3
 800805e:	69ba      	ldr	r2, [r7, #24]
 8008060:	4013      	ands	r3, r2
 8008062:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800806c:	2b00      	cmp	r3, #0
 800806e:	d003      	beq.n	8008078 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008070:	69ba      	ldr	r2, [r7, #24]
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	4313      	orrs	r3, r2
 8008076:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008078:	4a27      	ldr	r2, [pc, #156]	@ (8008118 <HAL_GPIO_Init+0x334>)
 800807a:	69bb      	ldr	r3, [r7, #24]
 800807c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800807e:	4b26      	ldr	r3, [pc, #152]	@ (8008118 <HAL_GPIO_Init+0x334>)
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	43db      	mvns	r3, r3
 8008088:	69ba      	ldr	r2, [r7, #24]
 800808a:	4013      	ands	r3, r2
 800808c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008096:	2b00      	cmp	r3, #0
 8008098:	d003      	beq.n	80080a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800809a:	69ba      	ldr	r2, [r7, #24]
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	4313      	orrs	r3, r2
 80080a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80080a2:	4a1d      	ldr	r2, [pc, #116]	@ (8008118 <HAL_GPIO_Init+0x334>)
 80080a4:	69bb      	ldr	r3, [r7, #24]
 80080a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80080a8:	4b1b      	ldr	r3, [pc, #108]	@ (8008118 <HAL_GPIO_Init+0x334>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	43db      	mvns	r3, r3
 80080b2:	69ba      	ldr	r2, [r7, #24]
 80080b4:	4013      	ands	r3, r2
 80080b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d003      	beq.n	80080cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80080c4:	69ba      	ldr	r2, [r7, #24]
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	4313      	orrs	r3, r2
 80080ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80080cc:	4a12      	ldr	r2, [pc, #72]	@ (8008118 <HAL_GPIO_Init+0x334>)
 80080ce:	69bb      	ldr	r3, [r7, #24]
 80080d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80080d2:	69fb      	ldr	r3, [r7, #28]
 80080d4:	3301      	adds	r3, #1
 80080d6:	61fb      	str	r3, [r7, #28]
 80080d8:	69fb      	ldr	r3, [r7, #28]
 80080da:	2b0f      	cmp	r3, #15
 80080dc:	f67f ae90 	bls.w	8007e00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80080e0:	bf00      	nop
 80080e2:	bf00      	nop
 80080e4:	3724      	adds	r7, #36	@ 0x24
 80080e6:	46bd      	mov	sp, r7
 80080e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop
 80080f0:	40023800 	.word	0x40023800
 80080f4:	40013800 	.word	0x40013800
 80080f8:	40020000 	.word	0x40020000
 80080fc:	40020400 	.word	0x40020400
 8008100:	40020800 	.word	0x40020800
 8008104:	40020c00 	.word	0x40020c00
 8008108:	40021000 	.word	0x40021000
 800810c:	40021400 	.word	0x40021400
 8008110:	40021800 	.word	0x40021800
 8008114:	40021c00 	.word	0x40021c00
 8008118:	40013c00 	.word	0x40013c00

0800811c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800811c:	b480      	push	{r7}
 800811e:	b083      	sub	sp, #12
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	460b      	mov	r3, r1
 8008126:	807b      	strh	r3, [r7, #2]
 8008128:	4613      	mov	r3, r2
 800812a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800812c:	787b      	ldrb	r3, [r7, #1]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d003      	beq.n	800813a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008132:	887a      	ldrh	r2, [r7, #2]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008138:	e003      	b.n	8008142 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800813a:	887b      	ldrh	r3, [r7, #2]
 800813c:	041a      	lsls	r2, r3, #16
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	619a      	str	r2, [r3, #24]
}
 8008142:	bf00      	nop
 8008144:	370c      	adds	r7, #12
 8008146:	46bd      	mov	sp, r7
 8008148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814c:	4770      	bx	lr

0800814e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800814e:	b480      	push	{r7}
 8008150:	b085      	sub	sp, #20
 8008152:	af00      	add	r7, sp, #0
 8008154:	6078      	str	r0, [r7, #4]
 8008156:	460b      	mov	r3, r1
 8008158:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	695b      	ldr	r3, [r3, #20]
 800815e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008160:	887a      	ldrh	r2, [r7, #2]
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	4013      	ands	r3, r2
 8008166:	041a      	lsls	r2, r3, #16
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	43d9      	mvns	r1, r3
 800816c:	887b      	ldrh	r3, [r7, #2]
 800816e:	400b      	ands	r3, r1
 8008170:	431a      	orrs	r2, r3
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	619a      	str	r2, [r3, #24]
}
 8008176:	bf00      	nop
 8008178:	3714      	adds	r7, #20
 800817a:	46bd      	mov	sp, r7
 800817c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008180:	4770      	bx	lr

08008182 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8008182:	b580      	push	{r7, lr}
 8008184:	b086      	sub	sp, #24
 8008186:	af02      	add	r7, sp, #8
 8008188:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d101      	bne.n	8008194 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8008190:	2301      	movs	r3, #1
 8008192:	e059      	b.n	8008248 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80081a0:	b2db      	uxtb	r3, r3
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d106      	bne.n	80081b4 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f006 fe36 	bl	800ee20 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2203      	movs	r2, #3
 80081b8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80081c2:	d102      	bne.n	80081ca <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2200      	movs	r2, #0
 80081c8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4618      	mov	r0, r3
 80081d0:	f003 fc50 	bl	800ba74 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6818      	ldr	r0, [r3, #0]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	7c1a      	ldrb	r2, [r3, #16]
 80081dc:	f88d 2000 	strb.w	r2, [sp]
 80081e0:	3304      	adds	r3, #4
 80081e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80081e4:	f003 fbd1 	bl	800b98a <USB_CoreInit>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d005      	beq.n	80081fa <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2202      	movs	r2, #2
 80081f2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80081f6:	2301      	movs	r3, #1
 80081f8:	e026      	b.n	8008248 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	2101      	movs	r1, #1
 8008200:	4618      	mov	r0, r3
 8008202:	f003 fc48 	bl	800ba96 <USB_SetCurrentMode>
 8008206:	4603      	mov	r3, r0
 8008208:	2b00      	cmp	r3, #0
 800820a:	d005      	beq.n	8008218 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2202      	movs	r2, #2
 8008210:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8008214:	2301      	movs	r3, #1
 8008216:	e017      	b.n	8008248 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6818      	ldr	r0, [r3, #0]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	7c1a      	ldrb	r2, [r3, #16]
 8008220:	f88d 2000 	strb.w	r2, [sp]
 8008224:	3304      	adds	r3, #4
 8008226:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008228:	f003 fdea 	bl	800be00 <USB_HostInit>
 800822c:	4603      	mov	r3, r0
 800822e:	2b00      	cmp	r3, #0
 8008230:	d005      	beq.n	800823e <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2202      	movs	r2, #2
 8008236:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800823a:	2301      	movs	r3, #1
 800823c:	e004      	b.n	8008248 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2201      	movs	r2, #1
 8008242:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8008246:	2300      	movs	r3, #0
}
 8008248:	4618      	mov	r0, r3
 800824a:	3710      	adds	r7, #16
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}

08008250 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008250:	b590      	push	{r4, r7, lr}
 8008252:	b08b      	sub	sp, #44	@ 0x2c
 8008254:	af04      	add	r7, sp, #16
 8008256:	6078      	str	r0, [r7, #4]
 8008258:	4608      	mov	r0, r1
 800825a:	4611      	mov	r1, r2
 800825c:	461a      	mov	r2, r3
 800825e:	4603      	mov	r3, r0
 8008260:	70fb      	strb	r3, [r7, #3]
 8008262:	460b      	mov	r3, r1
 8008264:	70bb      	strb	r3, [r7, #2]
 8008266:	4613      	mov	r3, r2
 8008268:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800826a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800826c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8008274:	2b01      	cmp	r3, #1
 8008276:	d101      	bne.n	800827c <HAL_HCD_HC_Init+0x2c>
 8008278:	2302      	movs	r3, #2
 800827a:	e09d      	b.n	80083b8 <HAL_HCD_HC_Init+0x168>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2201      	movs	r2, #1
 8008280:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8008284:	78fa      	ldrb	r2, [r7, #3]
 8008286:	6879      	ldr	r1, [r7, #4]
 8008288:	4613      	mov	r3, r2
 800828a:	011b      	lsls	r3, r3, #4
 800828c:	1a9b      	subs	r3, r3, r2
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	440b      	add	r3, r1
 8008292:	3319      	adds	r3, #25
 8008294:	2200      	movs	r2, #0
 8008296:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8008298:	78fa      	ldrb	r2, [r7, #3]
 800829a:	6879      	ldr	r1, [r7, #4]
 800829c:	4613      	mov	r3, r2
 800829e:	011b      	lsls	r3, r3, #4
 80082a0:	1a9b      	subs	r3, r3, r2
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	440b      	add	r3, r1
 80082a6:	3314      	adds	r3, #20
 80082a8:	787a      	ldrb	r2, [r7, #1]
 80082aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80082ac:	78fa      	ldrb	r2, [r7, #3]
 80082ae:	6879      	ldr	r1, [r7, #4]
 80082b0:	4613      	mov	r3, r2
 80082b2:	011b      	lsls	r3, r3, #4
 80082b4:	1a9b      	subs	r3, r3, r2
 80082b6:	009b      	lsls	r3, r3, #2
 80082b8:	440b      	add	r3, r1
 80082ba:	3315      	adds	r3, #21
 80082bc:	78fa      	ldrb	r2, [r7, #3]
 80082be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80082c0:	78fa      	ldrb	r2, [r7, #3]
 80082c2:	6879      	ldr	r1, [r7, #4]
 80082c4:	4613      	mov	r3, r2
 80082c6:	011b      	lsls	r3, r3, #4
 80082c8:	1a9b      	subs	r3, r3, r2
 80082ca:	009b      	lsls	r3, r3, #2
 80082cc:	440b      	add	r3, r1
 80082ce:	3326      	adds	r3, #38	@ 0x26
 80082d0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80082d4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80082d6:	78fa      	ldrb	r2, [r7, #3]
 80082d8:	78bb      	ldrb	r3, [r7, #2]
 80082da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082de:	b2d8      	uxtb	r0, r3
 80082e0:	6879      	ldr	r1, [r7, #4]
 80082e2:	4613      	mov	r3, r2
 80082e4:	011b      	lsls	r3, r3, #4
 80082e6:	1a9b      	subs	r3, r3, r2
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	440b      	add	r3, r1
 80082ec:	3316      	adds	r3, #22
 80082ee:	4602      	mov	r2, r0
 80082f0:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80082f2:	78fb      	ldrb	r3, [r7, #3]
 80082f4:	4619      	mov	r1, r3
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 fbc8 	bl	8008a8c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80082fc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008300:	2b00      	cmp	r3, #0
 8008302:	da0a      	bge.n	800831a <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8008304:	78fa      	ldrb	r2, [r7, #3]
 8008306:	6879      	ldr	r1, [r7, #4]
 8008308:	4613      	mov	r3, r2
 800830a:	011b      	lsls	r3, r3, #4
 800830c:	1a9b      	subs	r3, r3, r2
 800830e:	009b      	lsls	r3, r3, #2
 8008310:	440b      	add	r3, r1
 8008312:	3317      	adds	r3, #23
 8008314:	2201      	movs	r2, #1
 8008316:	701a      	strb	r2, [r3, #0]
 8008318:	e009      	b.n	800832e <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800831a:	78fa      	ldrb	r2, [r7, #3]
 800831c:	6879      	ldr	r1, [r7, #4]
 800831e:	4613      	mov	r3, r2
 8008320:	011b      	lsls	r3, r3, #4
 8008322:	1a9b      	subs	r3, r3, r2
 8008324:	009b      	lsls	r3, r3, #2
 8008326:	440b      	add	r3, r1
 8008328:	3317      	adds	r3, #23
 800832a:	2200      	movs	r2, #0
 800832c:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4618      	mov	r0, r3
 8008334:	f003 fec8 	bl	800c0c8 <USB_GetHostSpeed>
 8008338:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800833a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800833e:	2b01      	cmp	r3, #1
 8008340:	d10b      	bne.n	800835a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8008342:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008346:	2b01      	cmp	r3, #1
 8008348:	d107      	bne.n	800835a <HAL_HCD_HC_Init+0x10a>
 800834a:	693b      	ldr	r3, [r7, #16]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d104      	bne.n	800835a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	2bbc      	cmp	r3, #188	@ 0xbc
 8008354:	d901      	bls.n	800835a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8008356:	23bc      	movs	r3, #188	@ 0xbc
 8008358:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800835a:	78fa      	ldrb	r2, [r7, #3]
 800835c:	6879      	ldr	r1, [r7, #4]
 800835e:	4613      	mov	r3, r2
 8008360:	011b      	lsls	r3, r3, #4
 8008362:	1a9b      	subs	r3, r3, r2
 8008364:	009b      	lsls	r3, r3, #2
 8008366:	440b      	add	r3, r1
 8008368:	3318      	adds	r3, #24
 800836a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800836e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8008370:	78fa      	ldrb	r2, [r7, #3]
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	b298      	uxth	r0, r3
 8008376:	6879      	ldr	r1, [r7, #4]
 8008378:	4613      	mov	r3, r2
 800837a:	011b      	lsls	r3, r3, #4
 800837c:	1a9b      	subs	r3, r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	440b      	add	r3, r1
 8008382:	3328      	adds	r3, #40	@ 0x28
 8008384:	4602      	mov	r2, r0
 8008386:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6818      	ldr	r0, [r3, #0]
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	b29b      	uxth	r3, r3
 8008390:	787c      	ldrb	r4, [r7, #1]
 8008392:	78ba      	ldrb	r2, [r7, #2]
 8008394:	78f9      	ldrb	r1, [r7, #3]
 8008396:	9302      	str	r3, [sp, #8]
 8008398:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800839c:	9301      	str	r3, [sp, #4]
 800839e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80083a2:	9300      	str	r3, [sp, #0]
 80083a4:	4623      	mov	r3, r4
 80083a6:	f003 feb7 	bl	800c118 <USB_HC_Init>
 80083aa:	4603      	mov	r3, r0
 80083ac:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2200      	movs	r2, #0
 80083b2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80083b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	371c      	adds	r7, #28
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd90      	pop	{r4, r7, pc}

080083c0 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b084      	sub	sp, #16
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
 80083c8:	460b      	mov	r3, r1
 80083ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80083cc:	2300      	movs	r3, #0
 80083ce:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80083d6:	2b01      	cmp	r3, #1
 80083d8:	d101      	bne.n	80083de <HAL_HCD_HC_Halt+0x1e>
 80083da:	2302      	movs	r3, #2
 80083dc:	e00f      	b.n	80083fe <HAL_HCD_HC_Halt+0x3e>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2201      	movs	r2, #1
 80083e2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	78fa      	ldrb	r2, [r7, #3]
 80083ec:	4611      	mov	r1, r2
 80083ee:	4618      	mov	r0, r3
 80083f0:	f004 fa49 	bl	800c886 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80083fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80083fe:	4618      	mov	r0, r3
 8008400:	3710      	adds	r7, #16
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}
	...

08008408 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	4608      	mov	r0, r1
 8008412:	4611      	mov	r1, r2
 8008414:	461a      	mov	r2, r3
 8008416:	4603      	mov	r3, r0
 8008418:	70fb      	strb	r3, [r7, #3]
 800841a:	460b      	mov	r3, r1
 800841c:	70bb      	strb	r3, [r7, #2]
 800841e:	4613      	mov	r3, r2
 8008420:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8008422:	78fa      	ldrb	r2, [r7, #3]
 8008424:	6879      	ldr	r1, [r7, #4]
 8008426:	4613      	mov	r3, r2
 8008428:	011b      	lsls	r3, r3, #4
 800842a:	1a9b      	subs	r3, r3, r2
 800842c:	009b      	lsls	r3, r3, #2
 800842e:	440b      	add	r3, r1
 8008430:	3317      	adds	r3, #23
 8008432:	78ba      	ldrb	r2, [r7, #2]
 8008434:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8008436:	78fa      	ldrb	r2, [r7, #3]
 8008438:	6879      	ldr	r1, [r7, #4]
 800843a:	4613      	mov	r3, r2
 800843c:	011b      	lsls	r3, r3, #4
 800843e:	1a9b      	subs	r3, r3, r2
 8008440:	009b      	lsls	r3, r3, #2
 8008442:	440b      	add	r3, r1
 8008444:	3326      	adds	r3, #38	@ 0x26
 8008446:	787a      	ldrb	r2, [r7, #1]
 8008448:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800844a:	7c3b      	ldrb	r3, [r7, #16]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d114      	bne.n	800847a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8008450:	78fa      	ldrb	r2, [r7, #3]
 8008452:	6879      	ldr	r1, [r7, #4]
 8008454:	4613      	mov	r3, r2
 8008456:	011b      	lsls	r3, r3, #4
 8008458:	1a9b      	subs	r3, r3, r2
 800845a:	009b      	lsls	r3, r3, #2
 800845c:	440b      	add	r3, r1
 800845e:	332a      	adds	r3, #42	@ 0x2a
 8008460:	2203      	movs	r2, #3
 8008462:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8008464:	78fa      	ldrb	r2, [r7, #3]
 8008466:	6879      	ldr	r1, [r7, #4]
 8008468:	4613      	mov	r3, r2
 800846a:	011b      	lsls	r3, r3, #4
 800846c:	1a9b      	subs	r3, r3, r2
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	440b      	add	r3, r1
 8008472:	3319      	adds	r3, #25
 8008474:	7f3a      	ldrb	r2, [r7, #28]
 8008476:	701a      	strb	r2, [r3, #0]
 8008478:	e009      	b.n	800848e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800847a:	78fa      	ldrb	r2, [r7, #3]
 800847c:	6879      	ldr	r1, [r7, #4]
 800847e:	4613      	mov	r3, r2
 8008480:	011b      	lsls	r3, r3, #4
 8008482:	1a9b      	subs	r3, r3, r2
 8008484:	009b      	lsls	r3, r3, #2
 8008486:	440b      	add	r3, r1
 8008488:	332a      	adds	r3, #42	@ 0x2a
 800848a:	2202      	movs	r2, #2
 800848c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800848e:	787b      	ldrb	r3, [r7, #1]
 8008490:	2b03      	cmp	r3, #3
 8008492:	f200 8102 	bhi.w	800869a <HAL_HCD_HC_SubmitRequest+0x292>
 8008496:	a201      	add	r2, pc, #4	@ (adr r2, 800849c <HAL_HCD_HC_SubmitRequest+0x94>)
 8008498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800849c:	080084ad 	.word	0x080084ad
 80084a0:	08008685 	.word	0x08008685
 80084a4:	08008571 	.word	0x08008571
 80084a8:	080085fb 	.word	0x080085fb
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80084ac:	7c3b      	ldrb	r3, [r7, #16]
 80084ae:	2b01      	cmp	r3, #1
 80084b0:	f040 80f5 	bne.w	800869e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80084b4:	78bb      	ldrb	r3, [r7, #2]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d12d      	bne.n	8008516 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80084ba:	8b3b      	ldrh	r3, [r7, #24]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d109      	bne.n	80084d4 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80084c0:	78fa      	ldrb	r2, [r7, #3]
 80084c2:	6879      	ldr	r1, [r7, #4]
 80084c4:	4613      	mov	r3, r2
 80084c6:	011b      	lsls	r3, r3, #4
 80084c8:	1a9b      	subs	r3, r3, r2
 80084ca:	009b      	lsls	r3, r3, #2
 80084cc:	440b      	add	r3, r1
 80084ce:	333d      	adds	r3, #61	@ 0x3d
 80084d0:	2201      	movs	r2, #1
 80084d2:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80084d4:	78fa      	ldrb	r2, [r7, #3]
 80084d6:	6879      	ldr	r1, [r7, #4]
 80084d8:	4613      	mov	r3, r2
 80084da:	011b      	lsls	r3, r3, #4
 80084dc:	1a9b      	subs	r3, r3, r2
 80084de:	009b      	lsls	r3, r3, #2
 80084e0:	440b      	add	r3, r1
 80084e2:	333d      	adds	r3, #61	@ 0x3d
 80084e4:	781b      	ldrb	r3, [r3, #0]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d10a      	bne.n	8008500 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80084ea:	78fa      	ldrb	r2, [r7, #3]
 80084ec:	6879      	ldr	r1, [r7, #4]
 80084ee:	4613      	mov	r3, r2
 80084f0:	011b      	lsls	r3, r3, #4
 80084f2:	1a9b      	subs	r3, r3, r2
 80084f4:	009b      	lsls	r3, r3, #2
 80084f6:	440b      	add	r3, r1
 80084f8:	332a      	adds	r3, #42	@ 0x2a
 80084fa:	2200      	movs	r2, #0
 80084fc:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80084fe:	e0ce      	b.n	800869e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008500:	78fa      	ldrb	r2, [r7, #3]
 8008502:	6879      	ldr	r1, [r7, #4]
 8008504:	4613      	mov	r3, r2
 8008506:	011b      	lsls	r3, r3, #4
 8008508:	1a9b      	subs	r3, r3, r2
 800850a:	009b      	lsls	r3, r3, #2
 800850c:	440b      	add	r3, r1
 800850e:	332a      	adds	r3, #42	@ 0x2a
 8008510:	2202      	movs	r2, #2
 8008512:	701a      	strb	r2, [r3, #0]
      break;
 8008514:	e0c3      	b.n	800869e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8008516:	78fa      	ldrb	r2, [r7, #3]
 8008518:	6879      	ldr	r1, [r7, #4]
 800851a:	4613      	mov	r3, r2
 800851c:	011b      	lsls	r3, r3, #4
 800851e:	1a9b      	subs	r3, r3, r2
 8008520:	009b      	lsls	r3, r3, #2
 8008522:	440b      	add	r3, r1
 8008524:	331a      	adds	r3, #26
 8008526:	781b      	ldrb	r3, [r3, #0]
 8008528:	2b01      	cmp	r3, #1
 800852a:	f040 80b8 	bne.w	800869e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800852e:	78fa      	ldrb	r2, [r7, #3]
 8008530:	6879      	ldr	r1, [r7, #4]
 8008532:	4613      	mov	r3, r2
 8008534:	011b      	lsls	r3, r3, #4
 8008536:	1a9b      	subs	r3, r3, r2
 8008538:	009b      	lsls	r3, r3, #2
 800853a:	440b      	add	r3, r1
 800853c:	333c      	adds	r3, #60	@ 0x3c
 800853e:	781b      	ldrb	r3, [r3, #0]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d10a      	bne.n	800855a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008544:	78fa      	ldrb	r2, [r7, #3]
 8008546:	6879      	ldr	r1, [r7, #4]
 8008548:	4613      	mov	r3, r2
 800854a:	011b      	lsls	r3, r3, #4
 800854c:	1a9b      	subs	r3, r3, r2
 800854e:	009b      	lsls	r3, r3, #2
 8008550:	440b      	add	r3, r1
 8008552:	332a      	adds	r3, #42	@ 0x2a
 8008554:	2200      	movs	r2, #0
 8008556:	701a      	strb	r2, [r3, #0]
      break;
 8008558:	e0a1      	b.n	800869e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800855a:	78fa      	ldrb	r2, [r7, #3]
 800855c:	6879      	ldr	r1, [r7, #4]
 800855e:	4613      	mov	r3, r2
 8008560:	011b      	lsls	r3, r3, #4
 8008562:	1a9b      	subs	r3, r3, r2
 8008564:	009b      	lsls	r3, r3, #2
 8008566:	440b      	add	r3, r1
 8008568:	332a      	adds	r3, #42	@ 0x2a
 800856a:	2202      	movs	r2, #2
 800856c:	701a      	strb	r2, [r3, #0]
      break;
 800856e:	e096      	b.n	800869e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8008570:	78bb      	ldrb	r3, [r7, #2]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d120      	bne.n	80085b8 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8008576:	78fa      	ldrb	r2, [r7, #3]
 8008578:	6879      	ldr	r1, [r7, #4]
 800857a:	4613      	mov	r3, r2
 800857c:	011b      	lsls	r3, r3, #4
 800857e:	1a9b      	subs	r3, r3, r2
 8008580:	009b      	lsls	r3, r3, #2
 8008582:	440b      	add	r3, r1
 8008584:	333d      	adds	r3, #61	@ 0x3d
 8008586:	781b      	ldrb	r3, [r3, #0]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d10a      	bne.n	80085a2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800858c:	78fa      	ldrb	r2, [r7, #3]
 800858e:	6879      	ldr	r1, [r7, #4]
 8008590:	4613      	mov	r3, r2
 8008592:	011b      	lsls	r3, r3, #4
 8008594:	1a9b      	subs	r3, r3, r2
 8008596:	009b      	lsls	r3, r3, #2
 8008598:	440b      	add	r3, r1
 800859a:	332a      	adds	r3, #42	@ 0x2a
 800859c:	2200      	movs	r2, #0
 800859e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80085a0:	e07e      	b.n	80086a0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80085a2:	78fa      	ldrb	r2, [r7, #3]
 80085a4:	6879      	ldr	r1, [r7, #4]
 80085a6:	4613      	mov	r3, r2
 80085a8:	011b      	lsls	r3, r3, #4
 80085aa:	1a9b      	subs	r3, r3, r2
 80085ac:	009b      	lsls	r3, r3, #2
 80085ae:	440b      	add	r3, r1
 80085b0:	332a      	adds	r3, #42	@ 0x2a
 80085b2:	2202      	movs	r2, #2
 80085b4:	701a      	strb	r2, [r3, #0]
      break;
 80085b6:	e073      	b.n	80086a0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80085b8:	78fa      	ldrb	r2, [r7, #3]
 80085ba:	6879      	ldr	r1, [r7, #4]
 80085bc:	4613      	mov	r3, r2
 80085be:	011b      	lsls	r3, r3, #4
 80085c0:	1a9b      	subs	r3, r3, r2
 80085c2:	009b      	lsls	r3, r3, #2
 80085c4:	440b      	add	r3, r1
 80085c6:	333c      	adds	r3, #60	@ 0x3c
 80085c8:	781b      	ldrb	r3, [r3, #0]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d10a      	bne.n	80085e4 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80085ce:	78fa      	ldrb	r2, [r7, #3]
 80085d0:	6879      	ldr	r1, [r7, #4]
 80085d2:	4613      	mov	r3, r2
 80085d4:	011b      	lsls	r3, r3, #4
 80085d6:	1a9b      	subs	r3, r3, r2
 80085d8:	009b      	lsls	r3, r3, #2
 80085da:	440b      	add	r3, r1
 80085dc:	332a      	adds	r3, #42	@ 0x2a
 80085de:	2200      	movs	r2, #0
 80085e0:	701a      	strb	r2, [r3, #0]
      break;
 80085e2:	e05d      	b.n	80086a0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80085e4:	78fa      	ldrb	r2, [r7, #3]
 80085e6:	6879      	ldr	r1, [r7, #4]
 80085e8:	4613      	mov	r3, r2
 80085ea:	011b      	lsls	r3, r3, #4
 80085ec:	1a9b      	subs	r3, r3, r2
 80085ee:	009b      	lsls	r3, r3, #2
 80085f0:	440b      	add	r3, r1
 80085f2:	332a      	adds	r3, #42	@ 0x2a
 80085f4:	2202      	movs	r2, #2
 80085f6:	701a      	strb	r2, [r3, #0]
      break;
 80085f8:	e052      	b.n	80086a0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80085fa:	78bb      	ldrb	r3, [r7, #2]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d120      	bne.n	8008642 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8008600:	78fa      	ldrb	r2, [r7, #3]
 8008602:	6879      	ldr	r1, [r7, #4]
 8008604:	4613      	mov	r3, r2
 8008606:	011b      	lsls	r3, r3, #4
 8008608:	1a9b      	subs	r3, r3, r2
 800860a:	009b      	lsls	r3, r3, #2
 800860c:	440b      	add	r3, r1
 800860e:	333d      	adds	r3, #61	@ 0x3d
 8008610:	781b      	ldrb	r3, [r3, #0]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d10a      	bne.n	800862c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008616:	78fa      	ldrb	r2, [r7, #3]
 8008618:	6879      	ldr	r1, [r7, #4]
 800861a:	4613      	mov	r3, r2
 800861c:	011b      	lsls	r3, r3, #4
 800861e:	1a9b      	subs	r3, r3, r2
 8008620:	009b      	lsls	r3, r3, #2
 8008622:	440b      	add	r3, r1
 8008624:	332a      	adds	r3, #42	@ 0x2a
 8008626:	2200      	movs	r2, #0
 8008628:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800862a:	e039      	b.n	80086a0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800862c:	78fa      	ldrb	r2, [r7, #3]
 800862e:	6879      	ldr	r1, [r7, #4]
 8008630:	4613      	mov	r3, r2
 8008632:	011b      	lsls	r3, r3, #4
 8008634:	1a9b      	subs	r3, r3, r2
 8008636:	009b      	lsls	r3, r3, #2
 8008638:	440b      	add	r3, r1
 800863a:	332a      	adds	r3, #42	@ 0x2a
 800863c:	2202      	movs	r2, #2
 800863e:	701a      	strb	r2, [r3, #0]
      break;
 8008640:	e02e      	b.n	80086a0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8008642:	78fa      	ldrb	r2, [r7, #3]
 8008644:	6879      	ldr	r1, [r7, #4]
 8008646:	4613      	mov	r3, r2
 8008648:	011b      	lsls	r3, r3, #4
 800864a:	1a9b      	subs	r3, r3, r2
 800864c:	009b      	lsls	r3, r3, #2
 800864e:	440b      	add	r3, r1
 8008650:	333c      	adds	r3, #60	@ 0x3c
 8008652:	781b      	ldrb	r3, [r3, #0]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d10a      	bne.n	800866e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008658:	78fa      	ldrb	r2, [r7, #3]
 800865a:	6879      	ldr	r1, [r7, #4]
 800865c:	4613      	mov	r3, r2
 800865e:	011b      	lsls	r3, r3, #4
 8008660:	1a9b      	subs	r3, r3, r2
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	440b      	add	r3, r1
 8008666:	332a      	adds	r3, #42	@ 0x2a
 8008668:	2200      	movs	r2, #0
 800866a:	701a      	strb	r2, [r3, #0]
      break;
 800866c:	e018      	b.n	80086a0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800866e:	78fa      	ldrb	r2, [r7, #3]
 8008670:	6879      	ldr	r1, [r7, #4]
 8008672:	4613      	mov	r3, r2
 8008674:	011b      	lsls	r3, r3, #4
 8008676:	1a9b      	subs	r3, r3, r2
 8008678:	009b      	lsls	r3, r3, #2
 800867a:	440b      	add	r3, r1
 800867c:	332a      	adds	r3, #42	@ 0x2a
 800867e:	2202      	movs	r2, #2
 8008680:	701a      	strb	r2, [r3, #0]
      break;
 8008682:	e00d      	b.n	80086a0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008684:	78fa      	ldrb	r2, [r7, #3]
 8008686:	6879      	ldr	r1, [r7, #4]
 8008688:	4613      	mov	r3, r2
 800868a:	011b      	lsls	r3, r3, #4
 800868c:	1a9b      	subs	r3, r3, r2
 800868e:	009b      	lsls	r3, r3, #2
 8008690:	440b      	add	r3, r1
 8008692:	332a      	adds	r3, #42	@ 0x2a
 8008694:	2200      	movs	r2, #0
 8008696:	701a      	strb	r2, [r3, #0]
      break;
 8008698:	e002      	b.n	80086a0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800869a:	bf00      	nop
 800869c:	e000      	b.n	80086a0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800869e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80086a0:	78fa      	ldrb	r2, [r7, #3]
 80086a2:	6879      	ldr	r1, [r7, #4]
 80086a4:	4613      	mov	r3, r2
 80086a6:	011b      	lsls	r3, r3, #4
 80086a8:	1a9b      	subs	r3, r3, r2
 80086aa:	009b      	lsls	r3, r3, #2
 80086ac:	440b      	add	r3, r1
 80086ae:	332c      	adds	r3, #44	@ 0x2c
 80086b0:	697a      	ldr	r2, [r7, #20]
 80086b2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80086b4:	78fa      	ldrb	r2, [r7, #3]
 80086b6:	8b39      	ldrh	r1, [r7, #24]
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	4613      	mov	r3, r2
 80086bc:	011b      	lsls	r3, r3, #4
 80086be:	1a9b      	subs	r3, r3, r2
 80086c0:	009b      	lsls	r3, r3, #2
 80086c2:	4403      	add	r3, r0
 80086c4:	3334      	adds	r3, #52	@ 0x34
 80086c6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80086c8:	78fa      	ldrb	r2, [r7, #3]
 80086ca:	6879      	ldr	r1, [r7, #4]
 80086cc:	4613      	mov	r3, r2
 80086ce:	011b      	lsls	r3, r3, #4
 80086d0:	1a9b      	subs	r3, r3, r2
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	440b      	add	r3, r1
 80086d6:	334c      	adds	r3, #76	@ 0x4c
 80086d8:	2200      	movs	r2, #0
 80086da:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80086dc:	78fa      	ldrb	r2, [r7, #3]
 80086de:	6879      	ldr	r1, [r7, #4]
 80086e0:	4613      	mov	r3, r2
 80086e2:	011b      	lsls	r3, r3, #4
 80086e4:	1a9b      	subs	r3, r3, r2
 80086e6:	009b      	lsls	r3, r3, #2
 80086e8:	440b      	add	r3, r1
 80086ea:	3338      	adds	r3, #56	@ 0x38
 80086ec:	2200      	movs	r2, #0
 80086ee:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80086f0:	78fa      	ldrb	r2, [r7, #3]
 80086f2:	6879      	ldr	r1, [r7, #4]
 80086f4:	4613      	mov	r3, r2
 80086f6:	011b      	lsls	r3, r3, #4
 80086f8:	1a9b      	subs	r3, r3, r2
 80086fa:	009b      	lsls	r3, r3, #2
 80086fc:	440b      	add	r3, r1
 80086fe:	3315      	adds	r3, #21
 8008700:	78fa      	ldrb	r2, [r7, #3]
 8008702:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8008704:	78fa      	ldrb	r2, [r7, #3]
 8008706:	6879      	ldr	r1, [r7, #4]
 8008708:	4613      	mov	r3, r2
 800870a:	011b      	lsls	r3, r3, #4
 800870c:	1a9b      	subs	r3, r3, r2
 800870e:	009b      	lsls	r3, r3, #2
 8008710:	440b      	add	r3, r1
 8008712:	334d      	adds	r3, #77	@ 0x4d
 8008714:	2200      	movs	r2, #0
 8008716:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6818      	ldr	r0, [r3, #0]
 800871c:	78fa      	ldrb	r2, [r7, #3]
 800871e:	4613      	mov	r3, r2
 8008720:	011b      	lsls	r3, r3, #4
 8008722:	1a9b      	subs	r3, r3, r2
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	3310      	adds	r3, #16
 8008728:	687a      	ldr	r2, [r7, #4]
 800872a:	4413      	add	r3, r2
 800872c:	1d19      	adds	r1, r3, #4
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	799b      	ldrb	r3, [r3, #6]
 8008732:	461a      	mov	r2, r3
 8008734:	f003 fe1c 	bl	800c370 <USB_HC_StartXfer>
 8008738:	4603      	mov	r3, r0
}
 800873a:	4618      	mov	r0, r3
 800873c:	3708      	adds	r7, #8
 800873e:	46bd      	mov	sp, r7
 8008740:	bd80      	pop	{r7, pc}
 8008742:	bf00      	nop

08008744 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b086      	sub	sp, #24
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4618      	mov	r0, r3
 800875c:	f003 fb11 	bl	800bd82 <USB_GetMode>
 8008760:	4603      	mov	r3, r0
 8008762:	2b01      	cmp	r3, #1
 8008764:	f040 80fb 	bne.w	800895e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4618      	mov	r0, r3
 800876e:	f003 fad4 	bl	800bd1a <USB_ReadInterrupts>
 8008772:	4603      	mov	r3, r0
 8008774:	2b00      	cmp	r3, #0
 8008776:	f000 80f1 	beq.w	800895c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4618      	mov	r0, r3
 8008780:	f003 facb 	bl	800bd1a <USB_ReadInterrupts>
 8008784:	4603      	mov	r3, r0
 8008786:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800878a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800878e:	d104      	bne.n	800879a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8008798:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	4618      	mov	r0, r3
 80087a0:	f003 fabb 	bl	800bd1a <USB_ReadInterrupts>
 80087a4:	4603      	mov	r3, r0
 80087a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80087aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80087ae:	d104      	bne.n	80087ba <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80087b8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	4618      	mov	r0, r3
 80087c0:	f003 faab 	bl	800bd1a <USB_ReadInterrupts>
 80087c4:	4603      	mov	r3, r0
 80087c6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80087ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80087ce:	d104      	bne.n	80087da <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80087d8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4618      	mov	r0, r3
 80087e0:	f003 fa9b 	bl	800bd1a <USB_ReadInterrupts>
 80087e4:	4603      	mov	r3, r0
 80087e6:	f003 0302 	and.w	r3, r3, #2
 80087ea:	2b02      	cmp	r3, #2
 80087ec:	d103      	bne.n	80087f6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	2202      	movs	r2, #2
 80087f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4618      	mov	r0, r3
 80087fc:	f003 fa8d 	bl	800bd1a <USB_ReadInterrupts>
 8008800:	4603      	mov	r3, r0
 8008802:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008806:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800880a:	d120      	bne.n	800884e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8008814:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f003 0301 	and.w	r3, r3, #1
 8008822:	2b00      	cmp	r3, #0
 8008824:	d113      	bne.n	800884e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8008826:	2110      	movs	r1, #16
 8008828:	6938      	ldr	r0, [r7, #16]
 800882a:	f003 f980 	bl	800bb2e <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800882e:	6938      	ldr	r0, [r7, #16]
 8008830:	f003 f9af 	bl	800bb92 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	7a5b      	ldrb	r3, [r3, #9]
 8008838:	2b02      	cmp	r3, #2
 800883a:	d105      	bne.n	8008848 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	2101      	movs	r1, #1
 8008842:	4618      	mov	r0, r3
 8008844:	f003 fba0 	bl	800bf88 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f006 fb67 	bl	800ef1c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4618      	mov	r0, r3
 8008854:	f003 fa61 	bl	800bd1a <USB_ReadInterrupts>
 8008858:	4603      	mov	r3, r0
 800885a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800885e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008862:	d102      	bne.n	800886a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f001 fd4d 	bl	800a304 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4618      	mov	r0, r3
 8008870:	f003 fa53 	bl	800bd1a <USB_ReadInterrupts>
 8008874:	4603      	mov	r3, r0
 8008876:	f003 0308 	and.w	r3, r3, #8
 800887a:	2b08      	cmp	r3, #8
 800887c:	d106      	bne.n	800888c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f006 fb30 	bl	800eee4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	2208      	movs	r2, #8
 800888a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4618      	mov	r0, r3
 8008892:	f003 fa42 	bl	800bd1a <USB_ReadInterrupts>
 8008896:	4603      	mov	r3, r0
 8008898:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800889c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80088a0:	d139      	bne.n	8008916 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4618      	mov	r0, r3
 80088a8:	f003 ffdc 	bl	800c864 <USB_HC_ReadInterrupt>
 80088ac:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80088ae:	2300      	movs	r3, #0
 80088b0:	617b      	str	r3, [r7, #20]
 80088b2:	e025      	b.n	8008900 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80088b4:	697b      	ldr	r3, [r7, #20]
 80088b6:	f003 030f 	and.w	r3, r3, #15
 80088ba:	68ba      	ldr	r2, [r7, #8]
 80088bc:	fa22 f303 	lsr.w	r3, r2, r3
 80088c0:	f003 0301 	and.w	r3, r3, #1
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d018      	beq.n	80088fa <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	015a      	lsls	r2, r3, #5
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	4413      	add	r3, r2
 80088d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80088da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80088de:	d106      	bne.n	80088ee <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	b2db      	uxtb	r3, r3
 80088e4:	4619      	mov	r1, r3
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f000 f905 	bl	8008af6 <HCD_HC_IN_IRQHandler>
 80088ec:	e005      	b.n	80088fa <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	b2db      	uxtb	r3, r3
 80088f2:	4619      	mov	r1, r3
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 ff67 	bl	80097c8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	3301      	adds	r3, #1
 80088fe:	617b      	str	r3, [r7, #20]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	795b      	ldrb	r3, [r3, #5]
 8008904:	461a      	mov	r2, r3
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	4293      	cmp	r3, r2
 800890a:	d3d3      	bcc.n	80088b4 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008914:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	4618      	mov	r0, r3
 800891c:	f003 f9fd 	bl	800bd1a <USB_ReadInterrupts>
 8008920:	4603      	mov	r3, r0
 8008922:	f003 0310 	and.w	r3, r3, #16
 8008926:	2b10      	cmp	r3, #16
 8008928:	d101      	bne.n	800892e <HAL_HCD_IRQHandler+0x1ea>
 800892a:	2301      	movs	r3, #1
 800892c:	e000      	b.n	8008930 <HAL_HCD_IRQHandler+0x1ec>
 800892e:	2300      	movs	r3, #0
 8008930:	2b00      	cmp	r3, #0
 8008932:	d014      	beq.n	800895e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	699a      	ldr	r2, [r3, #24]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f022 0210 	bic.w	r2, r2, #16
 8008942:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f001 fbfe 	bl	800a146 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	699a      	ldr	r2, [r3, #24]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f042 0210 	orr.w	r2, r2, #16
 8008958:	619a      	str	r2, [r3, #24]
 800895a:	e000      	b.n	800895e <HAL_HCD_IRQHandler+0x21a>
      return;
 800895c:	bf00      	nop
    }
  }
}
 800895e:	3718      	adds	r7, #24
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}

08008964 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b082      	sub	sp, #8
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8008972:	2b01      	cmp	r3, #1
 8008974:	d101      	bne.n	800897a <HAL_HCD_Start+0x16>
 8008976:	2302      	movs	r3, #2
 8008978:	e013      	b.n	80089a2 <HAL_HCD_Start+0x3e>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2201      	movs	r2, #1
 800897e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	2101      	movs	r1, #1
 8008988:	4618      	mov	r0, r3
 800898a:	f003 fb64 	bl	800c056 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	4618      	mov	r0, r3
 8008994:	f003 f85d 	bl	800ba52 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2200      	movs	r2, #0
 800899c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80089a0:	2300      	movs	r3, #0
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3708      	adds	r7, #8
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}

080089aa <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80089aa:	b580      	push	{r7, lr}
 80089ac:	b082      	sub	sp, #8
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d101      	bne.n	80089c0 <HAL_HCD_Stop+0x16>
 80089bc:	2302      	movs	r3, #2
 80089be:	e00d      	b.n	80089dc <HAL_HCD_Stop+0x32>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2201      	movs	r2, #1
 80089c4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4618      	mov	r0, r3
 80089ce:	f004 f8b7 	bl	800cb40 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2200      	movs	r2, #0
 80089d6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80089da:	2300      	movs	r3, #0
}
 80089dc:	4618      	mov	r0, r3
 80089de:	3708      	adds	r7, #8
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}

080089e4 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b082      	sub	sp, #8
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4618      	mov	r0, r3
 80089f2:	f003 fb06 	bl	800c002 <USB_ResetPort>
 80089f6:	4603      	mov	r3, r0
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	3708      	adds	r7, #8
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bd80      	pop	{r7, pc}

08008a00 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b083      	sub	sp, #12
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	460b      	mov	r3, r1
 8008a0a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8008a0c:	78fa      	ldrb	r2, [r7, #3]
 8008a0e:	6879      	ldr	r1, [r7, #4]
 8008a10:	4613      	mov	r3, r2
 8008a12:	011b      	lsls	r3, r3, #4
 8008a14:	1a9b      	subs	r3, r3, r2
 8008a16:	009b      	lsls	r3, r3, #2
 8008a18:	440b      	add	r3, r1
 8008a1a:	334c      	adds	r3, #76	@ 0x4c
 8008a1c:	781b      	ldrb	r3, [r3, #0]
}
 8008a1e:	4618      	mov	r0, r3
 8008a20:	370c      	adds	r7, #12
 8008a22:	46bd      	mov	sp, r7
 8008a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a28:	4770      	bx	lr

08008a2a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8008a2a:	b480      	push	{r7}
 8008a2c:	b083      	sub	sp, #12
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
 8008a32:	460b      	mov	r3, r1
 8008a34:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8008a36:	78fa      	ldrb	r2, [r7, #3]
 8008a38:	6879      	ldr	r1, [r7, #4]
 8008a3a:	4613      	mov	r3, r2
 8008a3c:	011b      	lsls	r3, r3, #4
 8008a3e:	1a9b      	subs	r3, r3, r2
 8008a40:	009b      	lsls	r3, r3, #2
 8008a42:	440b      	add	r3, r1
 8008a44:	3338      	adds	r3, #56	@ 0x38
 8008a46:	681b      	ldr	r3, [r3, #0]
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	370c      	adds	r7, #12
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr

08008a54 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b082      	sub	sp, #8
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4618      	mov	r0, r3
 8008a62:	f003 fb48 	bl	800c0f6 <USB_GetCurrentFrame>
 8008a66:	4603      	mov	r3, r0
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3708      	adds	r7, #8
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}

08008a70 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b082      	sub	sp, #8
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	f003 fb23 	bl	800c0c8 <USB_GetHostSpeed>
 8008a82:	4603      	mov	r3, r0
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3708      	adds	r7, #8
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b083      	sub	sp, #12
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	460b      	mov	r3, r1
 8008a96:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8008a98:	78fa      	ldrb	r2, [r7, #3]
 8008a9a:	6879      	ldr	r1, [r7, #4]
 8008a9c:	4613      	mov	r3, r2
 8008a9e:	011b      	lsls	r3, r3, #4
 8008aa0:	1a9b      	subs	r3, r3, r2
 8008aa2:	009b      	lsls	r3, r3, #2
 8008aa4:	440b      	add	r3, r1
 8008aa6:	331a      	adds	r3, #26
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8008aac:	78fa      	ldrb	r2, [r7, #3]
 8008aae:	6879      	ldr	r1, [r7, #4]
 8008ab0:	4613      	mov	r3, r2
 8008ab2:	011b      	lsls	r3, r3, #4
 8008ab4:	1a9b      	subs	r3, r3, r2
 8008ab6:	009b      	lsls	r3, r3, #2
 8008ab8:	440b      	add	r3, r1
 8008aba:	331b      	adds	r3, #27
 8008abc:	2200      	movs	r2, #0
 8008abe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8008ac0:	78fa      	ldrb	r2, [r7, #3]
 8008ac2:	6879      	ldr	r1, [r7, #4]
 8008ac4:	4613      	mov	r3, r2
 8008ac6:	011b      	lsls	r3, r3, #4
 8008ac8:	1a9b      	subs	r3, r3, r2
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	440b      	add	r3, r1
 8008ace:	3325      	adds	r3, #37	@ 0x25
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8008ad4:	78fa      	ldrb	r2, [r7, #3]
 8008ad6:	6879      	ldr	r1, [r7, #4]
 8008ad8:	4613      	mov	r3, r2
 8008ada:	011b      	lsls	r3, r3, #4
 8008adc:	1a9b      	subs	r3, r3, r2
 8008ade:	009b      	lsls	r3, r3, #2
 8008ae0:	440b      	add	r3, r1
 8008ae2:	3324      	adds	r3, #36	@ 0x24
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8008ae8:	2300      	movs	r3, #0
}
 8008aea:	4618      	mov	r0, r3
 8008aec:	370c      	adds	r7, #12
 8008aee:	46bd      	mov	sp, r7
 8008af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af4:	4770      	bx	lr

08008af6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008af6:	b580      	push	{r7, lr}
 8008af8:	b086      	sub	sp, #24
 8008afa:	af00      	add	r7, sp, #0
 8008afc:	6078      	str	r0, [r7, #4]
 8008afe:	460b      	mov	r3, r1
 8008b00:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	78fa      	ldrb	r2, [r7, #3]
 8008b12:	4611      	mov	r1, r2
 8008b14:	4618      	mov	r0, r3
 8008b16:	f003 f913 	bl	800bd40 <USB_ReadChInterrupts>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	f003 0304 	and.w	r3, r3, #4
 8008b20:	2b04      	cmp	r3, #4
 8008b22:	d11a      	bne.n	8008b5a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8008b24:	78fb      	ldrb	r3, [r7, #3]
 8008b26:	015a      	lsls	r2, r3, #5
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	4413      	add	r3, r2
 8008b2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b30:	461a      	mov	r2, r3
 8008b32:	2304      	movs	r3, #4
 8008b34:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008b36:	78fa      	ldrb	r2, [r7, #3]
 8008b38:	6879      	ldr	r1, [r7, #4]
 8008b3a:	4613      	mov	r3, r2
 8008b3c:	011b      	lsls	r3, r3, #4
 8008b3e:	1a9b      	subs	r3, r3, r2
 8008b40:	009b      	lsls	r3, r3, #2
 8008b42:	440b      	add	r3, r1
 8008b44:	334d      	adds	r3, #77	@ 0x4d
 8008b46:	2207      	movs	r2, #7
 8008b48:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	78fa      	ldrb	r2, [r7, #3]
 8008b50:	4611      	mov	r1, r2
 8008b52:	4618      	mov	r0, r3
 8008b54:	f003 fe97 	bl	800c886 <USB_HC_Halt>
 8008b58:	e09e      	b.n	8008c98 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	78fa      	ldrb	r2, [r7, #3]
 8008b60:	4611      	mov	r1, r2
 8008b62:	4618      	mov	r0, r3
 8008b64:	f003 f8ec 	bl	800bd40 <USB_ReadChInterrupts>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b72:	d11b      	bne.n	8008bac <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8008b74:	78fb      	ldrb	r3, [r7, #3]
 8008b76:	015a      	lsls	r2, r3, #5
 8008b78:	693b      	ldr	r3, [r7, #16]
 8008b7a:	4413      	add	r3, r2
 8008b7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b80:	461a      	mov	r2, r3
 8008b82:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008b86:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8008b88:	78fa      	ldrb	r2, [r7, #3]
 8008b8a:	6879      	ldr	r1, [r7, #4]
 8008b8c:	4613      	mov	r3, r2
 8008b8e:	011b      	lsls	r3, r3, #4
 8008b90:	1a9b      	subs	r3, r3, r2
 8008b92:	009b      	lsls	r3, r3, #2
 8008b94:	440b      	add	r3, r1
 8008b96:	334d      	adds	r3, #77	@ 0x4d
 8008b98:	2208      	movs	r2, #8
 8008b9a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	78fa      	ldrb	r2, [r7, #3]
 8008ba2:	4611      	mov	r1, r2
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f003 fe6e 	bl	800c886 <USB_HC_Halt>
 8008baa:	e075      	b.n	8008c98 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	78fa      	ldrb	r2, [r7, #3]
 8008bb2:	4611      	mov	r1, r2
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f003 f8c3 	bl	800bd40 <USB_ReadChInterrupts>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	f003 0308 	and.w	r3, r3, #8
 8008bc0:	2b08      	cmp	r3, #8
 8008bc2:	d11a      	bne.n	8008bfa <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8008bc4:	78fb      	ldrb	r3, [r7, #3]
 8008bc6:	015a      	lsls	r2, r3, #5
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	4413      	add	r3, r2
 8008bcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bd0:	461a      	mov	r2, r3
 8008bd2:	2308      	movs	r3, #8
 8008bd4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8008bd6:	78fa      	ldrb	r2, [r7, #3]
 8008bd8:	6879      	ldr	r1, [r7, #4]
 8008bda:	4613      	mov	r3, r2
 8008bdc:	011b      	lsls	r3, r3, #4
 8008bde:	1a9b      	subs	r3, r3, r2
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	440b      	add	r3, r1
 8008be4:	334d      	adds	r3, #77	@ 0x4d
 8008be6:	2206      	movs	r2, #6
 8008be8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	78fa      	ldrb	r2, [r7, #3]
 8008bf0:	4611      	mov	r1, r2
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f003 fe47 	bl	800c886 <USB_HC_Halt>
 8008bf8:	e04e      	b.n	8008c98 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	78fa      	ldrb	r2, [r7, #3]
 8008c00:	4611      	mov	r1, r2
 8008c02:	4618      	mov	r0, r3
 8008c04:	f003 f89c 	bl	800bd40 <USB_ReadChInterrupts>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c12:	d11b      	bne.n	8008c4c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8008c14:	78fb      	ldrb	r3, [r7, #3]
 8008c16:	015a      	lsls	r2, r3, #5
 8008c18:	693b      	ldr	r3, [r7, #16]
 8008c1a:	4413      	add	r3, r2
 8008c1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c20:	461a      	mov	r2, r3
 8008c22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008c26:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8008c28:	78fa      	ldrb	r2, [r7, #3]
 8008c2a:	6879      	ldr	r1, [r7, #4]
 8008c2c:	4613      	mov	r3, r2
 8008c2e:	011b      	lsls	r3, r3, #4
 8008c30:	1a9b      	subs	r3, r3, r2
 8008c32:	009b      	lsls	r3, r3, #2
 8008c34:	440b      	add	r3, r1
 8008c36:	334d      	adds	r3, #77	@ 0x4d
 8008c38:	2209      	movs	r2, #9
 8008c3a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	78fa      	ldrb	r2, [r7, #3]
 8008c42:	4611      	mov	r1, r2
 8008c44:	4618      	mov	r0, r3
 8008c46:	f003 fe1e 	bl	800c886 <USB_HC_Halt>
 8008c4a:	e025      	b.n	8008c98 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	78fa      	ldrb	r2, [r7, #3]
 8008c52:	4611      	mov	r1, r2
 8008c54:	4618      	mov	r0, r3
 8008c56:	f003 f873 	bl	800bd40 <USB_ReadChInterrupts>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c60:	2b80      	cmp	r3, #128	@ 0x80
 8008c62:	d119      	bne.n	8008c98 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8008c64:	78fb      	ldrb	r3, [r7, #3]
 8008c66:	015a      	lsls	r2, r3, #5
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	4413      	add	r3, r2
 8008c6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c70:	461a      	mov	r2, r3
 8008c72:	2380      	movs	r3, #128	@ 0x80
 8008c74:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008c76:	78fa      	ldrb	r2, [r7, #3]
 8008c78:	6879      	ldr	r1, [r7, #4]
 8008c7a:	4613      	mov	r3, r2
 8008c7c:	011b      	lsls	r3, r3, #4
 8008c7e:	1a9b      	subs	r3, r3, r2
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	440b      	add	r3, r1
 8008c84:	334d      	adds	r3, #77	@ 0x4d
 8008c86:	2207      	movs	r2, #7
 8008c88:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	78fa      	ldrb	r2, [r7, #3]
 8008c90:	4611      	mov	r1, r2
 8008c92:	4618      	mov	r0, r3
 8008c94:	f003 fdf7 	bl	800c886 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	78fa      	ldrb	r2, [r7, #3]
 8008c9e:	4611      	mov	r1, r2
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	f003 f84d 	bl	800bd40 <USB_ReadChInterrupts>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008cac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cb0:	d112      	bne.n	8008cd8 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	78fa      	ldrb	r2, [r7, #3]
 8008cb8:	4611      	mov	r1, r2
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f003 fde3 	bl	800c886 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8008cc0:	78fb      	ldrb	r3, [r7, #3]
 8008cc2:	015a      	lsls	r2, r3, #5
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	4413      	add	r3, r2
 8008cc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ccc:	461a      	mov	r2, r3
 8008cce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008cd2:	6093      	str	r3, [r2, #8]
 8008cd4:	f000 bd75 	b.w	80097c2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	78fa      	ldrb	r2, [r7, #3]
 8008cde:	4611      	mov	r1, r2
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	f003 f82d 	bl	800bd40 <USB_ReadChInterrupts>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	f003 0301 	and.w	r3, r3, #1
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	f040 8128 	bne.w	8008f42 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008cf2:	78fb      	ldrb	r3, [r7, #3]
 8008cf4:	015a      	lsls	r2, r3, #5
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cfe:	461a      	mov	r2, r3
 8008d00:	2320      	movs	r3, #32
 8008d02:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8008d04:	78fa      	ldrb	r2, [r7, #3]
 8008d06:	6879      	ldr	r1, [r7, #4]
 8008d08:	4613      	mov	r3, r2
 8008d0a:	011b      	lsls	r3, r3, #4
 8008d0c:	1a9b      	subs	r3, r3, r2
 8008d0e:	009b      	lsls	r3, r3, #2
 8008d10:	440b      	add	r3, r1
 8008d12:	331b      	adds	r3, #27
 8008d14:	781b      	ldrb	r3, [r3, #0]
 8008d16:	2b01      	cmp	r3, #1
 8008d18:	d119      	bne.n	8008d4e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8008d1a:	78fa      	ldrb	r2, [r7, #3]
 8008d1c:	6879      	ldr	r1, [r7, #4]
 8008d1e:	4613      	mov	r3, r2
 8008d20:	011b      	lsls	r3, r3, #4
 8008d22:	1a9b      	subs	r3, r3, r2
 8008d24:	009b      	lsls	r3, r3, #2
 8008d26:	440b      	add	r3, r1
 8008d28:	331b      	adds	r3, #27
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008d2e:	78fb      	ldrb	r3, [r7, #3]
 8008d30:	015a      	lsls	r2, r3, #5
 8008d32:	693b      	ldr	r3, [r7, #16]
 8008d34:	4413      	add	r3, r2
 8008d36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	78fa      	ldrb	r2, [r7, #3]
 8008d3e:	0151      	lsls	r1, r2, #5
 8008d40:	693a      	ldr	r2, [r7, #16]
 8008d42:	440a      	add	r2, r1
 8008d44:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d4c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	799b      	ldrb	r3, [r3, #6]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d01b      	beq.n	8008d8e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8008d56:	78fa      	ldrb	r2, [r7, #3]
 8008d58:	6879      	ldr	r1, [r7, #4]
 8008d5a:	4613      	mov	r3, r2
 8008d5c:	011b      	lsls	r3, r3, #4
 8008d5e:	1a9b      	subs	r3, r3, r2
 8008d60:	009b      	lsls	r3, r3, #2
 8008d62:	440b      	add	r3, r1
 8008d64:	3330      	adds	r3, #48	@ 0x30
 8008d66:	6819      	ldr	r1, [r3, #0]
 8008d68:	78fb      	ldrb	r3, [r7, #3]
 8008d6a:	015a      	lsls	r2, r3, #5
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	4413      	add	r3, r2
 8008d70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d74:	691b      	ldr	r3, [r3, #16]
 8008d76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d7a:	78fa      	ldrb	r2, [r7, #3]
 8008d7c:	1ac9      	subs	r1, r1, r3
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	4613      	mov	r3, r2
 8008d82:	011b      	lsls	r3, r3, #4
 8008d84:	1a9b      	subs	r3, r3, r2
 8008d86:	009b      	lsls	r3, r3, #2
 8008d88:	4403      	add	r3, r0
 8008d8a:	3338      	adds	r3, #56	@ 0x38
 8008d8c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8008d8e:	78fa      	ldrb	r2, [r7, #3]
 8008d90:	6879      	ldr	r1, [r7, #4]
 8008d92:	4613      	mov	r3, r2
 8008d94:	011b      	lsls	r3, r3, #4
 8008d96:	1a9b      	subs	r3, r3, r2
 8008d98:	009b      	lsls	r3, r3, #2
 8008d9a:	440b      	add	r3, r1
 8008d9c:	334d      	adds	r3, #77	@ 0x4d
 8008d9e:	2201      	movs	r2, #1
 8008da0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8008da2:	78fa      	ldrb	r2, [r7, #3]
 8008da4:	6879      	ldr	r1, [r7, #4]
 8008da6:	4613      	mov	r3, r2
 8008da8:	011b      	lsls	r3, r3, #4
 8008daa:	1a9b      	subs	r3, r3, r2
 8008dac:	009b      	lsls	r3, r3, #2
 8008dae:	440b      	add	r3, r1
 8008db0:	3344      	adds	r3, #68	@ 0x44
 8008db2:	2200      	movs	r2, #0
 8008db4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8008db6:	78fb      	ldrb	r3, [r7, #3]
 8008db8:	015a      	lsls	r2, r3, #5
 8008dba:	693b      	ldr	r3, [r7, #16]
 8008dbc:	4413      	add	r3, r2
 8008dbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008dc8:	78fa      	ldrb	r2, [r7, #3]
 8008dca:	6879      	ldr	r1, [r7, #4]
 8008dcc:	4613      	mov	r3, r2
 8008dce:	011b      	lsls	r3, r3, #4
 8008dd0:	1a9b      	subs	r3, r3, r2
 8008dd2:	009b      	lsls	r3, r3, #2
 8008dd4:	440b      	add	r3, r1
 8008dd6:	3326      	adds	r3, #38	@ 0x26
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d00a      	beq.n	8008df4 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008dde:	78fa      	ldrb	r2, [r7, #3]
 8008de0:	6879      	ldr	r1, [r7, #4]
 8008de2:	4613      	mov	r3, r2
 8008de4:	011b      	lsls	r3, r3, #4
 8008de6:	1a9b      	subs	r3, r3, r2
 8008de8:	009b      	lsls	r3, r3, #2
 8008dea:	440b      	add	r3, r1
 8008dec:	3326      	adds	r3, #38	@ 0x26
 8008dee:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008df0:	2b02      	cmp	r3, #2
 8008df2:	d110      	bne.n	8008e16 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	78fa      	ldrb	r2, [r7, #3]
 8008dfa:	4611      	mov	r1, r2
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	f003 fd42 	bl	800c886 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008e02:	78fb      	ldrb	r3, [r7, #3]
 8008e04:	015a      	lsls	r2, r3, #5
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	4413      	add	r3, r2
 8008e0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e0e:	461a      	mov	r2, r3
 8008e10:	2310      	movs	r3, #16
 8008e12:	6093      	str	r3, [r2, #8]
 8008e14:	e03d      	b.n	8008e92 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008e16:	78fa      	ldrb	r2, [r7, #3]
 8008e18:	6879      	ldr	r1, [r7, #4]
 8008e1a:	4613      	mov	r3, r2
 8008e1c:	011b      	lsls	r3, r3, #4
 8008e1e:	1a9b      	subs	r3, r3, r2
 8008e20:	009b      	lsls	r3, r3, #2
 8008e22:	440b      	add	r3, r1
 8008e24:	3326      	adds	r3, #38	@ 0x26
 8008e26:	781b      	ldrb	r3, [r3, #0]
 8008e28:	2b03      	cmp	r3, #3
 8008e2a:	d00a      	beq.n	8008e42 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8008e2c:	78fa      	ldrb	r2, [r7, #3]
 8008e2e:	6879      	ldr	r1, [r7, #4]
 8008e30:	4613      	mov	r3, r2
 8008e32:	011b      	lsls	r3, r3, #4
 8008e34:	1a9b      	subs	r3, r3, r2
 8008e36:	009b      	lsls	r3, r3, #2
 8008e38:	440b      	add	r3, r1
 8008e3a:	3326      	adds	r3, #38	@ 0x26
 8008e3c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008e3e:	2b01      	cmp	r3, #1
 8008e40:	d127      	bne.n	8008e92 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008e42:	78fb      	ldrb	r3, [r7, #3]
 8008e44:	015a      	lsls	r2, r3, #5
 8008e46:	693b      	ldr	r3, [r7, #16]
 8008e48:	4413      	add	r3, r2
 8008e4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	78fa      	ldrb	r2, [r7, #3]
 8008e52:	0151      	lsls	r1, r2, #5
 8008e54:	693a      	ldr	r2, [r7, #16]
 8008e56:	440a      	add	r2, r1
 8008e58:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e5c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008e60:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008e62:	78fa      	ldrb	r2, [r7, #3]
 8008e64:	6879      	ldr	r1, [r7, #4]
 8008e66:	4613      	mov	r3, r2
 8008e68:	011b      	lsls	r3, r3, #4
 8008e6a:	1a9b      	subs	r3, r3, r2
 8008e6c:	009b      	lsls	r3, r3, #2
 8008e6e:	440b      	add	r3, r1
 8008e70:	334c      	adds	r3, #76	@ 0x4c
 8008e72:	2201      	movs	r2, #1
 8008e74:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008e76:	78fa      	ldrb	r2, [r7, #3]
 8008e78:	6879      	ldr	r1, [r7, #4]
 8008e7a:	4613      	mov	r3, r2
 8008e7c:	011b      	lsls	r3, r3, #4
 8008e7e:	1a9b      	subs	r3, r3, r2
 8008e80:	009b      	lsls	r3, r3, #2
 8008e82:	440b      	add	r3, r1
 8008e84:	334c      	adds	r3, #76	@ 0x4c
 8008e86:	781a      	ldrb	r2, [r3, #0]
 8008e88:	78fb      	ldrb	r3, [r7, #3]
 8008e8a:	4619      	mov	r1, r3
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	f006 f853 	bl	800ef38 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	799b      	ldrb	r3, [r3, #6]
 8008e96:	2b01      	cmp	r3, #1
 8008e98:	d13b      	bne.n	8008f12 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8008e9a:	78fa      	ldrb	r2, [r7, #3]
 8008e9c:	6879      	ldr	r1, [r7, #4]
 8008e9e:	4613      	mov	r3, r2
 8008ea0:	011b      	lsls	r3, r3, #4
 8008ea2:	1a9b      	subs	r3, r3, r2
 8008ea4:	009b      	lsls	r3, r3, #2
 8008ea6:	440b      	add	r3, r1
 8008ea8:	3338      	adds	r3, #56	@ 0x38
 8008eaa:	6819      	ldr	r1, [r3, #0]
 8008eac:	78fa      	ldrb	r2, [r7, #3]
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	4613      	mov	r3, r2
 8008eb2:	011b      	lsls	r3, r3, #4
 8008eb4:	1a9b      	subs	r3, r3, r2
 8008eb6:	009b      	lsls	r3, r3, #2
 8008eb8:	4403      	add	r3, r0
 8008eba:	3328      	adds	r3, #40	@ 0x28
 8008ebc:	881b      	ldrh	r3, [r3, #0]
 8008ebe:	440b      	add	r3, r1
 8008ec0:	1e59      	subs	r1, r3, #1
 8008ec2:	78fa      	ldrb	r2, [r7, #3]
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	4613      	mov	r3, r2
 8008ec8:	011b      	lsls	r3, r3, #4
 8008eca:	1a9b      	subs	r3, r3, r2
 8008ecc:	009b      	lsls	r3, r3, #2
 8008ece:	4403      	add	r3, r0
 8008ed0:	3328      	adds	r3, #40	@ 0x28
 8008ed2:	881b      	ldrh	r3, [r3, #0]
 8008ed4:	fbb1 f3f3 	udiv	r3, r1, r3
 8008ed8:	f003 0301 	and.w	r3, r3, #1
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	f000 8470 	beq.w	80097c2 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8008ee2:	78fa      	ldrb	r2, [r7, #3]
 8008ee4:	6879      	ldr	r1, [r7, #4]
 8008ee6:	4613      	mov	r3, r2
 8008ee8:	011b      	lsls	r3, r3, #4
 8008eea:	1a9b      	subs	r3, r3, r2
 8008eec:	009b      	lsls	r3, r3, #2
 8008eee:	440b      	add	r3, r1
 8008ef0:	333c      	adds	r3, #60	@ 0x3c
 8008ef2:	781b      	ldrb	r3, [r3, #0]
 8008ef4:	78fa      	ldrb	r2, [r7, #3]
 8008ef6:	f083 0301 	eor.w	r3, r3, #1
 8008efa:	b2d8      	uxtb	r0, r3
 8008efc:	6879      	ldr	r1, [r7, #4]
 8008efe:	4613      	mov	r3, r2
 8008f00:	011b      	lsls	r3, r3, #4
 8008f02:	1a9b      	subs	r3, r3, r2
 8008f04:	009b      	lsls	r3, r3, #2
 8008f06:	440b      	add	r3, r1
 8008f08:	333c      	adds	r3, #60	@ 0x3c
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	701a      	strb	r2, [r3, #0]
 8008f0e:	f000 bc58 	b.w	80097c2 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8008f12:	78fa      	ldrb	r2, [r7, #3]
 8008f14:	6879      	ldr	r1, [r7, #4]
 8008f16:	4613      	mov	r3, r2
 8008f18:	011b      	lsls	r3, r3, #4
 8008f1a:	1a9b      	subs	r3, r3, r2
 8008f1c:	009b      	lsls	r3, r3, #2
 8008f1e:	440b      	add	r3, r1
 8008f20:	333c      	adds	r3, #60	@ 0x3c
 8008f22:	781b      	ldrb	r3, [r3, #0]
 8008f24:	78fa      	ldrb	r2, [r7, #3]
 8008f26:	f083 0301 	eor.w	r3, r3, #1
 8008f2a:	b2d8      	uxtb	r0, r3
 8008f2c:	6879      	ldr	r1, [r7, #4]
 8008f2e:	4613      	mov	r3, r2
 8008f30:	011b      	lsls	r3, r3, #4
 8008f32:	1a9b      	subs	r3, r3, r2
 8008f34:	009b      	lsls	r3, r3, #2
 8008f36:	440b      	add	r3, r1
 8008f38:	333c      	adds	r3, #60	@ 0x3c
 8008f3a:	4602      	mov	r2, r0
 8008f3c:	701a      	strb	r2, [r3, #0]
 8008f3e:	f000 bc40 	b.w	80097c2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	78fa      	ldrb	r2, [r7, #3]
 8008f48:	4611      	mov	r1, r2
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	f002 fef8 	bl	800bd40 <USB_ReadChInterrupts>
 8008f50:	4603      	mov	r3, r0
 8008f52:	f003 0320 	and.w	r3, r3, #32
 8008f56:	2b20      	cmp	r3, #32
 8008f58:	d131      	bne.n	8008fbe <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008f5a:	78fb      	ldrb	r3, [r7, #3]
 8008f5c:	015a      	lsls	r2, r3, #5
 8008f5e:	693b      	ldr	r3, [r7, #16]
 8008f60:	4413      	add	r3, r2
 8008f62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f66:	461a      	mov	r2, r3
 8008f68:	2320      	movs	r3, #32
 8008f6a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8008f6c:	78fa      	ldrb	r2, [r7, #3]
 8008f6e:	6879      	ldr	r1, [r7, #4]
 8008f70:	4613      	mov	r3, r2
 8008f72:	011b      	lsls	r3, r3, #4
 8008f74:	1a9b      	subs	r3, r3, r2
 8008f76:	009b      	lsls	r3, r3, #2
 8008f78:	440b      	add	r3, r1
 8008f7a:	331a      	adds	r3, #26
 8008f7c:	781b      	ldrb	r3, [r3, #0]
 8008f7e:	2b01      	cmp	r3, #1
 8008f80:	f040 841f 	bne.w	80097c2 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8008f84:	78fa      	ldrb	r2, [r7, #3]
 8008f86:	6879      	ldr	r1, [r7, #4]
 8008f88:	4613      	mov	r3, r2
 8008f8a:	011b      	lsls	r3, r3, #4
 8008f8c:	1a9b      	subs	r3, r3, r2
 8008f8e:	009b      	lsls	r3, r3, #2
 8008f90:	440b      	add	r3, r1
 8008f92:	331b      	adds	r3, #27
 8008f94:	2201      	movs	r2, #1
 8008f96:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008f98:	78fa      	ldrb	r2, [r7, #3]
 8008f9a:	6879      	ldr	r1, [r7, #4]
 8008f9c:	4613      	mov	r3, r2
 8008f9e:	011b      	lsls	r3, r3, #4
 8008fa0:	1a9b      	subs	r3, r3, r2
 8008fa2:	009b      	lsls	r3, r3, #2
 8008fa4:	440b      	add	r3, r1
 8008fa6:	334d      	adds	r3, #77	@ 0x4d
 8008fa8:	2203      	movs	r2, #3
 8008faa:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	78fa      	ldrb	r2, [r7, #3]
 8008fb2:	4611      	mov	r1, r2
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f003 fc66 	bl	800c886 <USB_HC_Halt>
 8008fba:	f000 bc02 	b.w	80097c2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	78fa      	ldrb	r2, [r7, #3]
 8008fc4:	4611      	mov	r1, r2
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	f002 feba 	bl	800bd40 <USB_ReadChInterrupts>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	f003 0302 	and.w	r3, r3, #2
 8008fd2:	2b02      	cmp	r3, #2
 8008fd4:	f040 8305 	bne.w	80095e2 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8008fd8:	78fb      	ldrb	r3, [r7, #3]
 8008fda:	015a      	lsls	r2, r3, #5
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	4413      	add	r3, r2
 8008fe0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	2302      	movs	r3, #2
 8008fe8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8008fea:	78fa      	ldrb	r2, [r7, #3]
 8008fec:	6879      	ldr	r1, [r7, #4]
 8008fee:	4613      	mov	r3, r2
 8008ff0:	011b      	lsls	r3, r3, #4
 8008ff2:	1a9b      	subs	r3, r3, r2
 8008ff4:	009b      	lsls	r3, r3, #2
 8008ff6:	440b      	add	r3, r1
 8008ff8:	334d      	adds	r3, #77	@ 0x4d
 8008ffa:	781b      	ldrb	r3, [r3, #0]
 8008ffc:	2b01      	cmp	r3, #1
 8008ffe:	d114      	bne.n	800902a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009000:	78fa      	ldrb	r2, [r7, #3]
 8009002:	6879      	ldr	r1, [r7, #4]
 8009004:	4613      	mov	r3, r2
 8009006:	011b      	lsls	r3, r3, #4
 8009008:	1a9b      	subs	r3, r3, r2
 800900a:	009b      	lsls	r3, r3, #2
 800900c:	440b      	add	r3, r1
 800900e:	334d      	adds	r3, #77	@ 0x4d
 8009010:	2202      	movs	r2, #2
 8009012:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8009014:	78fa      	ldrb	r2, [r7, #3]
 8009016:	6879      	ldr	r1, [r7, #4]
 8009018:	4613      	mov	r3, r2
 800901a:	011b      	lsls	r3, r3, #4
 800901c:	1a9b      	subs	r3, r3, r2
 800901e:	009b      	lsls	r3, r3, #2
 8009020:	440b      	add	r3, r1
 8009022:	334c      	adds	r3, #76	@ 0x4c
 8009024:	2201      	movs	r2, #1
 8009026:	701a      	strb	r2, [r3, #0]
 8009028:	e2cc      	b.n	80095c4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800902a:	78fa      	ldrb	r2, [r7, #3]
 800902c:	6879      	ldr	r1, [r7, #4]
 800902e:	4613      	mov	r3, r2
 8009030:	011b      	lsls	r3, r3, #4
 8009032:	1a9b      	subs	r3, r3, r2
 8009034:	009b      	lsls	r3, r3, #2
 8009036:	440b      	add	r3, r1
 8009038:	334d      	adds	r3, #77	@ 0x4d
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	2b06      	cmp	r3, #6
 800903e:	d114      	bne.n	800906a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009040:	78fa      	ldrb	r2, [r7, #3]
 8009042:	6879      	ldr	r1, [r7, #4]
 8009044:	4613      	mov	r3, r2
 8009046:	011b      	lsls	r3, r3, #4
 8009048:	1a9b      	subs	r3, r3, r2
 800904a:	009b      	lsls	r3, r3, #2
 800904c:	440b      	add	r3, r1
 800904e:	334d      	adds	r3, #77	@ 0x4d
 8009050:	2202      	movs	r2, #2
 8009052:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8009054:	78fa      	ldrb	r2, [r7, #3]
 8009056:	6879      	ldr	r1, [r7, #4]
 8009058:	4613      	mov	r3, r2
 800905a:	011b      	lsls	r3, r3, #4
 800905c:	1a9b      	subs	r3, r3, r2
 800905e:	009b      	lsls	r3, r3, #2
 8009060:	440b      	add	r3, r1
 8009062:	334c      	adds	r3, #76	@ 0x4c
 8009064:	2205      	movs	r2, #5
 8009066:	701a      	strb	r2, [r3, #0]
 8009068:	e2ac      	b.n	80095c4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800906a:	78fa      	ldrb	r2, [r7, #3]
 800906c:	6879      	ldr	r1, [r7, #4]
 800906e:	4613      	mov	r3, r2
 8009070:	011b      	lsls	r3, r3, #4
 8009072:	1a9b      	subs	r3, r3, r2
 8009074:	009b      	lsls	r3, r3, #2
 8009076:	440b      	add	r3, r1
 8009078:	334d      	adds	r3, #77	@ 0x4d
 800907a:	781b      	ldrb	r3, [r3, #0]
 800907c:	2b07      	cmp	r3, #7
 800907e:	d00b      	beq.n	8009098 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8009080:	78fa      	ldrb	r2, [r7, #3]
 8009082:	6879      	ldr	r1, [r7, #4]
 8009084:	4613      	mov	r3, r2
 8009086:	011b      	lsls	r3, r3, #4
 8009088:	1a9b      	subs	r3, r3, r2
 800908a:	009b      	lsls	r3, r3, #2
 800908c:	440b      	add	r3, r1
 800908e:	334d      	adds	r3, #77	@ 0x4d
 8009090:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009092:	2b09      	cmp	r3, #9
 8009094:	f040 80a6 	bne.w	80091e4 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009098:	78fa      	ldrb	r2, [r7, #3]
 800909a:	6879      	ldr	r1, [r7, #4]
 800909c:	4613      	mov	r3, r2
 800909e:	011b      	lsls	r3, r3, #4
 80090a0:	1a9b      	subs	r3, r3, r2
 80090a2:	009b      	lsls	r3, r3, #2
 80090a4:	440b      	add	r3, r1
 80090a6:	334d      	adds	r3, #77	@ 0x4d
 80090a8:	2202      	movs	r2, #2
 80090aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80090ac:	78fa      	ldrb	r2, [r7, #3]
 80090ae:	6879      	ldr	r1, [r7, #4]
 80090b0:	4613      	mov	r3, r2
 80090b2:	011b      	lsls	r3, r3, #4
 80090b4:	1a9b      	subs	r3, r3, r2
 80090b6:	009b      	lsls	r3, r3, #2
 80090b8:	440b      	add	r3, r1
 80090ba:	3344      	adds	r3, #68	@ 0x44
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	1c59      	adds	r1, r3, #1
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	4613      	mov	r3, r2
 80090c4:	011b      	lsls	r3, r3, #4
 80090c6:	1a9b      	subs	r3, r3, r2
 80090c8:	009b      	lsls	r3, r3, #2
 80090ca:	4403      	add	r3, r0
 80090cc:	3344      	adds	r3, #68	@ 0x44
 80090ce:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80090d0:	78fa      	ldrb	r2, [r7, #3]
 80090d2:	6879      	ldr	r1, [r7, #4]
 80090d4:	4613      	mov	r3, r2
 80090d6:	011b      	lsls	r3, r3, #4
 80090d8:	1a9b      	subs	r3, r3, r2
 80090da:	009b      	lsls	r3, r3, #2
 80090dc:	440b      	add	r3, r1
 80090de:	3344      	adds	r3, #68	@ 0x44
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	2b02      	cmp	r3, #2
 80090e4:	d943      	bls.n	800916e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80090e6:	78fa      	ldrb	r2, [r7, #3]
 80090e8:	6879      	ldr	r1, [r7, #4]
 80090ea:	4613      	mov	r3, r2
 80090ec:	011b      	lsls	r3, r3, #4
 80090ee:	1a9b      	subs	r3, r3, r2
 80090f0:	009b      	lsls	r3, r3, #2
 80090f2:	440b      	add	r3, r1
 80090f4:	3344      	adds	r3, #68	@ 0x44
 80090f6:	2200      	movs	r2, #0
 80090f8:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80090fa:	78fa      	ldrb	r2, [r7, #3]
 80090fc:	6879      	ldr	r1, [r7, #4]
 80090fe:	4613      	mov	r3, r2
 8009100:	011b      	lsls	r3, r3, #4
 8009102:	1a9b      	subs	r3, r3, r2
 8009104:	009b      	lsls	r3, r3, #2
 8009106:	440b      	add	r3, r1
 8009108:	331a      	adds	r3, #26
 800910a:	781b      	ldrb	r3, [r3, #0]
 800910c:	2b01      	cmp	r3, #1
 800910e:	d123      	bne.n	8009158 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8009110:	78fa      	ldrb	r2, [r7, #3]
 8009112:	6879      	ldr	r1, [r7, #4]
 8009114:	4613      	mov	r3, r2
 8009116:	011b      	lsls	r3, r3, #4
 8009118:	1a9b      	subs	r3, r3, r2
 800911a:	009b      	lsls	r3, r3, #2
 800911c:	440b      	add	r3, r1
 800911e:	331b      	adds	r3, #27
 8009120:	2200      	movs	r2, #0
 8009122:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8009124:	78fa      	ldrb	r2, [r7, #3]
 8009126:	6879      	ldr	r1, [r7, #4]
 8009128:	4613      	mov	r3, r2
 800912a:	011b      	lsls	r3, r3, #4
 800912c:	1a9b      	subs	r3, r3, r2
 800912e:	009b      	lsls	r3, r3, #2
 8009130:	440b      	add	r3, r1
 8009132:	331c      	adds	r3, #28
 8009134:	2200      	movs	r2, #0
 8009136:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009138:	78fb      	ldrb	r3, [r7, #3]
 800913a:	015a      	lsls	r2, r3, #5
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	4413      	add	r3, r2
 8009140:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009144:	685b      	ldr	r3, [r3, #4]
 8009146:	78fa      	ldrb	r2, [r7, #3]
 8009148:	0151      	lsls	r1, r2, #5
 800914a:	693a      	ldr	r2, [r7, #16]
 800914c:	440a      	add	r2, r1
 800914e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009152:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009156:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009158:	78fa      	ldrb	r2, [r7, #3]
 800915a:	6879      	ldr	r1, [r7, #4]
 800915c:	4613      	mov	r3, r2
 800915e:	011b      	lsls	r3, r3, #4
 8009160:	1a9b      	subs	r3, r3, r2
 8009162:	009b      	lsls	r3, r3, #2
 8009164:	440b      	add	r3, r1
 8009166:	334c      	adds	r3, #76	@ 0x4c
 8009168:	2204      	movs	r2, #4
 800916a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800916c:	e229      	b.n	80095c2 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800916e:	78fa      	ldrb	r2, [r7, #3]
 8009170:	6879      	ldr	r1, [r7, #4]
 8009172:	4613      	mov	r3, r2
 8009174:	011b      	lsls	r3, r3, #4
 8009176:	1a9b      	subs	r3, r3, r2
 8009178:	009b      	lsls	r3, r3, #2
 800917a:	440b      	add	r3, r1
 800917c:	334c      	adds	r3, #76	@ 0x4c
 800917e:	2202      	movs	r2, #2
 8009180:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009182:	78fa      	ldrb	r2, [r7, #3]
 8009184:	6879      	ldr	r1, [r7, #4]
 8009186:	4613      	mov	r3, r2
 8009188:	011b      	lsls	r3, r3, #4
 800918a:	1a9b      	subs	r3, r3, r2
 800918c:	009b      	lsls	r3, r3, #2
 800918e:	440b      	add	r3, r1
 8009190:	3326      	adds	r3, #38	@ 0x26
 8009192:	781b      	ldrb	r3, [r3, #0]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d00b      	beq.n	80091b0 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8009198:	78fa      	ldrb	r2, [r7, #3]
 800919a:	6879      	ldr	r1, [r7, #4]
 800919c:	4613      	mov	r3, r2
 800919e:	011b      	lsls	r3, r3, #4
 80091a0:	1a9b      	subs	r3, r3, r2
 80091a2:	009b      	lsls	r3, r3, #2
 80091a4:	440b      	add	r3, r1
 80091a6:	3326      	adds	r3, #38	@ 0x26
 80091a8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80091aa:	2b02      	cmp	r3, #2
 80091ac:	f040 8209 	bne.w	80095c2 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80091b0:	78fb      	ldrb	r3, [r7, #3]
 80091b2:	015a      	lsls	r2, r3, #5
 80091b4:	693b      	ldr	r3, [r7, #16]
 80091b6:	4413      	add	r3, r2
 80091b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80091c6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80091ce:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80091d0:	78fb      	ldrb	r3, [r7, #3]
 80091d2:	015a      	lsls	r2, r3, #5
 80091d4:	693b      	ldr	r3, [r7, #16]
 80091d6:	4413      	add	r3, r2
 80091d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091dc:	461a      	mov	r2, r3
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80091e2:	e1ee      	b.n	80095c2 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80091e4:	78fa      	ldrb	r2, [r7, #3]
 80091e6:	6879      	ldr	r1, [r7, #4]
 80091e8:	4613      	mov	r3, r2
 80091ea:	011b      	lsls	r3, r3, #4
 80091ec:	1a9b      	subs	r3, r3, r2
 80091ee:	009b      	lsls	r3, r3, #2
 80091f0:	440b      	add	r3, r1
 80091f2:	334d      	adds	r3, #77	@ 0x4d
 80091f4:	781b      	ldrb	r3, [r3, #0]
 80091f6:	2b05      	cmp	r3, #5
 80091f8:	f040 80c8 	bne.w	800938c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80091fc:	78fa      	ldrb	r2, [r7, #3]
 80091fe:	6879      	ldr	r1, [r7, #4]
 8009200:	4613      	mov	r3, r2
 8009202:	011b      	lsls	r3, r3, #4
 8009204:	1a9b      	subs	r3, r3, r2
 8009206:	009b      	lsls	r3, r3, #2
 8009208:	440b      	add	r3, r1
 800920a:	334d      	adds	r3, #77	@ 0x4d
 800920c:	2202      	movs	r2, #2
 800920e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009210:	78fa      	ldrb	r2, [r7, #3]
 8009212:	6879      	ldr	r1, [r7, #4]
 8009214:	4613      	mov	r3, r2
 8009216:	011b      	lsls	r3, r3, #4
 8009218:	1a9b      	subs	r3, r3, r2
 800921a:	009b      	lsls	r3, r3, #2
 800921c:	440b      	add	r3, r1
 800921e:	331b      	adds	r3, #27
 8009220:	781b      	ldrb	r3, [r3, #0]
 8009222:	2b01      	cmp	r3, #1
 8009224:	f040 81ce 	bne.w	80095c4 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8009228:	78fa      	ldrb	r2, [r7, #3]
 800922a:	6879      	ldr	r1, [r7, #4]
 800922c:	4613      	mov	r3, r2
 800922e:	011b      	lsls	r3, r3, #4
 8009230:	1a9b      	subs	r3, r3, r2
 8009232:	009b      	lsls	r3, r3, #2
 8009234:	440b      	add	r3, r1
 8009236:	3326      	adds	r3, #38	@ 0x26
 8009238:	781b      	ldrb	r3, [r3, #0]
 800923a:	2b03      	cmp	r3, #3
 800923c:	d16b      	bne.n	8009316 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800923e:	78fa      	ldrb	r2, [r7, #3]
 8009240:	6879      	ldr	r1, [r7, #4]
 8009242:	4613      	mov	r3, r2
 8009244:	011b      	lsls	r3, r3, #4
 8009246:	1a9b      	subs	r3, r3, r2
 8009248:	009b      	lsls	r3, r3, #2
 800924a:	440b      	add	r3, r1
 800924c:	3348      	adds	r3, #72	@ 0x48
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	1c59      	adds	r1, r3, #1
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	4613      	mov	r3, r2
 8009256:	011b      	lsls	r3, r3, #4
 8009258:	1a9b      	subs	r3, r3, r2
 800925a:	009b      	lsls	r3, r3, #2
 800925c:	4403      	add	r3, r0
 800925e:	3348      	adds	r3, #72	@ 0x48
 8009260:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8009262:	78fa      	ldrb	r2, [r7, #3]
 8009264:	6879      	ldr	r1, [r7, #4]
 8009266:	4613      	mov	r3, r2
 8009268:	011b      	lsls	r3, r3, #4
 800926a:	1a9b      	subs	r3, r3, r2
 800926c:	009b      	lsls	r3, r3, #2
 800926e:	440b      	add	r3, r1
 8009270:	3348      	adds	r3, #72	@ 0x48
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	2b02      	cmp	r3, #2
 8009276:	d943      	bls.n	8009300 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8009278:	78fa      	ldrb	r2, [r7, #3]
 800927a:	6879      	ldr	r1, [r7, #4]
 800927c:	4613      	mov	r3, r2
 800927e:	011b      	lsls	r3, r3, #4
 8009280:	1a9b      	subs	r3, r3, r2
 8009282:	009b      	lsls	r3, r3, #2
 8009284:	440b      	add	r3, r1
 8009286:	3348      	adds	r3, #72	@ 0x48
 8009288:	2200      	movs	r2, #0
 800928a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800928c:	78fa      	ldrb	r2, [r7, #3]
 800928e:	6879      	ldr	r1, [r7, #4]
 8009290:	4613      	mov	r3, r2
 8009292:	011b      	lsls	r3, r3, #4
 8009294:	1a9b      	subs	r3, r3, r2
 8009296:	009b      	lsls	r3, r3, #2
 8009298:	440b      	add	r3, r1
 800929a:	331b      	adds	r3, #27
 800929c:	2200      	movs	r2, #0
 800929e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80092a0:	78fa      	ldrb	r2, [r7, #3]
 80092a2:	6879      	ldr	r1, [r7, #4]
 80092a4:	4613      	mov	r3, r2
 80092a6:	011b      	lsls	r3, r3, #4
 80092a8:	1a9b      	subs	r3, r3, r2
 80092aa:	009b      	lsls	r3, r3, #2
 80092ac:	440b      	add	r3, r1
 80092ae:	3344      	adds	r3, #68	@ 0x44
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	2b02      	cmp	r3, #2
 80092b4:	d809      	bhi.n	80092ca <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80092b6:	78fa      	ldrb	r2, [r7, #3]
 80092b8:	6879      	ldr	r1, [r7, #4]
 80092ba:	4613      	mov	r3, r2
 80092bc:	011b      	lsls	r3, r3, #4
 80092be:	1a9b      	subs	r3, r3, r2
 80092c0:	009b      	lsls	r3, r3, #2
 80092c2:	440b      	add	r3, r1
 80092c4:	331c      	adds	r3, #28
 80092c6:	2201      	movs	r2, #1
 80092c8:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80092ca:	78fb      	ldrb	r3, [r7, #3]
 80092cc:	015a      	lsls	r2, r3, #5
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	4413      	add	r3, r2
 80092d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092d6:	685b      	ldr	r3, [r3, #4]
 80092d8:	78fa      	ldrb	r2, [r7, #3]
 80092da:	0151      	lsls	r1, r2, #5
 80092dc:	693a      	ldr	r2, [r7, #16]
 80092de:	440a      	add	r2, r1
 80092e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80092e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80092e8:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80092ea:	78fa      	ldrb	r2, [r7, #3]
 80092ec:	6879      	ldr	r1, [r7, #4]
 80092ee:	4613      	mov	r3, r2
 80092f0:	011b      	lsls	r3, r3, #4
 80092f2:	1a9b      	subs	r3, r3, r2
 80092f4:	009b      	lsls	r3, r3, #2
 80092f6:	440b      	add	r3, r1
 80092f8:	334c      	adds	r3, #76	@ 0x4c
 80092fa:	2204      	movs	r2, #4
 80092fc:	701a      	strb	r2, [r3, #0]
 80092fe:	e014      	b.n	800932a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009300:	78fa      	ldrb	r2, [r7, #3]
 8009302:	6879      	ldr	r1, [r7, #4]
 8009304:	4613      	mov	r3, r2
 8009306:	011b      	lsls	r3, r3, #4
 8009308:	1a9b      	subs	r3, r3, r2
 800930a:	009b      	lsls	r3, r3, #2
 800930c:	440b      	add	r3, r1
 800930e:	334c      	adds	r3, #76	@ 0x4c
 8009310:	2202      	movs	r2, #2
 8009312:	701a      	strb	r2, [r3, #0]
 8009314:	e009      	b.n	800932a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009316:	78fa      	ldrb	r2, [r7, #3]
 8009318:	6879      	ldr	r1, [r7, #4]
 800931a:	4613      	mov	r3, r2
 800931c:	011b      	lsls	r3, r3, #4
 800931e:	1a9b      	subs	r3, r3, r2
 8009320:	009b      	lsls	r3, r3, #2
 8009322:	440b      	add	r3, r1
 8009324:	334c      	adds	r3, #76	@ 0x4c
 8009326:	2202      	movs	r2, #2
 8009328:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800932a:	78fa      	ldrb	r2, [r7, #3]
 800932c:	6879      	ldr	r1, [r7, #4]
 800932e:	4613      	mov	r3, r2
 8009330:	011b      	lsls	r3, r3, #4
 8009332:	1a9b      	subs	r3, r3, r2
 8009334:	009b      	lsls	r3, r3, #2
 8009336:	440b      	add	r3, r1
 8009338:	3326      	adds	r3, #38	@ 0x26
 800933a:	781b      	ldrb	r3, [r3, #0]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d00b      	beq.n	8009358 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8009340:	78fa      	ldrb	r2, [r7, #3]
 8009342:	6879      	ldr	r1, [r7, #4]
 8009344:	4613      	mov	r3, r2
 8009346:	011b      	lsls	r3, r3, #4
 8009348:	1a9b      	subs	r3, r3, r2
 800934a:	009b      	lsls	r3, r3, #2
 800934c:	440b      	add	r3, r1
 800934e:	3326      	adds	r3, #38	@ 0x26
 8009350:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009352:	2b02      	cmp	r3, #2
 8009354:	f040 8136 	bne.w	80095c4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8009358:	78fb      	ldrb	r3, [r7, #3]
 800935a:	015a      	lsls	r2, r3, #5
 800935c:	693b      	ldr	r3, [r7, #16]
 800935e:	4413      	add	r3, r2
 8009360:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800936e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009376:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8009378:	78fb      	ldrb	r3, [r7, #3]
 800937a:	015a      	lsls	r2, r3, #5
 800937c:	693b      	ldr	r3, [r7, #16]
 800937e:	4413      	add	r3, r2
 8009380:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009384:	461a      	mov	r2, r3
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	6013      	str	r3, [r2, #0]
 800938a:	e11b      	b.n	80095c4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800938c:	78fa      	ldrb	r2, [r7, #3]
 800938e:	6879      	ldr	r1, [r7, #4]
 8009390:	4613      	mov	r3, r2
 8009392:	011b      	lsls	r3, r3, #4
 8009394:	1a9b      	subs	r3, r3, r2
 8009396:	009b      	lsls	r3, r3, #2
 8009398:	440b      	add	r3, r1
 800939a:	334d      	adds	r3, #77	@ 0x4d
 800939c:	781b      	ldrb	r3, [r3, #0]
 800939e:	2b03      	cmp	r3, #3
 80093a0:	f040 8081 	bne.w	80094a6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80093a4:	78fa      	ldrb	r2, [r7, #3]
 80093a6:	6879      	ldr	r1, [r7, #4]
 80093a8:	4613      	mov	r3, r2
 80093aa:	011b      	lsls	r3, r3, #4
 80093ac:	1a9b      	subs	r3, r3, r2
 80093ae:	009b      	lsls	r3, r3, #2
 80093b0:	440b      	add	r3, r1
 80093b2:	334d      	adds	r3, #77	@ 0x4d
 80093b4:	2202      	movs	r2, #2
 80093b6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80093b8:	78fa      	ldrb	r2, [r7, #3]
 80093ba:	6879      	ldr	r1, [r7, #4]
 80093bc:	4613      	mov	r3, r2
 80093be:	011b      	lsls	r3, r3, #4
 80093c0:	1a9b      	subs	r3, r3, r2
 80093c2:	009b      	lsls	r3, r3, #2
 80093c4:	440b      	add	r3, r1
 80093c6:	331b      	adds	r3, #27
 80093c8:	781b      	ldrb	r3, [r3, #0]
 80093ca:	2b01      	cmp	r3, #1
 80093cc:	f040 80fa 	bne.w	80095c4 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80093d0:	78fa      	ldrb	r2, [r7, #3]
 80093d2:	6879      	ldr	r1, [r7, #4]
 80093d4:	4613      	mov	r3, r2
 80093d6:	011b      	lsls	r3, r3, #4
 80093d8:	1a9b      	subs	r3, r3, r2
 80093da:	009b      	lsls	r3, r3, #2
 80093dc:	440b      	add	r3, r1
 80093de:	334c      	adds	r3, #76	@ 0x4c
 80093e0:	2202      	movs	r2, #2
 80093e2:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80093e4:	78fb      	ldrb	r3, [r7, #3]
 80093e6:	015a      	lsls	r2, r3, #5
 80093e8:	693b      	ldr	r3, [r7, #16]
 80093ea:	4413      	add	r3, r2
 80093ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093f0:	685b      	ldr	r3, [r3, #4]
 80093f2:	78fa      	ldrb	r2, [r7, #3]
 80093f4:	0151      	lsls	r1, r2, #5
 80093f6:	693a      	ldr	r2, [r7, #16]
 80093f8:	440a      	add	r2, r1
 80093fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80093fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009402:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8009404:	78fb      	ldrb	r3, [r7, #3]
 8009406:	015a      	lsls	r2, r3, #5
 8009408:	693b      	ldr	r3, [r7, #16]
 800940a:	4413      	add	r3, r2
 800940c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009410:	68db      	ldr	r3, [r3, #12]
 8009412:	78fa      	ldrb	r2, [r7, #3]
 8009414:	0151      	lsls	r1, r2, #5
 8009416:	693a      	ldr	r2, [r7, #16]
 8009418:	440a      	add	r2, r1
 800941a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800941e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009422:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8009424:	78fb      	ldrb	r3, [r7, #3]
 8009426:	015a      	lsls	r2, r3, #5
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	4413      	add	r3, r2
 800942c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009430:	68db      	ldr	r3, [r3, #12]
 8009432:	78fa      	ldrb	r2, [r7, #3]
 8009434:	0151      	lsls	r1, r2, #5
 8009436:	693a      	ldr	r2, [r7, #16]
 8009438:	440a      	add	r2, r1
 800943a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800943e:	f023 0320 	bic.w	r3, r3, #32
 8009442:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009444:	78fa      	ldrb	r2, [r7, #3]
 8009446:	6879      	ldr	r1, [r7, #4]
 8009448:	4613      	mov	r3, r2
 800944a:	011b      	lsls	r3, r3, #4
 800944c:	1a9b      	subs	r3, r3, r2
 800944e:	009b      	lsls	r3, r3, #2
 8009450:	440b      	add	r3, r1
 8009452:	3326      	adds	r3, #38	@ 0x26
 8009454:	781b      	ldrb	r3, [r3, #0]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d00b      	beq.n	8009472 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800945a:	78fa      	ldrb	r2, [r7, #3]
 800945c:	6879      	ldr	r1, [r7, #4]
 800945e:	4613      	mov	r3, r2
 8009460:	011b      	lsls	r3, r3, #4
 8009462:	1a9b      	subs	r3, r3, r2
 8009464:	009b      	lsls	r3, r3, #2
 8009466:	440b      	add	r3, r1
 8009468:	3326      	adds	r3, #38	@ 0x26
 800946a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800946c:	2b02      	cmp	r3, #2
 800946e:	f040 80a9 	bne.w	80095c4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8009472:	78fb      	ldrb	r3, [r7, #3]
 8009474:	015a      	lsls	r2, r3, #5
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	4413      	add	r3, r2
 800947a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009488:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009490:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8009492:	78fb      	ldrb	r3, [r7, #3]
 8009494:	015a      	lsls	r2, r3, #5
 8009496:	693b      	ldr	r3, [r7, #16]
 8009498:	4413      	add	r3, r2
 800949a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800949e:	461a      	mov	r2, r3
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	6013      	str	r3, [r2, #0]
 80094a4:	e08e      	b.n	80095c4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80094a6:	78fa      	ldrb	r2, [r7, #3]
 80094a8:	6879      	ldr	r1, [r7, #4]
 80094aa:	4613      	mov	r3, r2
 80094ac:	011b      	lsls	r3, r3, #4
 80094ae:	1a9b      	subs	r3, r3, r2
 80094b0:	009b      	lsls	r3, r3, #2
 80094b2:	440b      	add	r3, r1
 80094b4:	334d      	adds	r3, #77	@ 0x4d
 80094b6:	781b      	ldrb	r3, [r3, #0]
 80094b8:	2b04      	cmp	r3, #4
 80094ba:	d143      	bne.n	8009544 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80094bc:	78fa      	ldrb	r2, [r7, #3]
 80094be:	6879      	ldr	r1, [r7, #4]
 80094c0:	4613      	mov	r3, r2
 80094c2:	011b      	lsls	r3, r3, #4
 80094c4:	1a9b      	subs	r3, r3, r2
 80094c6:	009b      	lsls	r3, r3, #2
 80094c8:	440b      	add	r3, r1
 80094ca:	334d      	adds	r3, #77	@ 0x4d
 80094cc:	2202      	movs	r2, #2
 80094ce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80094d0:	78fa      	ldrb	r2, [r7, #3]
 80094d2:	6879      	ldr	r1, [r7, #4]
 80094d4:	4613      	mov	r3, r2
 80094d6:	011b      	lsls	r3, r3, #4
 80094d8:	1a9b      	subs	r3, r3, r2
 80094da:	009b      	lsls	r3, r3, #2
 80094dc:	440b      	add	r3, r1
 80094de:	334c      	adds	r3, #76	@ 0x4c
 80094e0:	2202      	movs	r2, #2
 80094e2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80094e4:	78fa      	ldrb	r2, [r7, #3]
 80094e6:	6879      	ldr	r1, [r7, #4]
 80094e8:	4613      	mov	r3, r2
 80094ea:	011b      	lsls	r3, r3, #4
 80094ec:	1a9b      	subs	r3, r3, r2
 80094ee:	009b      	lsls	r3, r3, #2
 80094f0:	440b      	add	r3, r1
 80094f2:	3326      	adds	r3, #38	@ 0x26
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d00a      	beq.n	8009510 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80094fa:	78fa      	ldrb	r2, [r7, #3]
 80094fc:	6879      	ldr	r1, [r7, #4]
 80094fe:	4613      	mov	r3, r2
 8009500:	011b      	lsls	r3, r3, #4
 8009502:	1a9b      	subs	r3, r3, r2
 8009504:	009b      	lsls	r3, r3, #2
 8009506:	440b      	add	r3, r1
 8009508:	3326      	adds	r3, #38	@ 0x26
 800950a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800950c:	2b02      	cmp	r3, #2
 800950e:	d159      	bne.n	80095c4 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009510:	78fb      	ldrb	r3, [r7, #3]
 8009512:	015a      	lsls	r2, r3, #5
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	4413      	add	r3, r2
 8009518:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009526:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800952e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009530:	78fb      	ldrb	r3, [r7, #3]
 8009532:	015a      	lsls	r2, r3, #5
 8009534:	693b      	ldr	r3, [r7, #16]
 8009536:	4413      	add	r3, r2
 8009538:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800953c:	461a      	mov	r2, r3
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	6013      	str	r3, [r2, #0]
 8009542:	e03f      	b.n	80095c4 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8009544:	78fa      	ldrb	r2, [r7, #3]
 8009546:	6879      	ldr	r1, [r7, #4]
 8009548:	4613      	mov	r3, r2
 800954a:	011b      	lsls	r3, r3, #4
 800954c:	1a9b      	subs	r3, r3, r2
 800954e:	009b      	lsls	r3, r3, #2
 8009550:	440b      	add	r3, r1
 8009552:	334d      	adds	r3, #77	@ 0x4d
 8009554:	781b      	ldrb	r3, [r3, #0]
 8009556:	2b08      	cmp	r3, #8
 8009558:	d126      	bne.n	80095a8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800955a:	78fa      	ldrb	r2, [r7, #3]
 800955c:	6879      	ldr	r1, [r7, #4]
 800955e:	4613      	mov	r3, r2
 8009560:	011b      	lsls	r3, r3, #4
 8009562:	1a9b      	subs	r3, r3, r2
 8009564:	009b      	lsls	r3, r3, #2
 8009566:	440b      	add	r3, r1
 8009568:	334d      	adds	r3, #77	@ 0x4d
 800956a:	2202      	movs	r2, #2
 800956c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800956e:	78fa      	ldrb	r2, [r7, #3]
 8009570:	6879      	ldr	r1, [r7, #4]
 8009572:	4613      	mov	r3, r2
 8009574:	011b      	lsls	r3, r3, #4
 8009576:	1a9b      	subs	r3, r3, r2
 8009578:	009b      	lsls	r3, r3, #2
 800957a:	440b      	add	r3, r1
 800957c:	3344      	adds	r3, #68	@ 0x44
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	1c59      	adds	r1, r3, #1
 8009582:	6878      	ldr	r0, [r7, #4]
 8009584:	4613      	mov	r3, r2
 8009586:	011b      	lsls	r3, r3, #4
 8009588:	1a9b      	subs	r3, r3, r2
 800958a:	009b      	lsls	r3, r3, #2
 800958c:	4403      	add	r3, r0
 800958e:	3344      	adds	r3, #68	@ 0x44
 8009590:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8009592:	78fa      	ldrb	r2, [r7, #3]
 8009594:	6879      	ldr	r1, [r7, #4]
 8009596:	4613      	mov	r3, r2
 8009598:	011b      	lsls	r3, r3, #4
 800959a:	1a9b      	subs	r3, r3, r2
 800959c:	009b      	lsls	r3, r3, #2
 800959e:	440b      	add	r3, r1
 80095a0:	334c      	adds	r3, #76	@ 0x4c
 80095a2:	2204      	movs	r2, #4
 80095a4:	701a      	strb	r2, [r3, #0]
 80095a6:	e00d      	b.n	80095c4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80095a8:	78fa      	ldrb	r2, [r7, #3]
 80095aa:	6879      	ldr	r1, [r7, #4]
 80095ac:	4613      	mov	r3, r2
 80095ae:	011b      	lsls	r3, r3, #4
 80095b0:	1a9b      	subs	r3, r3, r2
 80095b2:	009b      	lsls	r3, r3, #2
 80095b4:	440b      	add	r3, r1
 80095b6:	334d      	adds	r3, #77	@ 0x4d
 80095b8:	781b      	ldrb	r3, [r3, #0]
 80095ba:	2b02      	cmp	r3, #2
 80095bc:	f000 8100 	beq.w	80097c0 <HCD_HC_IN_IRQHandler+0xcca>
 80095c0:	e000      	b.n	80095c4 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80095c2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80095c4:	78fa      	ldrb	r2, [r7, #3]
 80095c6:	6879      	ldr	r1, [r7, #4]
 80095c8:	4613      	mov	r3, r2
 80095ca:	011b      	lsls	r3, r3, #4
 80095cc:	1a9b      	subs	r3, r3, r2
 80095ce:	009b      	lsls	r3, r3, #2
 80095d0:	440b      	add	r3, r1
 80095d2:	334c      	adds	r3, #76	@ 0x4c
 80095d4:	781a      	ldrb	r2, [r3, #0]
 80095d6:	78fb      	ldrb	r3, [r7, #3]
 80095d8:	4619      	mov	r1, r3
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f005 fcac 	bl	800ef38 <HAL_HCD_HC_NotifyURBChange_Callback>
 80095e0:	e0ef      	b.n	80097c2 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	78fa      	ldrb	r2, [r7, #3]
 80095e8:	4611      	mov	r1, r2
 80095ea:	4618      	mov	r0, r3
 80095ec:	f002 fba8 	bl	800bd40 <USB_ReadChInterrupts>
 80095f0:	4603      	mov	r3, r0
 80095f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095f6:	2b40      	cmp	r3, #64	@ 0x40
 80095f8:	d12f      	bne.n	800965a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80095fa:	78fb      	ldrb	r3, [r7, #3]
 80095fc:	015a      	lsls	r2, r3, #5
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	4413      	add	r3, r2
 8009602:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009606:	461a      	mov	r2, r3
 8009608:	2340      	movs	r3, #64	@ 0x40
 800960a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800960c:	78fa      	ldrb	r2, [r7, #3]
 800960e:	6879      	ldr	r1, [r7, #4]
 8009610:	4613      	mov	r3, r2
 8009612:	011b      	lsls	r3, r3, #4
 8009614:	1a9b      	subs	r3, r3, r2
 8009616:	009b      	lsls	r3, r3, #2
 8009618:	440b      	add	r3, r1
 800961a:	334d      	adds	r3, #77	@ 0x4d
 800961c:	2205      	movs	r2, #5
 800961e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8009620:	78fa      	ldrb	r2, [r7, #3]
 8009622:	6879      	ldr	r1, [r7, #4]
 8009624:	4613      	mov	r3, r2
 8009626:	011b      	lsls	r3, r3, #4
 8009628:	1a9b      	subs	r3, r3, r2
 800962a:	009b      	lsls	r3, r3, #2
 800962c:	440b      	add	r3, r1
 800962e:	331a      	adds	r3, #26
 8009630:	781b      	ldrb	r3, [r3, #0]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d109      	bne.n	800964a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8009636:	78fa      	ldrb	r2, [r7, #3]
 8009638:	6879      	ldr	r1, [r7, #4]
 800963a:	4613      	mov	r3, r2
 800963c:	011b      	lsls	r3, r3, #4
 800963e:	1a9b      	subs	r3, r3, r2
 8009640:	009b      	lsls	r3, r3, #2
 8009642:	440b      	add	r3, r1
 8009644:	3344      	adds	r3, #68	@ 0x44
 8009646:	2200      	movs	r2, #0
 8009648:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	78fa      	ldrb	r2, [r7, #3]
 8009650:	4611      	mov	r1, r2
 8009652:	4618      	mov	r0, r3
 8009654:	f003 f917 	bl	800c886 <USB_HC_Halt>
 8009658:	e0b3      	b.n	80097c2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	78fa      	ldrb	r2, [r7, #3]
 8009660:	4611      	mov	r1, r2
 8009662:	4618      	mov	r0, r3
 8009664:	f002 fb6c 	bl	800bd40 <USB_ReadChInterrupts>
 8009668:	4603      	mov	r3, r0
 800966a:	f003 0310 	and.w	r3, r3, #16
 800966e:	2b10      	cmp	r3, #16
 8009670:	f040 80a7 	bne.w	80097c2 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8009674:	78fa      	ldrb	r2, [r7, #3]
 8009676:	6879      	ldr	r1, [r7, #4]
 8009678:	4613      	mov	r3, r2
 800967a:	011b      	lsls	r3, r3, #4
 800967c:	1a9b      	subs	r3, r3, r2
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	440b      	add	r3, r1
 8009682:	3326      	adds	r3, #38	@ 0x26
 8009684:	781b      	ldrb	r3, [r3, #0]
 8009686:	2b03      	cmp	r3, #3
 8009688:	d11b      	bne.n	80096c2 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800968a:	78fa      	ldrb	r2, [r7, #3]
 800968c:	6879      	ldr	r1, [r7, #4]
 800968e:	4613      	mov	r3, r2
 8009690:	011b      	lsls	r3, r3, #4
 8009692:	1a9b      	subs	r3, r3, r2
 8009694:	009b      	lsls	r3, r3, #2
 8009696:	440b      	add	r3, r1
 8009698:	3344      	adds	r3, #68	@ 0x44
 800969a:	2200      	movs	r2, #0
 800969c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800969e:	78fa      	ldrb	r2, [r7, #3]
 80096a0:	6879      	ldr	r1, [r7, #4]
 80096a2:	4613      	mov	r3, r2
 80096a4:	011b      	lsls	r3, r3, #4
 80096a6:	1a9b      	subs	r3, r3, r2
 80096a8:	009b      	lsls	r3, r3, #2
 80096aa:	440b      	add	r3, r1
 80096ac:	334d      	adds	r3, #77	@ 0x4d
 80096ae:	2204      	movs	r2, #4
 80096b0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	78fa      	ldrb	r2, [r7, #3]
 80096b8:	4611      	mov	r1, r2
 80096ba:	4618      	mov	r0, r3
 80096bc:	f003 f8e3 	bl	800c886 <USB_HC_Halt>
 80096c0:	e03f      	b.n	8009742 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80096c2:	78fa      	ldrb	r2, [r7, #3]
 80096c4:	6879      	ldr	r1, [r7, #4]
 80096c6:	4613      	mov	r3, r2
 80096c8:	011b      	lsls	r3, r3, #4
 80096ca:	1a9b      	subs	r3, r3, r2
 80096cc:	009b      	lsls	r3, r3, #2
 80096ce:	440b      	add	r3, r1
 80096d0:	3326      	adds	r3, #38	@ 0x26
 80096d2:	781b      	ldrb	r3, [r3, #0]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d00a      	beq.n	80096ee <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80096d8:	78fa      	ldrb	r2, [r7, #3]
 80096da:	6879      	ldr	r1, [r7, #4]
 80096dc:	4613      	mov	r3, r2
 80096de:	011b      	lsls	r3, r3, #4
 80096e0:	1a9b      	subs	r3, r3, r2
 80096e2:	009b      	lsls	r3, r3, #2
 80096e4:	440b      	add	r3, r1
 80096e6:	3326      	adds	r3, #38	@ 0x26
 80096e8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80096ea:	2b02      	cmp	r3, #2
 80096ec:	d129      	bne.n	8009742 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80096ee:	78fa      	ldrb	r2, [r7, #3]
 80096f0:	6879      	ldr	r1, [r7, #4]
 80096f2:	4613      	mov	r3, r2
 80096f4:	011b      	lsls	r3, r3, #4
 80096f6:	1a9b      	subs	r3, r3, r2
 80096f8:	009b      	lsls	r3, r3, #2
 80096fa:	440b      	add	r3, r1
 80096fc:	3344      	adds	r3, #68	@ 0x44
 80096fe:	2200      	movs	r2, #0
 8009700:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	799b      	ldrb	r3, [r3, #6]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d00a      	beq.n	8009720 <HCD_HC_IN_IRQHandler+0xc2a>
 800970a:	78fa      	ldrb	r2, [r7, #3]
 800970c:	6879      	ldr	r1, [r7, #4]
 800970e:	4613      	mov	r3, r2
 8009710:	011b      	lsls	r3, r3, #4
 8009712:	1a9b      	subs	r3, r3, r2
 8009714:	009b      	lsls	r3, r3, #2
 8009716:	440b      	add	r3, r1
 8009718:	331b      	adds	r3, #27
 800971a:	781b      	ldrb	r3, [r3, #0]
 800971c:	2b01      	cmp	r3, #1
 800971e:	d110      	bne.n	8009742 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8009720:	78fa      	ldrb	r2, [r7, #3]
 8009722:	6879      	ldr	r1, [r7, #4]
 8009724:	4613      	mov	r3, r2
 8009726:	011b      	lsls	r3, r3, #4
 8009728:	1a9b      	subs	r3, r3, r2
 800972a:	009b      	lsls	r3, r3, #2
 800972c:	440b      	add	r3, r1
 800972e:	334d      	adds	r3, #77	@ 0x4d
 8009730:	2204      	movs	r2, #4
 8009732:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	78fa      	ldrb	r2, [r7, #3]
 800973a:	4611      	mov	r1, r2
 800973c:	4618      	mov	r0, r3
 800973e:	f003 f8a2 	bl	800c886 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8009742:	78fa      	ldrb	r2, [r7, #3]
 8009744:	6879      	ldr	r1, [r7, #4]
 8009746:	4613      	mov	r3, r2
 8009748:	011b      	lsls	r3, r3, #4
 800974a:	1a9b      	subs	r3, r3, r2
 800974c:	009b      	lsls	r3, r3, #2
 800974e:	440b      	add	r3, r1
 8009750:	331b      	adds	r3, #27
 8009752:	781b      	ldrb	r3, [r3, #0]
 8009754:	2b01      	cmp	r3, #1
 8009756:	d129      	bne.n	80097ac <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8009758:	78fa      	ldrb	r2, [r7, #3]
 800975a:	6879      	ldr	r1, [r7, #4]
 800975c:	4613      	mov	r3, r2
 800975e:	011b      	lsls	r3, r3, #4
 8009760:	1a9b      	subs	r3, r3, r2
 8009762:	009b      	lsls	r3, r3, #2
 8009764:	440b      	add	r3, r1
 8009766:	331b      	adds	r3, #27
 8009768:	2200      	movs	r2, #0
 800976a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800976c:	78fb      	ldrb	r3, [r7, #3]
 800976e:	015a      	lsls	r2, r3, #5
 8009770:	693b      	ldr	r3, [r7, #16]
 8009772:	4413      	add	r3, r2
 8009774:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009778:	685b      	ldr	r3, [r3, #4]
 800977a:	78fa      	ldrb	r2, [r7, #3]
 800977c:	0151      	lsls	r1, r2, #5
 800977e:	693a      	ldr	r2, [r7, #16]
 8009780:	440a      	add	r2, r1
 8009782:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009786:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800978a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800978c:	78fb      	ldrb	r3, [r7, #3]
 800978e:	015a      	lsls	r2, r3, #5
 8009790:	693b      	ldr	r3, [r7, #16]
 8009792:	4413      	add	r3, r2
 8009794:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009798:	68db      	ldr	r3, [r3, #12]
 800979a:	78fa      	ldrb	r2, [r7, #3]
 800979c:	0151      	lsls	r1, r2, #5
 800979e:	693a      	ldr	r2, [r7, #16]
 80097a0:	440a      	add	r2, r1
 80097a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80097a6:	f043 0320 	orr.w	r3, r3, #32
 80097aa:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80097ac:	78fb      	ldrb	r3, [r7, #3]
 80097ae:	015a      	lsls	r2, r3, #5
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	4413      	add	r3, r2
 80097b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097b8:	461a      	mov	r2, r3
 80097ba:	2310      	movs	r3, #16
 80097bc:	6093      	str	r3, [r2, #8]
 80097be:	e000      	b.n	80097c2 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80097c0:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80097c2:	3718      	adds	r7, #24
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}

080097c8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b086      	sub	sp, #24
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	460b      	mov	r3, r1
 80097d2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	78fa      	ldrb	r2, [r7, #3]
 80097e4:	4611      	mov	r1, r2
 80097e6:	4618      	mov	r0, r3
 80097e8:	f002 faaa 	bl	800bd40 <USB_ReadChInterrupts>
 80097ec:	4603      	mov	r3, r0
 80097ee:	f003 0304 	and.w	r3, r3, #4
 80097f2:	2b04      	cmp	r3, #4
 80097f4:	d11b      	bne.n	800982e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80097f6:	78fb      	ldrb	r3, [r7, #3]
 80097f8:	015a      	lsls	r2, r3, #5
 80097fa:	693b      	ldr	r3, [r7, #16]
 80097fc:	4413      	add	r3, r2
 80097fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009802:	461a      	mov	r2, r3
 8009804:	2304      	movs	r3, #4
 8009806:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8009808:	78fa      	ldrb	r2, [r7, #3]
 800980a:	6879      	ldr	r1, [r7, #4]
 800980c:	4613      	mov	r3, r2
 800980e:	011b      	lsls	r3, r3, #4
 8009810:	1a9b      	subs	r3, r3, r2
 8009812:	009b      	lsls	r3, r3, #2
 8009814:	440b      	add	r3, r1
 8009816:	334d      	adds	r3, #77	@ 0x4d
 8009818:	2207      	movs	r2, #7
 800981a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	78fa      	ldrb	r2, [r7, #3]
 8009822:	4611      	mov	r1, r2
 8009824:	4618      	mov	r0, r3
 8009826:	f003 f82e 	bl	800c886 <USB_HC_Halt>
 800982a:	f000 bc89 	b.w	800a140 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	78fa      	ldrb	r2, [r7, #3]
 8009834:	4611      	mov	r1, r2
 8009836:	4618      	mov	r0, r3
 8009838:	f002 fa82 	bl	800bd40 <USB_ReadChInterrupts>
 800983c:	4603      	mov	r3, r0
 800983e:	f003 0320 	and.w	r3, r3, #32
 8009842:	2b20      	cmp	r3, #32
 8009844:	f040 8082 	bne.w	800994c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8009848:	78fb      	ldrb	r3, [r7, #3]
 800984a:	015a      	lsls	r2, r3, #5
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	4413      	add	r3, r2
 8009850:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009854:	461a      	mov	r2, r3
 8009856:	2320      	movs	r3, #32
 8009858:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800985a:	78fa      	ldrb	r2, [r7, #3]
 800985c:	6879      	ldr	r1, [r7, #4]
 800985e:	4613      	mov	r3, r2
 8009860:	011b      	lsls	r3, r3, #4
 8009862:	1a9b      	subs	r3, r3, r2
 8009864:	009b      	lsls	r3, r3, #2
 8009866:	440b      	add	r3, r1
 8009868:	3319      	adds	r3, #25
 800986a:	781b      	ldrb	r3, [r3, #0]
 800986c:	2b01      	cmp	r3, #1
 800986e:	d124      	bne.n	80098ba <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8009870:	78fa      	ldrb	r2, [r7, #3]
 8009872:	6879      	ldr	r1, [r7, #4]
 8009874:	4613      	mov	r3, r2
 8009876:	011b      	lsls	r3, r3, #4
 8009878:	1a9b      	subs	r3, r3, r2
 800987a:	009b      	lsls	r3, r3, #2
 800987c:	440b      	add	r3, r1
 800987e:	3319      	adds	r3, #25
 8009880:	2200      	movs	r2, #0
 8009882:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009884:	78fa      	ldrb	r2, [r7, #3]
 8009886:	6879      	ldr	r1, [r7, #4]
 8009888:	4613      	mov	r3, r2
 800988a:	011b      	lsls	r3, r3, #4
 800988c:	1a9b      	subs	r3, r3, r2
 800988e:	009b      	lsls	r3, r3, #2
 8009890:	440b      	add	r3, r1
 8009892:	334c      	adds	r3, #76	@ 0x4c
 8009894:	2202      	movs	r2, #2
 8009896:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8009898:	78fa      	ldrb	r2, [r7, #3]
 800989a:	6879      	ldr	r1, [r7, #4]
 800989c:	4613      	mov	r3, r2
 800989e:	011b      	lsls	r3, r3, #4
 80098a0:	1a9b      	subs	r3, r3, r2
 80098a2:	009b      	lsls	r3, r3, #2
 80098a4:	440b      	add	r3, r1
 80098a6:	334d      	adds	r3, #77	@ 0x4d
 80098a8:	2203      	movs	r2, #3
 80098aa:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	78fa      	ldrb	r2, [r7, #3]
 80098b2:	4611      	mov	r1, r2
 80098b4:	4618      	mov	r0, r3
 80098b6:	f002 ffe6 	bl	800c886 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80098ba:	78fa      	ldrb	r2, [r7, #3]
 80098bc:	6879      	ldr	r1, [r7, #4]
 80098be:	4613      	mov	r3, r2
 80098c0:	011b      	lsls	r3, r3, #4
 80098c2:	1a9b      	subs	r3, r3, r2
 80098c4:	009b      	lsls	r3, r3, #2
 80098c6:	440b      	add	r3, r1
 80098c8:	331a      	adds	r3, #26
 80098ca:	781b      	ldrb	r3, [r3, #0]
 80098cc:	2b01      	cmp	r3, #1
 80098ce:	f040 8437 	bne.w	800a140 <HCD_HC_OUT_IRQHandler+0x978>
 80098d2:	78fa      	ldrb	r2, [r7, #3]
 80098d4:	6879      	ldr	r1, [r7, #4]
 80098d6:	4613      	mov	r3, r2
 80098d8:	011b      	lsls	r3, r3, #4
 80098da:	1a9b      	subs	r3, r3, r2
 80098dc:	009b      	lsls	r3, r3, #2
 80098de:	440b      	add	r3, r1
 80098e0:	331b      	adds	r3, #27
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	f040 842b 	bne.w	800a140 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80098ea:	78fa      	ldrb	r2, [r7, #3]
 80098ec:	6879      	ldr	r1, [r7, #4]
 80098ee:	4613      	mov	r3, r2
 80098f0:	011b      	lsls	r3, r3, #4
 80098f2:	1a9b      	subs	r3, r3, r2
 80098f4:	009b      	lsls	r3, r3, #2
 80098f6:	440b      	add	r3, r1
 80098f8:	3326      	adds	r3, #38	@ 0x26
 80098fa:	781b      	ldrb	r3, [r3, #0]
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d009      	beq.n	8009914 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8009900:	78fa      	ldrb	r2, [r7, #3]
 8009902:	6879      	ldr	r1, [r7, #4]
 8009904:	4613      	mov	r3, r2
 8009906:	011b      	lsls	r3, r3, #4
 8009908:	1a9b      	subs	r3, r3, r2
 800990a:	009b      	lsls	r3, r3, #2
 800990c:	440b      	add	r3, r1
 800990e:	331b      	adds	r3, #27
 8009910:	2201      	movs	r2, #1
 8009912:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8009914:	78fa      	ldrb	r2, [r7, #3]
 8009916:	6879      	ldr	r1, [r7, #4]
 8009918:	4613      	mov	r3, r2
 800991a:	011b      	lsls	r3, r3, #4
 800991c:	1a9b      	subs	r3, r3, r2
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	440b      	add	r3, r1
 8009922:	334d      	adds	r3, #77	@ 0x4d
 8009924:	2203      	movs	r2, #3
 8009926:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	78fa      	ldrb	r2, [r7, #3]
 800992e:	4611      	mov	r1, r2
 8009930:	4618      	mov	r0, r3
 8009932:	f002 ffa8 	bl	800c886 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8009936:	78fa      	ldrb	r2, [r7, #3]
 8009938:	6879      	ldr	r1, [r7, #4]
 800993a:	4613      	mov	r3, r2
 800993c:	011b      	lsls	r3, r3, #4
 800993e:	1a9b      	subs	r3, r3, r2
 8009940:	009b      	lsls	r3, r3, #2
 8009942:	440b      	add	r3, r1
 8009944:	3344      	adds	r3, #68	@ 0x44
 8009946:	2200      	movs	r2, #0
 8009948:	601a      	str	r2, [r3, #0]
 800994a:	e3f9      	b.n	800a140 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	78fa      	ldrb	r2, [r7, #3]
 8009952:	4611      	mov	r1, r2
 8009954:	4618      	mov	r0, r3
 8009956:	f002 f9f3 	bl	800bd40 <USB_ReadChInterrupts>
 800995a:	4603      	mov	r3, r0
 800995c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009960:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009964:	d111      	bne.n	800998a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8009966:	78fb      	ldrb	r3, [r7, #3]
 8009968:	015a      	lsls	r2, r3, #5
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	4413      	add	r3, r2
 800996e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009972:	461a      	mov	r2, r3
 8009974:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009978:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	78fa      	ldrb	r2, [r7, #3]
 8009980:	4611      	mov	r1, r2
 8009982:	4618      	mov	r0, r3
 8009984:	f002 ff7f 	bl	800c886 <USB_HC_Halt>
 8009988:	e3da      	b.n	800a140 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	78fa      	ldrb	r2, [r7, #3]
 8009990:	4611      	mov	r1, r2
 8009992:	4618      	mov	r0, r3
 8009994:	f002 f9d4 	bl	800bd40 <USB_ReadChInterrupts>
 8009998:	4603      	mov	r3, r0
 800999a:	f003 0301 	and.w	r3, r3, #1
 800999e:	2b01      	cmp	r3, #1
 80099a0:	d168      	bne.n	8009a74 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80099a2:	78fa      	ldrb	r2, [r7, #3]
 80099a4:	6879      	ldr	r1, [r7, #4]
 80099a6:	4613      	mov	r3, r2
 80099a8:	011b      	lsls	r3, r3, #4
 80099aa:	1a9b      	subs	r3, r3, r2
 80099ac:	009b      	lsls	r3, r3, #2
 80099ae:	440b      	add	r3, r1
 80099b0:	3344      	adds	r3, #68	@ 0x44
 80099b2:	2200      	movs	r2, #0
 80099b4:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	78fa      	ldrb	r2, [r7, #3]
 80099bc:	4611      	mov	r1, r2
 80099be:	4618      	mov	r0, r3
 80099c0:	f002 f9be 	bl	800bd40 <USB_ReadChInterrupts>
 80099c4:	4603      	mov	r3, r0
 80099c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099ca:	2b40      	cmp	r3, #64	@ 0x40
 80099cc:	d112      	bne.n	80099f4 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80099ce:	78fa      	ldrb	r2, [r7, #3]
 80099d0:	6879      	ldr	r1, [r7, #4]
 80099d2:	4613      	mov	r3, r2
 80099d4:	011b      	lsls	r3, r3, #4
 80099d6:	1a9b      	subs	r3, r3, r2
 80099d8:	009b      	lsls	r3, r3, #2
 80099da:	440b      	add	r3, r1
 80099dc:	3319      	adds	r3, #25
 80099de:	2201      	movs	r2, #1
 80099e0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80099e2:	78fb      	ldrb	r3, [r7, #3]
 80099e4:	015a      	lsls	r2, r3, #5
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	4413      	add	r3, r2
 80099ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099ee:	461a      	mov	r2, r3
 80099f0:	2340      	movs	r3, #64	@ 0x40
 80099f2:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80099f4:	78fa      	ldrb	r2, [r7, #3]
 80099f6:	6879      	ldr	r1, [r7, #4]
 80099f8:	4613      	mov	r3, r2
 80099fa:	011b      	lsls	r3, r3, #4
 80099fc:	1a9b      	subs	r3, r3, r2
 80099fe:	009b      	lsls	r3, r3, #2
 8009a00:	440b      	add	r3, r1
 8009a02:	331b      	adds	r3, #27
 8009a04:	781b      	ldrb	r3, [r3, #0]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d019      	beq.n	8009a3e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8009a0a:	78fa      	ldrb	r2, [r7, #3]
 8009a0c:	6879      	ldr	r1, [r7, #4]
 8009a0e:	4613      	mov	r3, r2
 8009a10:	011b      	lsls	r3, r3, #4
 8009a12:	1a9b      	subs	r3, r3, r2
 8009a14:	009b      	lsls	r3, r3, #2
 8009a16:	440b      	add	r3, r1
 8009a18:	331b      	adds	r3, #27
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009a1e:	78fb      	ldrb	r3, [r7, #3]
 8009a20:	015a      	lsls	r2, r3, #5
 8009a22:	693b      	ldr	r3, [r7, #16]
 8009a24:	4413      	add	r3, r2
 8009a26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a2a:	685b      	ldr	r3, [r3, #4]
 8009a2c:	78fa      	ldrb	r2, [r7, #3]
 8009a2e:	0151      	lsls	r1, r2, #5
 8009a30:	693a      	ldr	r2, [r7, #16]
 8009a32:	440a      	add	r2, r1
 8009a34:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009a38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a3c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8009a3e:	78fb      	ldrb	r3, [r7, #3]
 8009a40:	015a      	lsls	r2, r3, #5
 8009a42:	693b      	ldr	r3, [r7, #16]
 8009a44:	4413      	add	r3, r2
 8009a46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8009a50:	78fa      	ldrb	r2, [r7, #3]
 8009a52:	6879      	ldr	r1, [r7, #4]
 8009a54:	4613      	mov	r3, r2
 8009a56:	011b      	lsls	r3, r3, #4
 8009a58:	1a9b      	subs	r3, r3, r2
 8009a5a:	009b      	lsls	r3, r3, #2
 8009a5c:	440b      	add	r3, r1
 8009a5e:	334d      	adds	r3, #77	@ 0x4d
 8009a60:	2201      	movs	r2, #1
 8009a62:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	78fa      	ldrb	r2, [r7, #3]
 8009a6a:	4611      	mov	r1, r2
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	f002 ff0a 	bl	800c886 <USB_HC_Halt>
 8009a72:	e365      	b.n	800a140 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	78fa      	ldrb	r2, [r7, #3]
 8009a7a:	4611      	mov	r1, r2
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f002 f95f 	bl	800bd40 <USB_ReadChInterrupts>
 8009a82:	4603      	mov	r3, r0
 8009a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a88:	2b40      	cmp	r3, #64	@ 0x40
 8009a8a:	d139      	bne.n	8009b00 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8009a8c:	78fa      	ldrb	r2, [r7, #3]
 8009a8e:	6879      	ldr	r1, [r7, #4]
 8009a90:	4613      	mov	r3, r2
 8009a92:	011b      	lsls	r3, r3, #4
 8009a94:	1a9b      	subs	r3, r3, r2
 8009a96:	009b      	lsls	r3, r3, #2
 8009a98:	440b      	add	r3, r1
 8009a9a:	334d      	adds	r3, #77	@ 0x4d
 8009a9c:	2205      	movs	r2, #5
 8009a9e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8009aa0:	78fa      	ldrb	r2, [r7, #3]
 8009aa2:	6879      	ldr	r1, [r7, #4]
 8009aa4:	4613      	mov	r3, r2
 8009aa6:	011b      	lsls	r3, r3, #4
 8009aa8:	1a9b      	subs	r3, r3, r2
 8009aaa:	009b      	lsls	r3, r3, #2
 8009aac:	440b      	add	r3, r1
 8009aae:	331a      	adds	r3, #26
 8009ab0:	781b      	ldrb	r3, [r3, #0]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d109      	bne.n	8009aca <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8009ab6:	78fa      	ldrb	r2, [r7, #3]
 8009ab8:	6879      	ldr	r1, [r7, #4]
 8009aba:	4613      	mov	r3, r2
 8009abc:	011b      	lsls	r3, r3, #4
 8009abe:	1a9b      	subs	r3, r3, r2
 8009ac0:	009b      	lsls	r3, r3, #2
 8009ac2:	440b      	add	r3, r1
 8009ac4:	3319      	adds	r3, #25
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8009aca:	78fa      	ldrb	r2, [r7, #3]
 8009acc:	6879      	ldr	r1, [r7, #4]
 8009ace:	4613      	mov	r3, r2
 8009ad0:	011b      	lsls	r3, r3, #4
 8009ad2:	1a9b      	subs	r3, r3, r2
 8009ad4:	009b      	lsls	r3, r3, #2
 8009ad6:	440b      	add	r3, r1
 8009ad8:	3344      	adds	r3, #68	@ 0x44
 8009ada:	2200      	movs	r2, #0
 8009adc:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	78fa      	ldrb	r2, [r7, #3]
 8009ae4:	4611      	mov	r1, r2
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	f002 fecd 	bl	800c886 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009aec:	78fb      	ldrb	r3, [r7, #3]
 8009aee:	015a      	lsls	r2, r3, #5
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	4413      	add	r3, r2
 8009af4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009af8:	461a      	mov	r2, r3
 8009afa:	2340      	movs	r3, #64	@ 0x40
 8009afc:	6093      	str	r3, [r2, #8]
 8009afe:	e31f      	b.n	800a140 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	78fa      	ldrb	r2, [r7, #3]
 8009b06:	4611      	mov	r1, r2
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f002 f919 	bl	800bd40 <USB_ReadChInterrupts>
 8009b0e:	4603      	mov	r3, r0
 8009b10:	f003 0308 	and.w	r3, r3, #8
 8009b14:	2b08      	cmp	r3, #8
 8009b16:	d11a      	bne.n	8009b4e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8009b18:	78fb      	ldrb	r3, [r7, #3]
 8009b1a:	015a      	lsls	r2, r3, #5
 8009b1c:	693b      	ldr	r3, [r7, #16]
 8009b1e:	4413      	add	r3, r2
 8009b20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b24:	461a      	mov	r2, r3
 8009b26:	2308      	movs	r3, #8
 8009b28:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8009b2a:	78fa      	ldrb	r2, [r7, #3]
 8009b2c:	6879      	ldr	r1, [r7, #4]
 8009b2e:	4613      	mov	r3, r2
 8009b30:	011b      	lsls	r3, r3, #4
 8009b32:	1a9b      	subs	r3, r3, r2
 8009b34:	009b      	lsls	r3, r3, #2
 8009b36:	440b      	add	r3, r1
 8009b38:	334d      	adds	r3, #77	@ 0x4d
 8009b3a:	2206      	movs	r2, #6
 8009b3c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	78fa      	ldrb	r2, [r7, #3]
 8009b44:	4611      	mov	r1, r2
 8009b46:	4618      	mov	r0, r3
 8009b48:	f002 fe9d 	bl	800c886 <USB_HC_Halt>
 8009b4c:	e2f8      	b.n	800a140 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	78fa      	ldrb	r2, [r7, #3]
 8009b54:	4611      	mov	r1, r2
 8009b56:	4618      	mov	r0, r3
 8009b58:	f002 f8f2 	bl	800bd40 <USB_ReadChInterrupts>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	f003 0310 	and.w	r3, r3, #16
 8009b62:	2b10      	cmp	r3, #16
 8009b64:	d144      	bne.n	8009bf0 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8009b66:	78fa      	ldrb	r2, [r7, #3]
 8009b68:	6879      	ldr	r1, [r7, #4]
 8009b6a:	4613      	mov	r3, r2
 8009b6c:	011b      	lsls	r3, r3, #4
 8009b6e:	1a9b      	subs	r3, r3, r2
 8009b70:	009b      	lsls	r3, r3, #2
 8009b72:	440b      	add	r3, r1
 8009b74:	3344      	adds	r3, #68	@ 0x44
 8009b76:	2200      	movs	r2, #0
 8009b78:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8009b7a:	78fa      	ldrb	r2, [r7, #3]
 8009b7c:	6879      	ldr	r1, [r7, #4]
 8009b7e:	4613      	mov	r3, r2
 8009b80:	011b      	lsls	r3, r3, #4
 8009b82:	1a9b      	subs	r3, r3, r2
 8009b84:	009b      	lsls	r3, r3, #2
 8009b86:	440b      	add	r3, r1
 8009b88:	334d      	adds	r3, #77	@ 0x4d
 8009b8a:	2204      	movs	r2, #4
 8009b8c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8009b8e:	78fa      	ldrb	r2, [r7, #3]
 8009b90:	6879      	ldr	r1, [r7, #4]
 8009b92:	4613      	mov	r3, r2
 8009b94:	011b      	lsls	r3, r3, #4
 8009b96:	1a9b      	subs	r3, r3, r2
 8009b98:	009b      	lsls	r3, r3, #2
 8009b9a:	440b      	add	r3, r1
 8009b9c:	3319      	adds	r3, #25
 8009b9e:	781b      	ldrb	r3, [r3, #0]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d114      	bne.n	8009bce <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8009ba4:	78fa      	ldrb	r2, [r7, #3]
 8009ba6:	6879      	ldr	r1, [r7, #4]
 8009ba8:	4613      	mov	r3, r2
 8009baa:	011b      	lsls	r3, r3, #4
 8009bac:	1a9b      	subs	r3, r3, r2
 8009bae:	009b      	lsls	r3, r3, #2
 8009bb0:	440b      	add	r3, r1
 8009bb2:	3318      	adds	r3, #24
 8009bb4:	781b      	ldrb	r3, [r3, #0]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d109      	bne.n	8009bce <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8009bba:	78fa      	ldrb	r2, [r7, #3]
 8009bbc:	6879      	ldr	r1, [r7, #4]
 8009bbe:	4613      	mov	r3, r2
 8009bc0:	011b      	lsls	r3, r3, #4
 8009bc2:	1a9b      	subs	r3, r3, r2
 8009bc4:	009b      	lsls	r3, r3, #2
 8009bc6:	440b      	add	r3, r1
 8009bc8:	3319      	adds	r3, #25
 8009bca:	2201      	movs	r2, #1
 8009bcc:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	78fa      	ldrb	r2, [r7, #3]
 8009bd4:	4611      	mov	r1, r2
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f002 fe55 	bl	800c886 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8009bdc:	78fb      	ldrb	r3, [r7, #3]
 8009bde:	015a      	lsls	r2, r3, #5
 8009be0:	693b      	ldr	r3, [r7, #16]
 8009be2:	4413      	add	r3, r2
 8009be4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009be8:	461a      	mov	r2, r3
 8009bea:	2310      	movs	r3, #16
 8009bec:	6093      	str	r3, [r2, #8]
 8009bee:	e2a7      	b.n	800a140 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	78fa      	ldrb	r2, [r7, #3]
 8009bf6:	4611      	mov	r1, r2
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	f002 f8a1 	bl	800bd40 <USB_ReadChInterrupts>
 8009bfe:	4603      	mov	r3, r0
 8009c00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c04:	2b80      	cmp	r3, #128	@ 0x80
 8009c06:	f040 8083 	bne.w	8009d10 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	799b      	ldrb	r3, [r3, #6]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d111      	bne.n	8009c36 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8009c12:	78fa      	ldrb	r2, [r7, #3]
 8009c14:	6879      	ldr	r1, [r7, #4]
 8009c16:	4613      	mov	r3, r2
 8009c18:	011b      	lsls	r3, r3, #4
 8009c1a:	1a9b      	subs	r3, r3, r2
 8009c1c:	009b      	lsls	r3, r3, #2
 8009c1e:	440b      	add	r3, r1
 8009c20:	334d      	adds	r3, #77	@ 0x4d
 8009c22:	2207      	movs	r2, #7
 8009c24:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	78fa      	ldrb	r2, [r7, #3]
 8009c2c:	4611      	mov	r1, r2
 8009c2e:	4618      	mov	r0, r3
 8009c30:	f002 fe29 	bl	800c886 <USB_HC_Halt>
 8009c34:	e062      	b.n	8009cfc <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8009c36:	78fa      	ldrb	r2, [r7, #3]
 8009c38:	6879      	ldr	r1, [r7, #4]
 8009c3a:	4613      	mov	r3, r2
 8009c3c:	011b      	lsls	r3, r3, #4
 8009c3e:	1a9b      	subs	r3, r3, r2
 8009c40:	009b      	lsls	r3, r3, #2
 8009c42:	440b      	add	r3, r1
 8009c44:	3344      	adds	r3, #68	@ 0x44
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	1c59      	adds	r1, r3, #1
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	4613      	mov	r3, r2
 8009c4e:	011b      	lsls	r3, r3, #4
 8009c50:	1a9b      	subs	r3, r3, r2
 8009c52:	009b      	lsls	r3, r3, #2
 8009c54:	4403      	add	r3, r0
 8009c56:	3344      	adds	r3, #68	@ 0x44
 8009c58:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009c5a:	78fa      	ldrb	r2, [r7, #3]
 8009c5c:	6879      	ldr	r1, [r7, #4]
 8009c5e:	4613      	mov	r3, r2
 8009c60:	011b      	lsls	r3, r3, #4
 8009c62:	1a9b      	subs	r3, r3, r2
 8009c64:	009b      	lsls	r3, r3, #2
 8009c66:	440b      	add	r3, r1
 8009c68:	3344      	adds	r3, #68	@ 0x44
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	2b02      	cmp	r3, #2
 8009c6e:	d922      	bls.n	8009cb6 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009c70:	78fa      	ldrb	r2, [r7, #3]
 8009c72:	6879      	ldr	r1, [r7, #4]
 8009c74:	4613      	mov	r3, r2
 8009c76:	011b      	lsls	r3, r3, #4
 8009c78:	1a9b      	subs	r3, r3, r2
 8009c7a:	009b      	lsls	r3, r3, #2
 8009c7c:	440b      	add	r3, r1
 8009c7e:	3344      	adds	r3, #68	@ 0x44
 8009c80:	2200      	movs	r2, #0
 8009c82:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009c84:	78fa      	ldrb	r2, [r7, #3]
 8009c86:	6879      	ldr	r1, [r7, #4]
 8009c88:	4613      	mov	r3, r2
 8009c8a:	011b      	lsls	r3, r3, #4
 8009c8c:	1a9b      	subs	r3, r3, r2
 8009c8e:	009b      	lsls	r3, r3, #2
 8009c90:	440b      	add	r3, r1
 8009c92:	334c      	adds	r3, #76	@ 0x4c
 8009c94:	2204      	movs	r2, #4
 8009c96:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009c98:	78fa      	ldrb	r2, [r7, #3]
 8009c9a:	6879      	ldr	r1, [r7, #4]
 8009c9c:	4613      	mov	r3, r2
 8009c9e:	011b      	lsls	r3, r3, #4
 8009ca0:	1a9b      	subs	r3, r3, r2
 8009ca2:	009b      	lsls	r3, r3, #2
 8009ca4:	440b      	add	r3, r1
 8009ca6:	334c      	adds	r3, #76	@ 0x4c
 8009ca8:	781a      	ldrb	r2, [r3, #0]
 8009caa:	78fb      	ldrb	r3, [r7, #3]
 8009cac:	4619      	mov	r1, r3
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f005 f942 	bl	800ef38 <HAL_HCD_HC_NotifyURBChange_Callback>
 8009cb4:	e022      	b.n	8009cfc <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009cb6:	78fa      	ldrb	r2, [r7, #3]
 8009cb8:	6879      	ldr	r1, [r7, #4]
 8009cba:	4613      	mov	r3, r2
 8009cbc:	011b      	lsls	r3, r3, #4
 8009cbe:	1a9b      	subs	r3, r3, r2
 8009cc0:	009b      	lsls	r3, r3, #2
 8009cc2:	440b      	add	r3, r1
 8009cc4:	334c      	adds	r3, #76	@ 0x4c
 8009cc6:	2202      	movs	r2, #2
 8009cc8:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009cca:	78fb      	ldrb	r3, [r7, #3]
 8009ccc:	015a      	lsls	r2, r3, #5
 8009cce:	693b      	ldr	r3, [r7, #16]
 8009cd0:	4413      	add	r3, r2
 8009cd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009ce0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009ce8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009cea:	78fb      	ldrb	r3, [r7, #3]
 8009cec:	015a      	lsls	r2, r3, #5
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	4413      	add	r3, r2
 8009cf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cf6:	461a      	mov	r2, r3
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8009cfc:	78fb      	ldrb	r3, [r7, #3]
 8009cfe:	015a      	lsls	r2, r3, #5
 8009d00:	693b      	ldr	r3, [r7, #16]
 8009d02:	4413      	add	r3, r2
 8009d04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d08:	461a      	mov	r2, r3
 8009d0a:	2380      	movs	r3, #128	@ 0x80
 8009d0c:	6093      	str	r3, [r2, #8]
 8009d0e:	e217      	b.n	800a140 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	78fa      	ldrb	r2, [r7, #3]
 8009d16:	4611      	mov	r1, r2
 8009d18:	4618      	mov	r0, r3
 8009d1a:	f002 f811 	bl	800bd40 <USB_ReadChInterrupts>
 8009d1e:	4603      	mov	r3, r0
 8009d20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d28:	d11b      	bne.n	8009d62 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8009d2a:	78fa      	ldrb	r2, [r7, #3]
 8009d2c:	6879      	ldr	r1, [r7, #4]
 8009d2e:	4613      	mov	r3, r2
 8009d30:	011b      	lsls	r3, r3, #4
 8009d32:	1a9b      	subs	r3, r3, r2
 8009d34:	009b      	lsls	r3, r3, #2
 8009d36:	440b      	add	r3, r1
 8009d38:	334d      	adds	r3, #77	@ 0x4d
 8009d3a:	2209      	movs	r2, #9
 8009d3c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	78fa      	ldrb	r2, [r7, #3]
 8009d44:	4611      	mov	r1, r2
 8009d46:	4618      	mov	r0, r3
 8009d48:	f002 fd9d 	bl	800c886 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8009d4c:	78fb      	ldrb	r3, [r7, #3]
 8009d4e:	015a      	lsls	r2, r3, #5
 8009d50:	693b      	ldr	r3, [r7, #16]
 8009d52:	4413      	add	r3, r2
 8009d54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d58:	461a      	mov	r2, r3
 8009d5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d5e:	6093      	str	r3, [r2, #8]
 8009d60:	e1ee      	b.n	800a140 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	78fa      	ldrb	r2, [r7, #3]
 8009d68:	4611      	mov	r1, r2
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	f001 ffe8 	bl	800bd40 <USB_ReadChInterrupts>
 8009d70:	4603      	mov	r3, r0
 8009d72:	f003 0302 	and.w	r3, r3, #2
 8009d76:	2b02      	cmp	r3, #2
 8009d78:	f040 81df 	bne.w	800a13a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8009d7c:	78fb      	ldrb	r3, [r7, #3]
 8009d7e:	015a      	lsls	r2, r3, #5
 8009d80:	693b      	ldr	r3, [r7, #16]
 8009d82:	4413      	add	r3, r2
 8009d84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d88:	461a      	mov	r2, r3
 8009d8a:	2302      	movs	r3, #2
 8009d8c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8009d8e:	78fa      	ldrb	r2, [r7, #3]
 8009d90:	6879      	ldr	r1, [r7, #4]
 8009d92:	4613      	mov	r3, r2
 8009d94:	011b      	lsls	r3, r3, #4
 8009d96:	1a9b      	subs	r3, r3, r2
 8009d98:	009b      	lsls	r3, r3, #2
 8009d9a:	440b      	add	r3, r1
 8009d9c:	334d      	adds	r3, #77	@ 0x4d
 8009d9e:	781b      	ldrb	r3, [r3, #0]
 8009da0:	2b01      	cmp	r3, #1
 8009da2:	f040 8093 	bne.w	8009ecc <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009da6:	78fa      	ldrb	r2, [r7, #3]
 8009da8:	6879      	ldr	r1, [r7, #4]
 8009daa:	4613      	mov	r3, r2
 8009dac:	011b      	lsls	r3, r3, #4
 8009dae:	1a9b      	subs	r3, r3, r2
 8009db0:	009b      	lsls	r3, r3, #2
 8009db2:	440b      	add	r3, r1
 8009db4:	334d      	adds	r3, #77	@ 0x4d
 8009db6:	2202      	movs	r2, #2
 8009db8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8009dba:	78fa      	ldrb	r2, [r7, #3]
 8009dbc:	6879      	ldr	r1, [r7, #4]
 8009dbe:	4613      	mov	r3, r2
 8009dc0:	011b      	lsls	r3, r3, #4
 8009dc2:	1a9b      	subs	r3, r3, r2
 8009dc4:	009b      	lsls	r3, r3, #2
 8009dc6:	440b      	add	r3, r1
 8009dc8:	334c      	adds	r3, #76	@ 0x4c
 8009dca:	2201      	movs	r2, #1
 8009dcc:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009dce:	78fa      	ldrb	r2, [r7, #3]
 8009dd0:	6879      	ldr	r1, [r7, #4]
 8009dd2:	4613      	mov	r3, r2
 8009dd4:	011b      	lsls	r3, r3, #4
 8009dd6:	1a9b      	subs	r3, r3, r2
 8009dd8:	009b      	lsls	r3, r3, #2
 8009dda:	440b      	add	r3, r1
 8009ddc:	3326      	adds	r3, #38	@ 0x26
 8009dde:	781b      	ldrb	r3, [r3, #0]
 8009de0:	2b02      	cmp	r3, #2
 8009de2:	d00b      	beq.n	8009dfc <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8009de4:	78fa      	ldrb	r2, [r7, #3]
 8009de6:	6879      	ldr	r1, [r7, #4]
 8009de8:	4613      	mov	r3, r2
 8009dea:	011b      	lsls	r3, r3, #4
 8009dec:	1a9b      	subs	r3, r3, r2
 8009dee:	009b      	lsls	r3, r3, #2
 8009df0:	440b      	add	r3, r1
 8009df2:	3326      	adds	r3, #38	@ 0x26
 8009df4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009df6:	2b03      	cmp	r3, #3
 8009df8:	f040 8190 	bne.w	800a11c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	799b      	ldrb	r3, [r3, #6]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d115      	bne.n	8009e30 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8009e04:	78fa      	ldrb	r2, [r7, #3]
 8009e06:	6879      	ldr	r1, [r7, #4]
 8009e08:	4613      	mov	r3, r2
 8009e0a:	011b      	lsls	r3, r3, #4
 8009e0c:	1a9b      	subs	r3, r3, r2
 8009e0e:	009b      	lsls	r3, r3, #2
 8009e10:	440b      	add	r3, r1
 8009e12:	333d      	adds	r3, #61	@ 0x3d
 8009e14:	781b      	ldrb	r3, [r3, #0]
 8009e16:	78fa      	ldrb	r2, [r7, #3]
 8009e18:	f083 0301 	eor.w	r3, r3, #1
 8009e1c:	b2d8      	uxtb	r0, r3
 8009e1e:	6879      	ldr	r1, [r7, #4]
 8009e20:	4613      	mov	r3, r2
 8009e22:	011b      	lsls	r3, r3, #4
 8009e24:	1a9b      	subs	r3, r3, r2
 8009e26:	009b      	lsls	r3, r3, #2
 8009e28:	440b      	add	r3, r1
 8009e2a:	333d      	adds	r3, #61	@ 0x3d
 8009e2c:	4602      	mov	r2, r0
 8009e2e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	799b      	ldrb	r3, [r3, #6]
 8009e34:	2b01      	cmp	r3, #1
 8009e36:	f040 8171 	bne.w	800a11c <HCD_HC_OUT_IRQHandler+0x954>
 8009e3a:	78fa      	ldrb	r2, [r7, #3]
 8009e3c:	6879      	ldr	r1, [r7, #4]
 8009e3e:	4613      	mov	r3, r2
 8009e40:	011b      	lsls	r3, r3, #4
 8009e42:	1a9b      	subs	r3, r3, r2
 8009e44:	009b      	lsls	r3, r3, #2
 8009e46:	440b      	add	r3, r1
 8009e48:	3334      	adds	r3, #52	@ 0x34
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	f000 8165 	beq.w	800a11c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8009e52:	78fa      	ldrb	r2, [r7, #3]
 8009e54:	6879      	ldr	r1, [r7, #4]
 8009e56:	4613      	mov	r3, r2
 8009e58:	011b      	lsls	r3, r3, #4
 8009e5a:	1a9b      	subs	r3, r3, r2
 8009e5c:	009b      	lsls	r3, r3, #2
 8009e5e:	440b      	add	r3, r1
 8009e60:	3334      	adds	r3, #52	@ 0x34
 8009e62:	6819      	ldr	r1, [r3, #0]
 8009e64:	78fa      	ldrb	r2, [r7, #3]
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	4613      	mov	r3, r2
 8009e6a:	011b      	lsls	r3, r3, #4
 8009e6c:	1a9b      	subs	r3, r3, r2
 8009e6e:	009b      	lsls	r3, r3, #2
 8009e70:	4403      	add	r3, r0
 8009e72:	3328      	adds	r3, #40	@ 0x28
 8009e74:	881b      	ldrh	r3, [r3, #0]
 8009e76:	440b      	add	r3, r1
 8009e78:	1e59      	subs	r1, r3, #1
 8009e7a:	78fa      	ldrb	r2, [r7, #3]
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	4613      	mov	r3, r2
 8009e80:	011b      	lsls	r3, r3, #4
 8009e82:	1a9b      	subs	r3, r3, r2
 8009e84:	009b      	lsls	r3, r3, #2
 8009e86:	4403      	add	r3, r0
 8009e88:	3328      	adds	r3, #40	@ 0x28
 8009e8a:	881b      	ldrh	r3, [r3, #0]
 8009e8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8009e90:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	f003 0301 	and.w	r3, r3, #1
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	f000 813f 	beq.w	800a11c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8009e9e:	78fa      	ldrb	r2, [r7, #3]
 8009ea0:	6879      	ldr	r1, [r7, #4]
 8009ea2:	4613      	mov	r3, r2
 8009ea4:	011b      	lsls	r3, r3, #4
 8009ea6:	1a9b      	subs	r3, r3, r2
 8009ea8:	009b      	lsls	r3, r3, #2
 8009eaa:	440b      	add	r3, r1
 8009eac:	333d      	adds	r3, #61	@ 0x3d
 8009eae:	781b      	ldrb	r3, [r3, #0]
 8009eb0:	78fa      	ldrb	r2, [r7, #3]
 8009eb2:	f083 0301 	eor.w	r3, r3, #1
 8009eb6:	b2d8      	uxtb	r0, r3
 8009eb8:	6879      	ldr	r1, [r7, #4]
 8009eba:	4613      	mov	r3, r2
 8009ebc:	011b      	lsls	r3, r3, #4
 8009ebe:	1a9b      	subs	r3, r3, r2
 8009ec0:	009b      	lsls	r3, r3, #2
 8009ec2:	440b      	add	r3, r1
 8009ec4:	333d      	adds	r3, #61	@ 0x3d
 8009ec6:	4602      	mov	r2, r0
 8009ec8:	701a      	strb	r2, [r3, #0]
 8009eca:	e127      	b.n	800a11c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8009ecc:	78fa      	ldrb	r2, [r7, #3]
 8009ece:	6879      	ldr	r1, [r7, #4]
 8009ed0:	4613      	mov	r3, r2
 8009ed2:	011b      	lsls	r3, r3, #4
 8009ed4:	1a9b      	subs	r3, r3, r2
 8009ed6:	009b      	lsls	r3, r3, #2
 8009ed8:	440b      	add	r3, r1
 8009eda:	334d      	adds	r3, #77	@ 0x4d
 8009edc:	781b      	ldrb	r3, [r3, #0]
 8009ede:	2b03      	cmp	r3, #3
 8009ee0:	d120      	bne.n	8009f24 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009ee2:	78fa      	ldrb	r2, [r7, #3]
 8009ee4:	6879      	ldr	r1, [r7, #4]
 8009ee6:	4613      	mov	r3, r2
 8009ee8:	011b      	lsls	r3, r3, #4
 8009eea:	1a9b      	subs	r3, r3, r2
 8009eec:	009b      	lsls	r3, r3, #2
 8009eee:	440b      	add	r3, r1
 8009ef0:	334d      	adds	r3, #77	@ 0x4d
 8009ef2:	2202      	movs	r2, #2
 8009ef4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009ef6:	78fa      	ldrb	r2, [r7, #3]
 8009ef8:	6879      	ldr	r1, [r7, #4]
 8009efa:	4613      	mov	r3, r2
 8009efc:	011b      	lsls	r3, r3, #4
 8009efe:	1a9b      	subs	r3, r3, r2
 8009f00:	009b      	lsls	r3, r3, #2
 8009f02:	440b      	add	r3, r1
 8009f04:	331b      	adds	r3, #27
 8009f06:	781b      	ldrb	r3, [r3, #0]
 8009f08:	2b01      	cmp	r3, #1
 8009f0a:	f040 8107 	bne.w	800a11c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009f0e:	78fa      	ldrb	r2, [r7, #3]
 8009f10:	6879      	ldr	r1, [r7, #4]
 8009f12:	4613      	mov	r3, r2
 8009f14:	011b      	lsls	r3, r3, #4
 8009f16:	1a9b      	subs	r3, r3, r2
 8009f18:	009b      	lsls	r3, r3, #2
 8009f1a:	440b      	add	r3, r1
 8009f1c:	334c      	adds	r3, #76	@ 0x4c
 8009f1e:	2202      	movs	r2, #2
 8009f20:	701a      	strb	r2, [r3, #0]
 8009f22:	e0fb      	b.n	800a11c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8009f24:	78fa      	ldrb	r2, [r7, #3]
 8009f26:	6879      	ldr	r1, [r7, #4]
 8009f28:	4613      	mov	r3, r2
 8009f2a:	011b      	lsls	r3, r3, #4
 8009f2c:	1a9b      	subs	r3, r3, r2
 8009f2e:	009b      	lsls	r3, r3, #2
 8009f30:	440b      	add	r3, r1
 8009f32:	334d      	adds	r3, #77	@ 0x4d
 8009f34:	781b      	ldrb	r3, [r3, #0]
 8009f36:	2b04      	cmp	r3, #4
 8009f38:	d13a      	bne.n	8009fb0 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009f3a:	78fa      	ldrb	r2, [r7, #3]
 8009f3c:	6879      	ldr	r1, [r7, #4]
 8009f3e:	4613      	mov	r3, r2
 8009f40:	011b      	lsls	r3, r3, #4
 8009f42:	1a9b      	subs	r3, r3, r2
 8009f44:	009b      	lsls	r3, r3, #2
 8009f46:	440b      	add	r3, r1
 8009f48:	334d      	adds	r3, #77	@ 0x4d
 8009f4a:	2202      	movs	r2, #2
 8009f4c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009f4e:	78fa      	ldrb	r2, [r7, #3]
 8009f50:	6879      	ldr	r1, [r7, #4]
 8009f52:	4613      	mov	r3, r2
 8009f54:	011b      	lsls	r3, r3, #4
 8009f56:	1a9b      	subs	r3, r3, r2
 8009f58:	009b      	lsls	r3, r3, #2
 8009f5a:	440b      	add	r3, r1
 8009f5c:	334c      	adds	r3, #76	@ 0x4c
 8009f5e:	2202      	movs	r2, #2
 8009f60:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009f62:	78fa      	ldrb	r2, [r7, #3]
 8009f64:	6879      	ldr	r1, [r7, #4]
 8009f66:	4613      	mov	r3, r2
 8009f68:	011b      	lsls	r3, r3, #4
 8009f6a:	1a9b      	subs	r3, r3, r2
 8009f6c:	009b      	lsls	r3, r3, #2
 8009f6e:	440b      	add	r3, r1
 8009f70:	331b      	adds	r3, #27
 8009f72:	781b      	ldrb	r3, [r3, #0]
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	f040 80d1 	bne.w	800a11c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8009f7a:	78fa      	ldrb	r2, [r7, #3]
 8009f7c:	6879      	ldr	r1, [r7, #4]
 8009f7e:	4613      	mov	r3, r2
 8009f80:	011b      	lsls	r3, r3, #4
 8009f82:	1a9b      	subs	r3, r3, r2
 8009f84:	009b      	lsls	r3, r3, #2
 8009f86:	440b      	add	r3, r1
 8009f88:	331b      	adds	r3, #27
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009f8e:	78fb      	ldrb	r3, [r7, #3]
 8009f90:	015a      	lsls	r2, r3, #5
 8009f92:	693b      	ldr	r3, [r7, #16]
 8009f94:	4413      	add	r3, r2
 8009f96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f9a:	685b      	ldr	r3, [r3, #4]
 8009f9c:	78fa      	ldrb	r2, [r7, #3]
 8009f9e:	0151      	lsls	r1, r2, #5
 8009fa0:	693a      	ldr	r2, [r7, #16]
 8009fa2:	440a      	add	r2, r1
 8009fa4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009fa8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009fac:	6053      	str	r3, [r2, #4]
 8009fae:	e0b5      	b.n	800a11c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8009fb0:	78fa      	ldrb	r2, [r7, #3]
 8009fb2:	6879      	ldr	r1, [r7, #4]
 8009fb4:	4613      	mov	r3, r2
 8009fb6:	011b      	lsls	r3, r3, #4
 8009fb8:	1a9b      	subs	r3, r3, r2
 8009fba:	009b      	lsls	r3, r3, #2
 8009fbc:	440b      	add	r3, r1
 8009fbe:	334d      	adds	r3, #77	@ 0x4d
 8009fc0:	781b      	ldrb	r3, [r3, #0]
 8009fc2:	2b05      	cmp	r3, #5
 8009fc4:	d114      	bne.n	8009ff0 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009fc6:	78fa      	ldrb	r2, [r7, #3]
 8009fc8:	6879      	ldr	r1, [r7, #4]
 8009fca:	4613      	mov	r3, r2
 8009fcc:	011b      	lsls	r3, r3, #4
 8009fce:	1a9b      	subs	r3, r3, r2
 8009fd0:	009b      	lsls	r3, r3, #2
 8009fd2:	440b      	add	r3, r1
 8009fd4:	334d      	adds	r3, #77	@ 0x4d
 8009fd6:	2202      	movs	r2, #2
 8009fd8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8009fda:	78fa      	ldrb	r2, [r7, #3]
 8009fdc:	6879      	ldr	r1, [r7, #4]
 8009fde:	4613      	mov	r3, r2
 8009fe0:	011b      	lsls	r3, r3, #4
 8009fe2:	1a9b      	subs	r3, r3, r2
 8009fe4:	009b      	lsls	r3, r3, #2
 8009fe6:	440b      	add	r3, r1
 8009fe8:	334c      	adds	r3, #76	@ 0x4c
 8009fea:	2202      	movs	r2, #2
 8009fec:	701a      	strb	r2, [r3, #0]
 8009fee:	e095      	b.n	800a11c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009ff0:	78fa      	ldrb	r2, [r7, #3]
 8009ff2:	6879      	ldr	r1, [r7, #4]
 8009ff4:	4613      	mov	r3, r2
 8009ff6:	011b      	lsls	r3, r3, #4
 8009ff8:	1a9b      	subs	r3, r3, r2
 8009ffa:	009b      	lsls	r3, r3, #2
 8009ffc:	440b      	add	r3, r1
 8009ffe:	334d      	adds	r3, #77	@ 0x4d
 800a000:	781b      	ldrb	r3, [r3, #0]
 800a002:	2b06      	cmp	r3, #6
 800a004:	d114      	bne.n	800a030 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800a006:	78fa      	ldrb	r2, [r7, #3]
 800a008:	6879      	ldr	r1, [r7, #4]
 800a00a:	4613      	mov	r3, r2
 800a00c:	011b      	lsls	r3, r3, #4
 800a00e:	1a9b      	subs	r3, r3, r2
 800a010:	009b      	lsls	r3, r3, #2
 800a012:	440b      	add	r3, r1
 800a014:	334d      	adds	r3, #77	@ 0x4d
 800a016:	2202      	movs	r2, #2
 800a018:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800a01a:	78fa      	ldrb	r2, [r7, #3]
 800a01c:	6879      	ldr	r1, [r7, #4]
 800a01e:	4613      	mov	r3, r2
 800a020:	011b      	lsls	r3, r3, #4
 800a022:	1a9b      	subs	r3, r3, r2
 800a024:	009b      	lsls	r3, r3, #2
 800a026:	440b      	add	r3, r1
 800a028:	334c      	adds	r3, #76	@ 0x4c
 800a02a:	2205      	movs	r2, #5
 800a02c:	701a      	strb	r2, [r3, #0]
 800a02e:	e075      	b.n	800a11c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800a030:	78fa      	ldrb	r2, [r7, #3]
 800a032:	6879      	ldr	r1, [r7, #4]
 800a034:	4613      	mov	r3, r2
 800a036:	011b      	lsls	r3, r3, #4
 800a038:	1a9b      	subs	r3, r3, r2
 800a03a:	009b      	lsls	r3, r3, #2
 800a03c:	440b      	add	r3, r1
 800a03e:	334d      	adds	r3, #77	@ 0x4d
 800a040:	781b      	ldrb	r3, [r3, #0]
 800a042:	2b07      	cmp	r3, #7
 800a044:	d00a      	beq.n	800a05c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800a046:	78fa      	ldrb	r2, [r7, #3]
 800a048:	6879      	ldr	r1, [r7, #4]
 800a04a:	4613      	mov	r3, r2
 800a04c:	011b      	lsls	r3, r3, #4
 800a04e:	1a9b      	subs	r3, r3, r2
 800a050:	009b      	lsls	r3, r3, #2
 800a052:	440b      	add	r3, r1
 800a054:	334d      	adds	r3, #77	@ 0x4d
 800a056:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800a058:	2b09      	cmp	r3, #9
 800a05a:	d170      	bne.n	800a13e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800a05c:	78fa      	ldrb	r2, [r7, #3]
 800a05e:	6879      	ldr	r1, [r7, #4]
 800a060:	4613      	mov	r3, r2
 800a062:	011b      	lsls	r3, r3, #4
 800a064:	1a9b      	subs	r3, r3, r2
 800a066:	009b      	lsls	r3, r3, #2
 800a068:	440b      	add	r3, r1
 800a06a:	334d      	adds	r3, #77	@ 0x4d
 800a06c:	2202      	movs	r2, #2
 800a06e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800a070:	78fa      	ldrb	r2, [r7, #3]
 800a072:	6879      	ldr	r1, [r7, #4]
 800a074:	4613      	mov	r3, r2
 800a076:	011b      	lsls	r3, r3, #4
 800a078:	1a9b      	subs	r3, r3, r2
 800a07a:	009b      	lsls	r3, r3, #2
 800a07c:	440b      	add	r3, r1
 800a07e:	3344      	adds	r3, #68	@ 0x44
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	1c59      	adds	r1, r3, #1
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	4613      	mov	r3, r2
 800a088:	011b      	lsls	r3, r3, #4
 800a08a:	1a9b      	subs	r3, r3, r2
 800a08c:	009b      	lsls	r3, r3, #2
 800a08e:	4403      	add	r3, r0
 800a090:	3344      	adds	r3, #68	@ 0x44
 800a092:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800a094:	78fa      	ldrb	r2, [r7, #3]
 800a096:	6879      	ldr	r1, [r7, #4]
 800a098:	4613      	mov	r3, r2
 800a09a:	011b      	lsls	r3, r3, #4
 800a09c:	1a9b      	subs	r3, r3, r2
 800a09e:	009b      	lsls	r3, r3, #2
 800a0a0:	440b      	add	r3, r1
 800a0a2:	3344      	adds	r3, #68	@ 0x44
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	2b02      	cmp	r3, #2
 800a0a8:	d914      	bls.n	800a0d4 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800a0aa:	78fa      	ldrb	r2, [r7, #3]
 800a0ac:	6879      	ldr	r1, [r7, #4]
 800a0ae:	4613      	mov	r3, r2
 800a0b0:	011b      	lsls	r3, r3, #4
 800a0b2:	1a9b      	subs	r3, r3, r2
 800a0b4:	009b      	lsls	r3, r3, #2
 800a0b6:	440b      	add	r3, r1
 800a0b8:	3344      	adds	r3, #68	@ 0x44
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800a0be:	78fa      	ldrb	r2, [r7, #3]
 800a0c0:	6879      	ldr	r1, [r7, #4]
 800a0c2:	4613      	mov	r3, r2
 800a0c4:	011b      	lsls	r3, r3, #4
 800a0c6:	1a9b      	subs	r3, r3, r2
 800a0c8:	009b      	lsls	r3, r3, #2
 800a0ca:	440b      	add	r3, r1
 800a0cc:	334c      	adds	r3, #76	@ 0x4c
 800a0ce:	2204      	movs	r2, #4
 800a0d0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800a0d2:	e022      	b.n	800a11a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800a0d4:	78fa      	ldrb	r2, [r7, #3]
 800a0d6:	6879      	ldr	r1, [r7, #4]
 800a0d8:	4613      	mov	r3, r2
 800a0da:	011b      	lsls	r3, r3, #4
 800a0dc:	1a9b      	subs	r3, r3, r2
 800a0de:	009b      	lsls	r3, r3, #2
 800a0e0:	440b      	add	r3, r1
 800a0e2:	334c      	adds	r3, #76	@ 0x4c
 800a0e4:	2202      	movs	r2, #2
 800a0e6:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800a0e8:	78fb      	ldrb	r3, [r7, #3]
 800a0ea:	015a      	lsls	r2, r3, #5
 800a0ec:	693b      	ldr	r3, [r7, #16]
 800a0ee:	4413      	add	r3, r2
 800a0f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a0fe:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a106:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800a108:	78fb      	ldrb	r3, [r7, #3]
 800a10a:	015a      	lsls	r2, r3, #5
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	4413      	add	r3, r2
 800a110:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a114:	461a      	mov	r2, r3
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800a11a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800a11c:	78fa      	ldrb	r2, [r7, #3]
 800a11e:	6879      	ldr	r1, [r7, #4]
 800a120:	4613      	mov	r3, r2
 800a122:	011b      	lsls	r3, r3, #4
 800a124:	1a9b      	subs	r3, r3, r2
 800a126:	009b      	lsls	r3, r3, #2
 800a128:	440b      	add	r3, r1
 800a12a:	334c      	adds	r3, #76	@ 0x4c
 800a12c:	781a      	ldrb	r2, [r3, #0]
 800a12e:	78fb      	ldrb	r3, [r7, #3]
 800a130:	4619      	mov	r1, r3
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f004 ff00 	bl	800ef38 <HAL_HCD_HC_NotifyURBChange_Callback>
 800a138:	e002      	b.n	800a140 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800a13a:	bf00      	nop
 800a13c:	e000      	b.n	800a140 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800a13e:	bf00      	nop
  }
}
 800a140:	3718      	adds	r7, #24
 800a142:	46bd      	mov	sp, r7
 800a144:	bd80      	pop	{r7, pc}

0800a146 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800a146:	b580      	push	{r7, lr}
 800a148:	b08a      	sub	sp, #40	@ 0x28
 800a14a:	af00      	add	r7, sp, #0
 800a14c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a156:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	6a1b      	ldr	r3, [r3, #32]
 800a15e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800a160:	69fb      	ldr	r3, [r7, #28]
 800a162:	f003 030f 	and.w	r3, r3, #15
 800a166:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800a168:	69fb      	ldr	r3, [r7, #28]
 800a16a:	0c5b      	lsrs	r3, r3, #17
 800a16c:	f003 030f 	and.w	r3, r3, #15
 800a170:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a172:	69fb      	ldr	r3, [r7, #28]
 800a174:	091b      	lsrs	r3, r3, #4
 800a176:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a17a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800a17c:	697b      	ldr	r3, [r7, #20]
 800a17e:	2b02      	cmp	r3, #2
 800a180:	d004      	beq.n	800a18c <HCD_RXQLVL_IRQHandler+0x46>
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	2b05      	cmp	r3, #5
 800a186:	f000 80b6 	beq.w	800a2f6 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800a18a:	e0b7      	b.n	800a2fc <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	f000 80b3 	beq.w	800a2fa <HCD_RXQLVL_IRQHandler+0x1b4>
 800a194:	6879      	ldr	r1, [r7, #4]
 800a196:	69ba      	ldr	r2, [r7, #24]
 800a198:	4613      	mov	r3, r2
 800a19a:	011b      	lsls	r3, r3, #4
 800a19c:	1a9b      	subs	r3, r3, r2
 800a19e:	009b      	lsls	r3, r3, #2
 800a1a0:	440b      	add	r3, r1
 800a1a2:	332c      	adds	r3, #44	@ 0x2c
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	f000 80a7 	beq.w	800a2fa <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 800a1ac:	6879      	ldr	r1, [r7, #4]
 800a1ae:	69ba      	ldr	r2, [r7, #24]
 800a1b0:	4613      	mov	r3, r2
 800a1b2:	011b      	lsls	r3, r3, #4
 800a1b4:	1a9b      	subs	r3, r3, r2
 800a1b6:	009b      	lsls	r3, r3, #2
 800a1b8:	440b      	add	r3, r1
 800a1ba:	3338      	adds	r3, #56	@ 0x38
 800a1bc:	681a      	ldr	r2, [r3, #0]
 800a1be:	693b      	ldr	r3, [r7, #16]
 800a1c0:	18d1      	adds	r1, r2, r3
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	69ba      	ldr	r2, [r7, #24]
 800a1c6:	4613      	mov	r3, r2
 800a1c8:	011b      	lsls	r3, r3, #4
 800a1ca:	1a9b      	subs	r3, r3, r2
 800a1cc:	009b      	lsls	r3, r3, #2
 800a1ce:	4403      	add	r3, r0
 800a1d0:	3334      	adds	r3, #52	@ 0x34
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	4299      	cmp	r1, r3
 800a1d6:	f200 8083 	bhi.w	800a2e0 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6818      	ldr	r0, [r3, #0]
 800a1de:	6879      	ldr	r1, [r7, #4]
 800a1e0:	69ba      	ldr	r2, [r7, #24]
 800a1e2:	4613      	mov	r3, r2
 800a1e4:	011b      	lsls	r3, r3, #4
 800a1e6:	1a9b      	subs	r3, r3, r2
 800a1e8:	009b      	lsls	r3, r3, #2
 800a1ea:	440b      	add	r3, r1
 800a1ec:	332c      	adds	r3, #44	@ 0x2c
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	693a      	ldr	r2, [r7, #16]
 800a1f2:	b292      	uxth	r2, r2
 800a1f4:	4619      	mov	r1, r3
 800a1f6:	f001 fd38 	bl	800bc6a <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800a1fa:	6879      	ldr	r1, [r7, #4]
 800a1fc:	69ba      	ldr	r2, [r7, #24]
 800a1fe:	4613      	mov	r3, r2
 800a200:	011b      	lsls	r3, r3, #4
 800a202:	1a9b      	subs	r3, r3, r2
 800a204:	009b      	lsls	r3, r3, #2
 800a206:	440b      	add	r3, r1
 800a208:	332c      	adds	r3, #44	@ 0x2c
 800a20a:	681a      	ldr	r2, [r3, #0]
 800a20c:	693b      	ldr	r3, [r7, #16]
 800a20e:	18d1      	adds	r1, r2, r3
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	69ba      	ldr	r2, [r7, #24]
 800a214:	4613      	mov	r3, r2
 800a216:	011b      	lsls	r3, r3, #4
 800a218:	1a9b      	subs	r3, r3, r2
 800a21a:	009b      	lsls	r3, r3, #2
 800a21c:	4403      	add	r3, r0
 800a21e:	332c      	adds	r3, #44	@ 0x2c
 800a220:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800a222:	6879      	ldr	r1, [r7, #4]
 800a224:	69ba      	ldr	r2, [r7, #24]
 800a226:	4613      	mov	r3, r2
 800a228:	011b      	lsls	r3, r3, #4
 800a22a:	1a9b      	subs	r3, r3, r2
 800a22c:	009b      	lsls	r3, r3, #2
 800a22e:	440b      	add	r3, r1
 800a230:	3338      	adds	r3, #56	@ 0x38
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	693b      	ldr	r3, [r7, #16]
 800a236:	18d1      	adds	r1, r2, r3
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	69ba      	ldr	r2, [r7, #24]
 800a23c:	4613      	mov	r3, r2
 800a23e:	011b      	lsls	r3, r3, #4
 800a240:	1a9b      	subs	r3, r3, r2
 800a242:	009b      	lsls	r3, r3, #2
 800a244:	4403      	add	r3, r0
 800a246:	3338      	adds	r3, #56	@ 0x38
 800a248:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800a24a:	69bb      	ldr	r3, [r7, #24]
 800a24c:	015a      	lsls	r2, r3, #5
 800a24e:	6a3b      	ldr	r3, [r7, #32]
 800a250:	4413      	add	r3, r2
 800a252:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a256:	691b      	ldr	r3, [r3, #16]
 800a258:	0cdb      	lsrs	r3, r3, #19
 800a25a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a25e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800a260:	6879      	ldr	r1, [r7, #4]
 800a262:	69ba      	ldr	r2, [r7, #24]
 800a264:	4613      	mov	r3, r2
 800a266:	011b      	lsls	r3, r3, #4
 800a268:	1a9b      	subs	r3, r3, r2
 800a26a:	009b      	lsls	r3, r3, #2
 800a26c:	440b      	add	r3, r1
 800a26e:	3328      	adds	r3, #40	@ 0x28
 800a270:	881b      	ldrh	r3, [r3, #0]
 800a272:	461a      	mov	r2, r3
 800a274:	693b      	ldr	r3, [r7, #16]
 800a276:	4293      	cmp	r3, r2
 800a278:	d13f      	bne.n	800a2fa <HCD_RXQLVL_IRQHandler+0x1b4>
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d03c      	beq.n	800a2fa <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800a280:	69bb      	ldr	r3, [r7, #24]
 800a282:	015a      	lsls	r2, r3, #5
 800a284:	6a3b      	ldr	r3, [r7, #32]
 800a286:	4413      	add	r3, r2
 800a288:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a296:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a29e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800a2a0:	69bb      	ldr	r3, [r7, #24]
 800a2a2:	015a      	lsls	r2, r3, #5
 800a2a4:	6a3b      	ldr	r3, [r7, #32]
 800a2a6:	4413      	add	r3, r2
 800a2a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a2ac:	461a      	mov	r2, r3
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800a2b2:	6879      	ldr	r1, [r7, #4]
 800a2b4:	69ba      	ldr	r2, [r7, #24]
 800a2b6:	4613      	mov	r3, r2
 800a2b8:	011b      	lsls	r3, r3, #4
 800a2ba:	1a9b      	subs	r3, r3, r2
 800a2bc:	009b      	lsls	r3, r3, #2
 800a2be:	440b      	add	r3, r1
 800a2c0:	333c      	adds	r3, #60	@ 0x3c
 800a2c2:	781b      	ldrb	r3, [r3, #0]
 800a2c4:	f083 0301 	eor.w	r3, r3, #1
 800a2c8:	b2d8      	uxtb	r0, r3
 800a2ca:	6879      	ldr	r1, [r7, #4]
 800a2cc:	69ba      	ldr	r2, [r7, #24]
 800a2ce:	4613      	mov	r3, r2
 800a2d0:	011b      	lsls	r3, r3, #4
 800a2d2:	1a9b      	subs	r3, r3, r2
 800a2d4:	009b      	lsls	r3, r3, #2
 800a2d6:	440b      	add	r3, r1
 800a2d8:	333c      	adds	r3, #60	@ 0x3c
 800a2da:	4602      	mov	r2, r0
 800a2dc:	701a      	strb	r2, [r3, #0]
      break;
 800a2de:	e00c      	b.n	800a2fa <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800a2e0:	6879      	ldr	r1, [r7, #4]
 800a2e2:	69ba      	ldr	r2, [r7, #24]
 800a2e4:	4613      	mov	r3, r2
 800a2e6:	011b      	lsls	r3, r3, #4
 800a2e8:	1a9b      	subs	r3, r3, r2
 800a2ea:	009b      	lsls	r3, r3, #2
 800a2ec:	440b      	add	r3, r1
 800a2ee:	334c      	adds	r3, #76	@ 0x4c
 800a2f0:	2204      	movs	r2, #4
 800a2f2:	701a      	strb	r2, [r3, #0]
      break;
 800a2f4:	e001      	b.n	800a2fa <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800a2f6:	bf00      	nop
 800a2f8:	e000      	b.n	800a2fc <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800a2fa:	bf00      	nop
  }
}
 800a2fc:	bf00      	nop
 800a2fe:	3728      	adds	r7, #40	@ 0x28
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}

0800a304 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b086      	sub	sp, #24
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a312:	697b      	ldr	r3, [r7, #20]
 800a314:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800a316:	693b      	ldr	r3, [r7, #16]
 800a318:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800a32a:	68bb      	ldr	r3, [r7, #8]
 800a32c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800a330:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	f003 0302 	and.w	r3, r3, #2
 800a338:	2b02      	cmp	r3, #2
 800a33a:	d10b      	bne.n	800a354 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	f003 0301 	and.w	r3, r3, #1
 800a342:	2b01      	cmp	r3, #1
 800a344:	d102      	bne.n	800a34c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	f004 fdda 	bl	800ef00 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800a34c:	68bb      	ldr	r3, [r7, #8]
 800a34e:	f043 0302 	orr.w	r3, r3, #2
 800a352:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	f003 0308 	and.w	r3, r3, #8
 800a35a:	2b08      	cmp	r3, #8
 800a35c:	d132      	bne.n	800a3c4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800a35e:	68bb      	ldr	r3, [r7, #8]
 800a360:	f043 0308 	orr.w	r3, r3, #8
 800a364:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	f003 0304 	and.w	r3, r3, #4
 800a36c:	2b04      	cmp	r3, #4
 800a36e:	d126      	bne.n	800a3be <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	7a5b      	ldrb	r3, [r3, #9]
 800a374:	2b02      	cmp	r3, #2
 800a376:	d113      	bne.n	800a3a0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800a37e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a382:	d106      	bne.n	800a392 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	2102      	movs	r1, #2
 800a38a:	4618      	mov	r0, r3
 800a38c:	f001 fdfc 	bl	800bf88 <USB_InitFSLSPClkSel>
 800a390:	e011      	b.n	800a3b6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	2101      	movs	r1, #1
 800a398:	4618      	mov	r0, r3
 800a39a:	f001 fdf5 	bl	800bf88 <USB_InitFSLSPClkSel>
 800a39e:	e00a      	b.n	800a3b6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	79db      	ldrb	r3, [r3, #7]
 800a3a4:	2b01      	cmp	r3, #1
 800a3a6:	d106      	bne.n	800a3b6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800a3a8:	693b      	ldr	r3, [r7, #16]
 800a3aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a3ae:	461a      	mov	r2, r3
 800a3b0:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800a3b4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f004 fdcc 	bl	800ef54 <HAL_HCD_PortEnabled_Callback>
 800a3bc:	e002      	b.n	800a3c4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f004 fdd6 	bl	800ef70 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	f003 0320 	and.w	r3, r3, #32
 800a3ca:	2b20      	cmp	r3, #32
 800a3cc:	d103      	bne.n	800a3d6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	f043 0320 	orr.w	r3, r3, #32
 800a3d4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800a3d6:	693b      	ldr	r3, [r7, #16]
 800a3d8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a3dc:	461a      	mov	r2, r3
 800a3de:	68bb      	ldr	r3, [r7, #8]
 800a3e0:	6013      	str	r3, [r2, #0]
}
 800a3e2:	bf00      	nop
 800a3e4:	3718      	adds	r7, #24
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	bd80      	pop	{r7, pc}
	...

0800a3ec <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b088      	sub	sp, #32
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d101      	bne.n	800a3fe <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	e128      	b.n	800a650 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a404:	b2db      	uxtb	r3, r3
 800a406:	2b00      	cmp	r3, #0
 800a408:	d109      	bne.n	800a41e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	2200      	movs	r2, #0
 800a40e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	4a90      	ldr	r2, [pc, #576]	@ (800a658 <HAL_I2S_Init+0x26c>)
 800a416:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f7fb ffbd 	bl	8006398 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2202      	movs	r2, #2
 800a422:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	69db      	ldr	r3, [r3, #28]
 800a42c:	687a      	ldr	r2, [r7, #4]
 800a42e:	6812      	ldr	r2, [r2, #0]
 800a430:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800a434:	f023 030f 	bic.w	r3, r3, #15
 800a438:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	2202      	movs	r2, #2
 800a440:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	695b      	ldr	r3, [r3, #20]
 800a446:	2b02      	cmp	r3, #2
 800a448:	d060      	beq.n	800a50c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	68db      	ldr	r3, [r3, #12]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d102      	bne.n	800a458 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800a452:	2310      	movs	r3, #16
 800a454:	617b      	str	r3, [r7, #20]
 800a456:	e001      	b.n	800a45c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800a458:	2320      	movs	r3, #32
 800a45a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	689b      	ldr	r3, [r3, #8]
 800a460:	2b20      	cmp	r3, #32
 800a462:	d802      	bhi.n	800a46a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800a464:	697b      	ldr	r3, [r7, #20]
 800a466:	005b      	lsls	r3, r3, #1
 800a468:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800a46a:	2001      	movs	r0, #1
 800a46c:	f001 f9a4 	bl	800b7b8 <HAL_RCCEx_GetPeriphCLKFreq>
 800a470:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	691b      	ldr	r3, [r3, #16]
 800a476:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a47a:	d125      	bne.n	800a4c8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	68db      	ldr	r3, [r3, #12]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d010      	beq.n	800a4a6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a484:	697b      	ldr	r3, [r7, #20]
 800a486:	009b      	lsls	r3, r3, #2
 800a488:	68fa      	ldr	r2, [r7, #12]
 800a48a:	fbb2 f2f3 	udiv	r2, r2, r3
 800a48e:	4613      	mov	r3, r2
 800a490:	009b      	lsls	r3, r3, #2
 800a492:	4413      	add	r3, r2
 800a494:	005b      	lsls	r3, r3, #1
 800a496:	461a      	mov	r2, r3
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	695b      	ldr	r3, [r3, #20]
 800a49c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4a0:	3305      	adds	r3, #5
 800a4a2:	613b      	str	r3, [r7, #16]
 800a4a4:	e01f      	b.n	800a4e6 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	00db      	lsls	r3, r3, #3
 800a4aa:	68fa      	ldr	r2, [r7, #12]
 800a4ac:	fbb2 f2f3 	udiv	r2, r2, r3
 800a4b0:	4613      	mov	r3, r2
 800a4b2:	009b      	lsls	r3, r3, #2
 800a4b4:	4413      	add	r3, r2
 800a4b6:	005b      	lsls	r3, r3, #1
 800a4b8:	461a      	mov	r2, r3
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	695b      	ldr	r3, [r3, #20]
 800a4be:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4c2:	3305      	adds	r3, #5
 800a4c4:	613b      	str	r3, [r7, #16]
 800a4c6:	e00e      	b.n	800a4e6 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a4c8:	68fa      	ldr	r2, [r7, #12]
 800a4ca:	697b      	ldr	r3, [r7, #20]
 800a4cc:	fbb2 f2f3 	udiv	r2, r2, r3
 800a4d0:	4613      	mov	r3, r2
 800a4d2:	009b      	lsls	r3, r3, #2
 800a4d4:	4413      	add	r3, r2
 800a4d6:	005b      	lsls	r3, r3, #1
 800a4d8:	461a      	mov	r2, r3
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	695b      	ldr	r3, [r3, #20]
 800a4de:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4e2:	3305      	adds	r3, #5
 800a4e4:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	4a5c      	ldr	r2, [pc, #368]	@ (800a65c <HAL_I2S_Init+0x270>)
 800a4ea:	fba2 2303 	umull	r2, r3, r2, r3
 800a4ee:	08db      	lsrs	r3, r3, #3
 800a4f0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800a4f2:	693b      	ldr	r3, [r7, #16]
 800a4f4:	f003 0301 	and.w	r3, r3, #1
 800a4f8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800a4fa:	693a      	ldr	r2, [r7, #16]
 800a4fc:	69bb      	ldr	r3, [r7, #24]
 800a4fe:	1ad3      	subs	r3, r2, r3
 800a500:	085b      	lsrs	r3, r3, #1
 800a502:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800a504:	69bb      	ldr	r3, [r7, #24]
 800a506:	021b      	lsls	r3, r3, #8
 800a508:	61bb      	str	r3, [r7, #24]
 800a50a:	e003      	b.n	800a514 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800a50c:	2302      	movs	r3, #2
 800a50e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800a510:	2300      	movs	r3, #0
 800a512:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800a514:	69fb      	ldr	r3, [r7, #28]
 800a516:	2b01      	cmp	r3, #1
 800a518:	d902      	bls.n	800a520 <HAL_I2S_Init+0x134>
 800a51a:	69fb      	ldr	r3, [r7, #28]
 800a51c:	2bff      	cmp	r3, #255	@ 0xff
 800a51e:	d907      	bls.n	800a530 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a524:	f043 0210 	orr.w	r2, r3, #16
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 800a52c:	2301      	movs	r3, #1
 800a52e:	e08f      	b.n	800a650 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	691a      	ldr	r2, [r3, #16]
 800a534:	69bb      	ldr	r3, [r7, #24]
 800a536:	ea42 0103 	orr.w	r1, r2, r3
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	69fa      	ldr	r2, [r7, #28]
 800a540:	430a      	orrs	r2, r1
 800a542:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	69db      	ldr	r3, [r3, #28]
 800a54a:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800a54e:	f023 030f 	bic.w	r3, r3, #15
 800a552:	687a      	ldr	r2, [r7, #4]
 800a554:	6851      	ldr	r1, [r2, #4]
 800a556:	687a      	ldr	r2, [r7, #4]
 800a558:	6892      	ldr	r2, [r2, #8]
 800a55a:	4311      	orrs	r1, r2
 800a55c:	687a      	ldr	r2, [r7, #4]
 800a55e:	68d2      	ldr	r2, [r2, #12]
 800a560:	4311      	orrs	r1, r2
 800a562:	687a      	ldr	r2, [r7, #4]
 800a564:	6992      	ldr	r2, [r2, #24]
 800a566:	430a      	orrs	r2, r1
 800a568:	431a      	orrs	r2, r3
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a572:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6a1b      	ldr	r3, [r3, #32]
 800a578:	2b01      	cmp	r3, #1
 800a57a:	d161      	bne.n	800a640 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	4a38      	ldr	r2, [pc, #224]	@ (800a660 <HAL_I2S_Init+0x274>)
 800a580:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4a37      	ldr	r2, [pc, #220]	@ (800a664 <HAL_I2S_Init+0x278>)
 800a588:	4293      	cmp	r3, r2
 800a58a:	d101      	bne.n	800a590 <HAL_I2S_Init+0x1a4>
 800a58c:	4b36      	ldr	r3, [pc, #216]	@ (800a668 <HAL_I2S_Init+0x27c>)
 800a58e:	e001      	b.n	800a594 <HAL_I2S_Init+0x1a8>
 800a590:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800a594:	69db      	ldr	r3, [r3, #28]
 800a596:	687a      	ldr	r2, [r7, #4]
 800a598:	6812      	ldr	r2, [r2, #0]
 800a59a:	4932      	ldr	r1, [pc, #200]	@ (800a664 <HAL_I2S_Init+0x278>)
 800a59c:	428a      	cmp	r2, r1
 800a59e:	d101      	bne.n	800a5a4 <HAL_I2S_Init+0x1b8>
 800a5a0:	4a31      	ldr	r2, [pc, #196]	@ (800a668 <HAL_I2S_Init+0x27c>)
 800a5a2:	e001      	b.n	800a5a8 <HAL_I2S_Init+0x1bc>
 800a5a4:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800a5a8:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800a5ac:	f023 030f 	bic.w	r3, r3, #15
 800a5b0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	4a2b      	ldr	r2, [pc, #172]	@ (800a664 <HAL_I2S_Init+0x278>)
 800a5b8:	4293      	cmp	r3, r2
 800a5ba:	d101      	bne.n	800a5c0 <HAL_I2S_Init+0x1d4>
 800a5bc:	4b2a      	ldr	r3, [pc, #168]	@ (800a668 <HAL_I2S_Init+0x27c>)
 800a5be:	e001      	b.n	800a5c4 <HAL_I2S_Init+0x1d8>
 800a5c0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800a5c4:	2202      	movs	r2, #2
 800a5c6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	4a25      	ldr	r2, [pc, #148]	@ (800a664 <HAL_I2S_Init+0x278>)
 800a5ce:	4293      	cmp	r3, r2
 800a5d0:	d101      	bne.n	800a5d6 <HAL_I2S_Init+0x1ea>
 800a5d2:	4b25      	ldr	r3, [pc, #148]	@ (800a668 <HAL_I2S_Init+0x27c>)
 800a5d4:	e001      	b.n	800a5da <HAL_I2S_Init+0x1ee>
 800a5d6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800a5da:	69db      	ldr	r3, [r3, #28]
 800a5dc:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	685b      	ldr	r3, [r3, #4]
 800a5e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5e6:	d003      	beq.n	800a5f0 <HAL_I2S_Init+0x204>
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	685b      	ldr	r3, [r3, #4]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d103      	bne.n	800a5f8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800a5f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a5f4:	613b      	str	r3, [r7, #16]
 800a5f6:	e001      	b.n	800a5fc <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800a5fc:	693b      	ldr	r3, [r7, #16]
 800a5fe:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	689b      	ldr	r3, [r3, #8]
 800a604:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800a606:	4313      	orrs	r3, r2
 800a608:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	68db      	ldr	r3, [r3, #12]
 800a60e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800a610:	4313      	orrs	r3, r2
 800a612:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	699b      	ldr	r3, [r3, #24]
 800a618:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800a61a:	4313      	orrs	r3, r2
 800a61c:	b29a      	uxth	r2, r3
 800a61e:	897b      	ldrh	r3, [r7, #10]
 800a620:	4313      	orrs	r3, r2
 800a622:	b29b      	uxth	r3, r3
 800a624:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a628:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	4a0d      	ldr	r2, [pc, #52]	@ (800a664 <HAL_I2S_Init+0x278>)
 800a630:	4293      	cmp	r3, r2
 800a632:	d101      	bne.n	800a638 <HAL_I2S_Init+0x24c>
 800a634:	4b0c      	ldr	r3, [pc, #48]	@ (800a668 <HAL_I2S_Init+0x27c>)
 800a636:	e001      	b.n	800a63c <HAL_I2S_Init+0x250>
 800a638:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800a63c:	897a      	ldrh	r2, [r7, #10]
 800a63e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2200      	movs	r2, #0
 800a644:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	2201      	movs	r2, #1
 800a64a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800a64e:	2300      	movs	r3, #0
}
 800a650:	4618      	mov	r0, r3
 800a652:	3720      	adds	r7, #32
 800a654:	46bd      	mov	sp, r7
 800a656:	bd80      	pop	{r7, pc}
 800a658:	0800a763 	.word	0x0800a763
 800a65c:	cccccccd 	.word	0xcccccccd
 800a660:	0800a879 	.word	0x0800a879
 800a664:	40003800 	.word	0x40003800
 800a668:	40003400 	.word	0x40003400

0800a66c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a66c:	b480      	push	{r7}
 800a66e:	b083      	sub	sp, #12
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800a674:	bf00      	nop
 800a676:	370c      	adds	r7, #12
 800a678:	46bd      	mov	sp, r7
 800a67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67e:	4770      	bx	lr

0800a680 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a680:	b480      	push	{r7}
 800a682:	b083      	sub	sp, #12
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800a688:	bf00      	nop
 800a68a:	370c      	adds	r7, #12
 800a68c:	46bd      	mov	sp, r7
 800a68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a692:	4770      	bx	lr

0800a694 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800a694:	b480      	push	{r7}
 800a696:	b083      	sub	sp, #12
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800a69c:	bf00      	nop
 800a69e:	370c      	adds	r7, #12
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a6:	4770      	bx	lr

0800a6a8 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b082      	sub	sp, #8
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6b4:	881a      	ldrh	r2, [r3, #0]
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6c0:	1c9a      	adds	r2, r3, #2
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6ca:	b29b      	uxth	r3, r3
 800a6cc:	3b01      	subs	r3, #1
 800a6ce:	b29a      	uxth	r2, r3
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6d8:	b29b      	uxth	r3, r3
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d10e      	bne.n	800a6fc <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	685a      	ldr	r2, [r3, #4]
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800a6ec:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	2201      	movs	r2, #1
 800a6f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f7ff ffb8 	bl	800a66c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800a6fc:	bf00      	nop
 800a6fe:	3708      	adds	r7, #8
 800a700:	46bd      	mov	sp, r7
 800a702:	bd80      	pop	{r7, pc}

0800a704 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b082      	sub	sp, #8
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	68da      	ldr	r2, [r3, #12]
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a716:	b292      	uxth	r2, r2
 800a718:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a71e:	1c9a      	adds	r2, r3, #2
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a728:	b29b      	uxth	r3, r3
 800a72a:	3b01      	subs	r3, #1
 800a72c:	b29a      	uxth	r2, r3
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a736:	b29b      	uxth	r3, r3
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d10e      	bne.n	800a75a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	685a      	ldr	r2, [r3, #4]
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800a74a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2201      	movs	r2, #1
 800a750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800a754:	6878      	ldr	r0, [r7, #4]
 800a756:	f7ff ff93 	bl	800a680 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800a75a:	bf00      	nop
 800a75c:	3708      	adds	r7, #8
 800a75e:	46bd      	mov	sp, r7
 800a760:	bd80      	pop	{r7, pc}

0800a762 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800a762:	b580      	push	{r7, lr}
 800a764:	b086      	sub	sp, #24
 800a766:	af00      	add	r7, sp, #0
 800a768:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	689b      	ldr	r3, [r3, #8]
 800a770:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a778:	b2db      	uxtb	r3, r3
 800a77a:	2b04      	cmp	r3, #4
 800a77c:	d13a      	bne.n	800a7f4 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800a77e:	697b      	ldr	r3, [r7, #20]
 800a780:	f003 0301 	and.w	r3, r3, #1
 800a784:	2b01      	cmp	r3, #1
 800a786:	d109      	bne.n	800a79c <I2S_IRQHandler+0x3a>
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a792:	2b40      	cmp	r3, #64	@ 0x40
 800a794:	d102      	bne.n	800a79c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f7ff ffb4 	bl	800a704 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a79c:	697b      	ldr	r3, [r7, #20]
 800a79e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7a2:	2b40      	cmp	r3, #64	@ 0x40
 800a7a4:	d126      	bne.n	800a7f4 <I2S_IRQHandler+0x92>
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	685b      	ldr	r3, [r3, #4]
 800a7ac:	f003 0320 	and.w	r3, r3, #32
 800a7b0:	2b20      	cmp	r3, #32
 800a7b2:	d11f      	bne.n	800a7f4 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	685a      	ldr	r2, [r3, #4]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800a7c2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	613b      	str	r3, [r7, #16]
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	68db      	ldr	r3, [r3, #12]
 800a7ce:	613b      	str	r3, [r7, #16]
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	689b      	ldr	r3, [r3, #8]
 800a7d6:	613b      	str	r3, [r7, #16]
 800a7d8:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2201      	movs	r2, #1
 800a7de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7e6:	f043 0202 	orr.w	r2, r3, #2
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f7ff ff50 	bl	800a694 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7fa:	b2db      	uxtb	r3, r3
 800a7fc:	2b03      	cmp	r3, #3
 800a7fe:	d136      	bne.n	800a86e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800a800:	697b      	ldr	r3, [r7, #20]
 800a802:	f003 0302 	and.w	r3, r3, #2
 800a806:	2b02      	cmp	r3, #2
 800a808:	d109      	bne.n	800a81e <I2S_IRQHandler+0xbc>
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	685b      	ldr	r3, [r3, #4]
 800a810:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a814:	2b80      	cmp	r3, #128	@ 0x80
 800a816:	d102      	bne.n	800a81e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	f7ff ff45 	bl	800a6a8 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a81e:	697b      	ldr	r3, [r7, #20]
 800a820:	f003 0308 	and.w	r3, r3, #8
 800a824:	2b08      	cmp	r3, #8
 800a826:	d122      	bne.n	800a86e <I2S_IRQHandler+0x10c>
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	685b      	ldr	r3, [r3, #4]
 800a82e:	f003 0320 	and.w	r3, r3, #32
 800a832:	2b20      	cmp	r3, #32
 800a834:	d11b      	bne.n	800a86e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	685a      	ldr	r2, [r3, #4]
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800a844:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800a846:	2300      	movs	r3, #0
 800a848:	60fb      	str	r3, [r7, #12]
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	689b      	ldr	r3, [r3, #8]
 800a850:	60fb      	str	r3, [r7, #12]
 800a852:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2201      	movs	r2, #1
 800a858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a860:	f043 0204 	orr.w	r2, r3, #4
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a868:	6878      	ldr	r0, [r7, #4]
 800a86a:	f7ff ff13 	bl	800a694 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a86e:	bf00      	nop
 800a870:	3718      	adds	r7, #24
 800a872:	46bd      	mov	sp, r7
 800a874:	bd80      	pop	{r7, pc}
	...

0800a878 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b088      	sub	sp, #32
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	689b      	ldr	r3, [r3, #8]
 800a886:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	4a92      	ldr	r2, [pc, #584]	@ (800aad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a88e:	4293      	cmp	r3, r2
 800a890:	d101      	bne.n	800a896 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800a892:	4b92      	ldr	r3, [pc, #584]	@ (800aadc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a894:	e001      	b.n	800a89a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800a896:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800a89a:	689b      	ldr	r3, [r3, #8]
 800a89c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	685b      	ldr	r3, [r3, #4]
 800a8a4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	4a8b      	ldr	r2, [pc, #556]	@ (800aad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a8ac:	4293      	cmp	r3, r2
 800a8ae:	d101      	bne.n	800a8b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800a8b0:	4b8a      	ldr	r3, [pc, #552]	@ (800aadc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a8b2:	e001      	b.n	800a8b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800a8b4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800a8b8:	685b      	ldr	r3, [r3, #4]
 800a8ba:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a8c4:	d004      	beq.n	800a8d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	685b      	ldr	r3, [r3, #4]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	f040 8099 	bne.w	800aa02 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800a8d0:	69fb      	ldr	r3, [r7, #28]
 800a8d2:	f003 0302 	and.w	r3, r3, #2
 800a8d6:	2b02      	cmp	r3, #2
 800a8d8:	d107      	bne.n	800a8ea <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d002      	beq.n	800a8ea <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800a8e4:	6878      	ldr	r0, [r7, #4]
 800a8e6:	f000 f925 	bl	800ab34 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800a8ea:	69bb      	ldr	r3, [r7, #24]
 800a8ec:	f003 0301 	and.w	r3, r3, #1
 800a8f0:	2b01      	cmp	r3, #1
 800a8f2:	d107      	bne.n	800a904 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800a8f4:	693b      	ldr	r3, [r7, #16]
 800a8f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d002      	beq.n	800a904 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800a8fe:	6878      	ldr	r0, [r7, #4]
 800a900:	f000 f9c8 	bl	800ac94 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800a904:	69bb      	ldr	r3, [r7, #24]
 800a906:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a90a:	2b40      	cmp	r3, #64	@ 0x40
 800a90c:	d13a      	bne.n	800a984 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800a90e:	693b      	ldr	r3, [r7, #16]
 800a910:	f003 0320 	and.w	r3, r3, #32
 800a914:	2b00      	cmp	r3, #0
 800a916:	d035      	beq.n	800a984 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	4a6e      	ldr	r2, [pc, #440]	@ (800aad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a91e:	4293      	cmp	r3, r2
 800a920:	d101      	bne.n	800a926 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800a922:	4b6e      	ldr	r3, [pc, #440]	@ (800aadc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a924:	e001      	b.n	800a92a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800a926:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800a92a:	685a      	ldr	r2, [r3, #4]
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	4969      	ldr	r1, [pc, #420]	@ (800aad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a932:	428b      	cmp	r3, r1
 800a934:	d101      	bne.n	800a93a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800a936:	4b69      	ldr	r3, [pc, #420]	@ (800aadc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a938:	e001      	b.n	800a93e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800a93a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800a93e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800a942:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	685a      	ldr	r2, [r3, #4]
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800a952:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a954:	2300      	movs	r3, #0
 800a956:	60fb      	str	r3, [r7, #12]
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	68db      	ldr	r3, [r3, #12]
 800a95e:	60fb      	str	r3, [r7, #12]
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	689b      	ldr	r3, [r3, #8]
 800a966:	60fb      	str	r3, [r7, #12]
 800a968:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	2201      	movs	r2, #1
 800a96e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a976:	f043 0202 	orr.w	r2, r3, #2
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f7ff fe88 	bl	800a694 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a984:	69fb      	ldr	r3, [r7, #28]
 800a986:	f003 0308 	and.w	r3, r3, #8
 800a98a:	2b08      	cmp	r3, #8
 800a98c:	f040 80c3 	bne.w	800ab16 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800a990:	697b      	ldr	r3, [r7, #20]
 800a992:	f003 0320 	and.w	r3, r3, #32
 800a996:	2b00      	cmp	r3, #0
 800a998:	f000 80bd 	beq.w	800ab16 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	685a      	ldr	r2, [r3, #4]
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800a9aa:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	4a49      	ldr	r2, [pc, #292]	@ (800aad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a9b2:	4293      	cmp	r3, r2
 800a9b4:	d101      	bne.n	800a9ba <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800a9b6:	4b49      	ldr	r3, [pc, #292]	@ (800aadc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a9b8:	e001      	b.n	800a9be <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800a9ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800a9be:	685a      	ldr	r2, [r3, #4]
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	4944      	ldr	r1, [pc, #272]	@ (800aad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800a9c6:	428b      	cmp	r3, r1
 800a9c8:	d101      	bne.n	800a9ce <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800a9ca:	4b44      	ldr	r3, [pc, #272]	@ (800aadc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800a9cc:	e001      	b.n	800a9d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800a9ce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800a9d2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800a9d6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800a9d8:	2300      	movs	r3, #0
 800a9da:	60bb      	str	r3, [r7, #8]
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	689b      	ldr	r3, [r3, #8]
 800a9e2:	60bb      	str	r3, [r7, #8]
 800a9e4:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	2201      	movs	r2, #1
 800a9ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9f2:	f043 0204 	orr.w	r2, r3, #4
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f7ff fe4a 	bl	800a694 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800aa00:	e089      	b.n	800ab16 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800aa02:	69bb      	ldr	r3, [r7, #24]
 800aa04:	f003 0302 	and.w	r3, r3, #2
 800aa08:	2b02      	cmp	r3, #2
 800aa0a:	d107      	bne.n	800aa1c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800aa0c:	693b      	ldr	r3, [r7, #16]
 800aa0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d002      	beq.n	800aa1c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800aa16:	6878      	ldr	r0, [r7, #4]
 800aa18:	f000 f8be 	bl	800ab98 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800aa1c:	69fb      	ldr	r3, [r7, #28]
 800aa1e:	f003 0301 	and.w	r3, r3, #1
 800aa22:	2b01      	cmp	r3, #1
 800aa24:	d107      	bne.n	800aa36 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800aa26:	697b      	ldr	r3, [r7, #20]
 800aa28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d002      	beq.n	800aa36 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f000 f8fd 	bl	800ac30 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800aa36:	69fb      	ldr	r3, [r7, #28]
 800aa38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa3c:	2b40      	cmp	r3, #64	@ 0x40
 800aa3e:	d12f      	bne.n	800aaa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800aa40:	697b      	ldr	r3, [r7, #20]
 800aa42:	f003 0320 	and.w	r3, r3, #32
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d02a      	beq.n	800aaa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	685a      	ldr	r2, [r3, #4]
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800aa58:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	4a1e      	ldr	r2, [pc, #120]	@ (800aad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800aa60:	4293      	cmp	r3, r2
 800aa62:	d101      	bne.n	800aa68 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800aa64:	4b1d      	ldr	r3, [pc, #116]	@ (800aadc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800aa66:	e001      	b.n	800aa6c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800aa68:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800aa6c:	685a      	ldr	r2, [r3, #4]
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	4919      	ldr	r1, [pc, #100]	@ (800aad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800aa74:	428b      	cmp	r3, r1
 800aa76:	d101      	bne.n	800aa7c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800aa78:	4b18      	ldr	r3, [pc, #96]	@ (800aadc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800aa7a:	e001      	b.n	800aa80 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800aa7c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800aa80:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800aa84:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2201      	movs	r2, #1
 800aa8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa92:	f043 0202 	orr.w	r2, r3, #2
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800aa9a:	6878      	ldr	r0, [r7, #4]
 800aa9c:	f7ff fdfa 	bl	800a694 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800aaa0:	69bb      	ldr	r3, [r7, #24]
 800aaa2:	f003 0308 	and.w	r3, r3, #8
 800aaa6:	2b08      	cmp	r3, #8
 800aaa8:	d136      	bne.n	800ab18 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	f003 0320 	and.w	r3, r3, #32
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d031      	beq.n	800ab18 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	4a07      	ldr	r2, [pc, #28]	@ (800aad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800aaba:	4293      	cmp	r3, r2
 800aabc:	d101      	bne.n	800aac2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800aabe:	4b07      	ldr	r3, [pc, #28]	@ (800aadc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800aac0:	e001      	b.n	800aac6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800aac2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800aac6:	685a      	ldr	r2, [r3, #4]
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	4902      	ldr	r1, [pc, #8]	@ (800aad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800aace:	428b      	cmp	r3, r1
 800aad0:	d106      	bne.n	800aae0 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800aad2:	4b02      	ldr	r3, [pc, #8]	@ (800aadc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800aad4:	e006      	b.n	800aae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800aad6:	bf00      	nop
 800aad8:	40003800 	.word	0x40003800
 800aadc:	40003400 	.word	0x40003400
 800aae0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800aae4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800aae8:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	685a      	ldr	r2, [r3, #4]
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800aaf8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2201      	movs	r2, #1
 800aafe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab06:	f043 0204 	orr.w	r2, r3, #4
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f7ff fdc0 	bl	800a694 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ab14:	e000      	b.n	800ab18 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800ab16:	bf00      	nop
}
 800ab18:	bf00      	nop
 800ab1a:	3720      	adds	r7, #32
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	bd80      	pop	{r7, pc}

0800ab20 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800ab20:	b480      	push	{r7}
 800ab22:	b083      	sub	sp, #12
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800ab28:	bf00      	nop
 800ab2a:	370c      	adds	r7, #12
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab32:	4770      	bx	lr

0800ab34 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b082      	sub	sp, #8
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab40:	1c99      	adds	r1, r3, #2
 800ab42:	687a      	ldr	r2, [r7, #4]
 800ab44:	6251      	str	r1, [r2, #36]	@ 0x24
 800ab46:	881a      	ldrh	r2, [r3, #0]
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab52:	b29b      	uxth	r3, r3
 800ab54:	3b01      	subs	r3, #1
 800ab56:	b29a      	uxth	r2, r3
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab60:	b29b      	uxth	r3, r3
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d113      	bne.n	800ab8e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	685a      	ldr	r2, [r3, #4]
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800ab74:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ab7a:	b29b      	uxth	r3, r3
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d106      	bne.n	800ab8e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2201      	movs	r2, #1
 800ab84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800ab88:	6878      	ldr	r0, [r7, #4]
 800ab8a:	f7ff ffc9 	bl	800ab20 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ab8e:	bf00      	nop
 800ab90:	3708      	adds	r7, #8
 800ab92:	46bd      	mov	sp, r7
 800ab94:	bd80      	pop	{r7, pc}
	...

0800ab98 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b082      	sub	sp, #8
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aba4:	1c99      	adds	r1, r3, #2
 800aba6:	687a      	ldr	r2, [r7, #4]
 800aba8:	6251      	str	r1, [r2, #36]	@ 0x24
 800abaa:	8819      	ldrh	r1, [r3, #0]
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	4a1d      	ldr	r2, [pc, #116]	@ (800ac28 <I2SEx_TxISR_I2SExt+0x90>)
 800abb2:	4293      	cmp	r3, r2
 800abb4:	d101      	bne.n	800abba <I2SEx_TxISR_I2SExt+0x22>
 800abb6:	4b1d      	ldr	r3, [pc, #116]	@ (800ac2c <I2SEx_TxISR_I2SExt+0x94>)
 800abb8:	e001      	b.n	800abbe <I2SEx_TxISR_I2SExt+0x26>
 800abba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800abbe:	460a      	mov	r2, r1
 800abc0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abc6:	b29b      	uxth	r3, r3
 800abc8:	3b01      	subs	r3, #1
 800abca:	b29a      	uxth	r2, r3
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abd4:	b29b      	uxth	r3, r3
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d121      	bne.n	800ac1e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	4a12      	ldr	r2, [pc, #72]	@ (800ac28 <I2SEx_TxISR_I2SExt+0x90>)
 800abe0:	4293      	cmp	r3, r2
 800abe2:	d101      	bne.n	800abe8 <I2SEx_TxISR_I2SExt+0x50>
 800abe4:	4b11      	ldr	r3, [pc, #68]	@ (800ac2c <I2SEx_TxISR_I2SExt+0x94>)
 800abe6:	e001      	b.n	800abec <I2SEx_TxISR_I2SExt+0x54>
 800abe8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800abec:	685a      	ldr	r2, [r3, #4]
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	490d      	ldr	r1, [pc, #52]	@ (800ac28 <I2SEx_TxISR_I2SExt+0x90>)
 800abf4:	428b      	cmp	r3, r1
 800abf6:	d101      	bne.n	800abfc <I2SEx_TxISR_I2SExt+0x64>
 800abf8:	4b0c      	ldr	r3, [pc, #48]	@ (800ac2c <I2SEx_TxISR_I2SExt+0x94>)
 800abfa:	e001      	b.n	800ac00 <I2SEx_TxISR_I2SExt+0x68>
 800abfc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800ac00:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800ac04:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ac0a:	b29b      	uxth	r3, r3
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d106      	bne.n	800ac1e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2201      	movs	r2, #1
 800ac14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800ac18:	6878      	ldr	r0, [r7, #4]
 800ac1a:	f7ff ff81 	bl	800ab20 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ac1e:	bf00      	nop
 800ac20:	3708      	adds	r7, #8
 800ac22:	46bd      	mov	sp, r7
 800ac24:	bd80      	pop	{r7, pc}
 800ac26:	bf00      	nop
 800ac28:	40003800 	.word	0x40003800
 800ac2c:	40003400 	.word	0x40003400

0800ac30 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b082      	sub	sp, #8
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	68d8      	ldr	r0, [r3, #12]
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac42:	1c99      	adds	r1, r3, #2
 800ac44:	687a      	ldr	r2, [r7, #4]
 800ac46:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800ac48:	b282      	uxth	r2, r0
 800ac4a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	3b01      	subs	r3, #1
 800ac54:	b29a      	uxth	r2, r3
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ac5e:	b29b      	uxth	r3, r3
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d113      	bne.n	800ac8c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	685a      	ldr	r2, [r3, #4]
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800ac72:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac78:	b29b      	uxth	r3, r3
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d106      	bne.n	800ac8c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2201      	movs	r2, #1
 800ac82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800ac86:	6878      	ldr	r0, [r7, #4]
 800ac88:	f7ff ff4a 	bl	800ab20 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ac8c:	bf00      	nop
 800ac8e:	3708      	adds	r7, #8
 800ac90:	46bd      	mov	sp, r7
 800ac92:	bd80      	pop	{r7, pc}

0800ac94 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800ac94:	b580      	push	{r7, lr}
 800ac96:	b082      	sub	sp, #8
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	4a20      	ldr	r2, [pc, #128]	@ (800ad24 <I2SEx_RxISR_I2SExt+0x90>)
 800aca2:	4293      	cmp	r3, r2
 800aca4:	d101      	bne.n	800acaa <I2SEx_RxISR_I2SExt+0x16>
 800aca6:	4b20      	ldr	r3, [pc, #128]	@ (800ad28 <I2SEx_RxISR_I2SExt+0x94>)
 800aca8:	e001      	b.n	800acae <I2SEx_RxISR_I2SExt+0x1a>
 800acaa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800acae:	68d8      	ldr	r0, [r3, #12]
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acb4:	1c99      	adds	r1, r3, #2
 800acb6:	687a      	ldr	r2, [r7, #4]
 800acb8:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800acba:	b282      	uxth	r2, r0
 800acbc:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800acc2:	b29b      	uxth	r3, r3
 800acc4:	3b01      	subs	r3, #1
 800acc6:	b29a      	uxth	r2, r3
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800acd0:	b29b      	uxth	r3, r3
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d121      	bne.n	800ad1a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	4a12      	ldr	r2, [pc, #72]	@ (800ad24 <I2SEx_RxISR_I2SExt+0x90>)
 800acdc:	4293      	cmp	r3, r2
 800acde:	d101      	bne.n	800ace4 <I2SEx_RxISR_I2SExt+0x50>
 800ace0:	4b11      	ldr	r3, [pc, #68]	@ (800ad28 <I2SEx_RxISR_I2SExt+0x94>)
 800ace2:	e001      	b.n	800ace8 <I2SEx_RxISR_I2SExt+0x54>
 800ace4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800ace8:	685a      	ldr	r2, [r3, #4]
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	490d      	ldr	r1, [pc, #52]	@ (800ad24 <I2SEx_RxISR_I2SExt+0x90>)
 800acf0:	428b      	cmp	r3, r1
 800acf2:	d101      	bne.n	800acf8 <I2SEx_RxISR_I2SExt+0x64>
 800acf4:	4b0c      	ldr	r3, [pc, #48]	@ (800ad28 <I2SEx_RxISR_I2SExt+0x94>)
 800acf6:	e001      	b.n	800acfc <I2SEx_RxISR_I2SExt+0x68>
 800acf8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800acfc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800ad00:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad06:	b29b      	uxth	r3, r3
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d106      	bne.n	800ad1a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	2201      	movs	r2, #1
 800ad10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800ad14:	6878      	ldr	r0, [r7, #4]
 800ad16:	f7ff ff03 	bl	800ab20 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ad1a:	bf00      	nop
 800ad1c:	3708      	adds	r7, #8
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	bd80      	pop	{r7, pc}
 800ad22:	bf00      	nop
 800ad24:	40003800 	.word	0x40003800
 800ad28:	40003400 	.word	0x40003400

0800ad2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ad2c:	b580      	push	{r7, lr}
 800ad2e:	b086      	sub	sp, #24
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d101      	bne.n	800ad3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ad3a:	2301      	movs	r3, #1
 800ad3c:	e267      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	f003 0301 	and.w	r3, r3, #1
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d075      	beq.n	800ae36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800ad4a:	4b88      	ldr	r3, [pc, #544]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800ad4c:	689b      	ldr	r3, [r3, #8]
 800ad4e:	f003 030c 	and.w	r3, r3, #12
 800ad52:	2b04      	cmp	r3, #4
 800ad54:	d00c      	beq.n	800ad70 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ad56:	4b85      	ldr	r3, [pc, #532]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800ad58:	689b      	ldr	r3, [r3, #8]
 800ad5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800ad5e:	2b08      	cmp	r3, #8
 800ad60:	d112      	bne.n	800ad88 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ad62:	4b82      	ldr	r3, [pc, #520]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800ad64:	685b      	ldr	r3, [r3, #4]
 800ad66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ad6a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ad6e:	d10b      	bne.n	800ad88 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ad70:	4b7e      	ldr	r3, [pc, #504]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d05b      	beq.n	800ae34 <HAL_RCC_OscConfig+0x108>
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	685b      	ldr	r3, [r3, #4]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d157      	bne.n	800ae34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800ad84:	2301      	movs	r3, #1
 800ad86:	e242      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	685b      	ldr	r3, [r3, #4]
 800ad8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad90:	d106      	bne.n	800ada0 <HAL_RCC_OscConfig+0x74>
 800ad92:	4b76      	ldr	r3, [pc, #472]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	4a75      	ldr	r2, [pc, #468]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800ad98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ad9c:	6013      	str	r3, [r2, #0]
 800ad9e:	e01d      	b.n	800addc <HAL_RCC_OscConfig+0xb0>
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	685b      	ldr	r3, [r3, #4]
 800ada4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ada8:	d10c      	bne.n	800adc4 <HAL_RCC_OscConfig+0x98>
 800adaa:	4b70      	ldr	r3, [pc, #448]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	4a6f      	ldr	r2, [pc, #444]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800adb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800adb4:	6013      	str	r3, [r2, #0]
 800adb6:	4b6d      	ldr	r3, [pc, #436]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	4a6c      	ldr	r2, [pc, #432]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800adbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800adc0:	6013      	str	r3, [r2, #0]
 800adc2:	e00b      	b.n	800addc <HAL_RCC_OscConfig+0xb0>
 800adc4:	4b69      	ldr	r3, [pc, #420]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	4a68      	ldr	r2, [pc, #416]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800adca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800adce:	6013      	str	r3, [r2, #0]
 800add0:	4b66      	ldr	r3, [pc, #408]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	4a65      	ldr	r2, [pc, #404]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800add6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800adda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	685b      	ldr	r3, [r3, #4]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d013      	beq.n	800ae0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ade4:	f7fb fd2a 	bl	800683c <HAL_GetTick>
 800ade8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800adea:	e008      	b.n	800adfe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800adec:	f7fb fd26 	bl	800683c <HAL_GetTick>
 800adf0:	4602      	mov	r2, r0
 800adf2:	693b      	ldr	r3, [r7, #16]
 800adf4:	1ad3      	subs	r3, r2, r3
 800adf6:	2b64      	cmp	r3, #100	@ 0x64
 800adf8:	d901      	bls.n	800adfe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800adfa:	2303      	movs	r3, #3
 800adfc:	e207      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800adfe:	4b5b      	ldr	r3, [pc, #364]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d0f0      	beq.n	800adec <HAL_RCC_OscConfig+0xc0>
 800ae0a:	e014      	b.n	800ae36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ae0c:	f7fb fd16 	bl	800683c <HAL_GetTick>
 800ae10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ae12:	e008      	b.n	800ae26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ae14:	f7fb fd12 	bl	800683c <HAL_GetTick>
 800ae18:	4602      	mov	r2, r0
 800ae1a:	693b      	ldr	r3, [r7, #16]
 800ae1c:	1ad3      	subs	r3, r2, r3
 800ae1e:	2b64      	cmp	r3, #100	@ 0x64
 800ae20:	d901      	bls.n	800ae26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ae22:	2303      	movs	r3, #3
 800ae24:	e1f3      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ae26:	4b51      	ldr	r3, [pc, #324]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d1f0      	bne.n	800ae14 <HAL_RCC_OscConfig+0xe8>
 800ae32:	e000      	b.n	800ae36 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ae34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	f003 0302 	and.w	r3, r3, #2
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d063      	beq.n	800af0a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800ae42:	4b4a      	ldr	r3, [pc, #296]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800ae44:	689b      	ldr	r3, [r3, #8]
 800ae46:	f003 030c 	and.w	r3, r3, #12
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d00b      	beq.n	800ae66 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ae4e:	4b47      	ldr	r3, [pc, #284]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800ae50:	689b      	ldr	r3, [r3, #8]
 800ae52:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800ae56:	2b08      	cmp	r3, #8
 800ae58:	d11c      	bne.n	800ae94 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ae5a:	4b44      	ldr	r3, [pc, #272]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800ae5c:	685b      	ldr	r3, [r3, #4]
 800ae5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d116      	bne.n	800ae94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ae66:	4b41      	ldr	r3, [pc, #260]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	f003 0302 	and.w	r3, r3, #2
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d005      	beq.n	800ae7e <HAL_RCC_OscConfig+0x152>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	68db      	ldr	r3, [r3, #12]
 800ae76:	2b01      	cmp	r3, #1
 800ae78:	d001      	beq.n	800ae7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	e1c7      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ae7e:	4b3b      	ldr	r3, [pc, #236]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	691b      	ldr	r3, [r3, #16]
 800ae8a:	00db      	lsls	r3, r3, #3
 800ae8c:	4937      	ldr	r1, [pc, #220]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800ae8e:	4313      	orrs	r3, r2
 800ae90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ae92:	e03a      	b.n	800af0a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	68db      	ldr	r3, [r3, #12]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d020      	beq.n	800aede <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ae9c:	4b34      	ldr	r3, [pc, #208]	@ (800af70 <HAL_RCC_OscConfig+0x244>)
 800ae9e:	2201      	movs	r2, #1
 800aea0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aea2:	f7fb fccb 	bl	800683c <HAL_GetTick>
 800aea6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800aea8:	e008      	b.n	800aebc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800aeaa:	f7fb fcc7 	bl	800683c <HAL_GetTick>
 800aeae:	4602      	mov	r2, r0
 800aeb0:	693b      	ldr	r3, [r7, #16]
 800aeb2:	1ad3      	subs	r3, r2, r3
 800aeb4:	2b02      	cmp	r3, #2
 800aeb6:	d901      	bls.n	800aebc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800aeb8:	2303      	movs	r3, #3
 800aeba:	e1a8      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800aebc:	4b2b      	ldr	r3, [pc, #172]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	f003 0302 	and.w	r3, r3, #2
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d0f0      	beq.n	800aeaa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aec8:	4b28      	ldr	r3, [pc, #160]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	691b      	ldr	r3, [r3, #16]
 800aed4:	00db      	lsls	r3, r3, #3
 800aed6:	4925      	ldr	r1, [pc, #148]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800aed8:	4313      	orrs	r3, r2
 800aeda:	600b      	str	r3, [r1, #0]
 800aedc:	e015      	b.n	800af0a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800aede:	4b24      	ldr	r3, [pc, #144]	@ (800af70 <HAL_RCC_OscConfig+0x244>)
 800aee0:	2200      	movs	r2, #0
 800aee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aee4:	f7fb fcaa 	bl	800683c <HAL_GetTick>
 800aee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aeea:	e008      	b.n	800aefe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800aeec:	f7fb fca6 	bl	800683c <HAL_GetTick>
 800aef0:	4602      	mov	r2, r0
 800aef2:	693b      	ldr	r3, [r7, #16]
 800aef4:	1ad3      	subs	r3, r2, r3
 800aef6:	2b02      	cmp	r3, #2
 800aef8:	d901      	bls.n	800aefe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800aefa:	2303      	movs	r3, #3
 800aefc:	e187      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aefe:	4b1b      	ldr	r3, [pc, #108]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f003 0302 	and.w	r3, r3, #2
 800af06:	2b00      	cmp	r3, #0
 800af08:	d1f0      	bne.n	800aeec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	f003 0308 	and.w	r3, r3, #8
 800af12:	2b00      	cmp	r3, #0
 800af14:	d036      	beq.n	800af84 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	695b      	ldr	r3, [r3, #20]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d016      	beq.n	800af4c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800af1e:	4b15      	ldr	r3, [pc, #84]	@ (800af74 <HAL_RCC_OscConfig+0x248>)
 800af20:	2201      	movs	r2, #1
 800af22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af24:	f7fb fc8a 	bl	800683c <HAL_GetTick>
 800af28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800af2a:	e008      	b.n	800af3e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800af2c:	f7fb fc86 	bl	800683c <HAL_GetTick>
 800af30:	4602      	mov	r2, r0
 800af32:	693b      	ldr	r3, [r7, #16]
 800af34:	1ad3      	subs	r3, r2, r3
 800af36:	2b02      	cmp	r3, #2
 800af38:	d901      	bls.n	800af3e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800af3a:	2303      	movs	r3, #3
 800af3c:	e167      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800af3e:	4b0b      	ldr	r3, [pc, #44]	@ (800af6c <HAL_RCC_OscConfig+0x240>)
 800af40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800af42:	f003 0302 	and.w	r3, r3, #2
 800af46:	2b00      	cmp	r3, #0
 800af48:	d0f0      	beq.n	800af2c <HAL_RCC_OscConfig+0x200>
 800af4a:	e01b      	b.n	800af84 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800af4c:	4b09      	ldr	r3, [pc, #36]	@ (800af74 <HAL_RCC_OscConfig+0x248>)
 800af4e:	2200      	movs	r2, #0
 800af50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800af52:	f7fb fc73 	bl	800683c <HAL_GetTick>
 800af56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800af58:	e00e      	b.n	800af78 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800af5a:	f7fb fc6f 	bl	800683c <HAL_GetTick>
 800af5e:	4602      	mov	r2, r0
 800af60:	693b      	ldr	r3, [r7, #16]
 800af62:	1ad3      	subs	r3, r2, r3
 800af64:	2b02      	cmp	r3, #2
 800af66:	d907      	bls.n	800af78 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800af68:	2303      	movs	r3, #3
 800af6a:	e150      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
 800af6c:	40023800 	.word	0x40023800
 800af70:	42470000 	.word	0x42470000
 800af74:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800af78:	4b88      	ldr	r3, [pc, #544]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800af7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800af7c:	f003 0302 	and.w	r3, r3, #2
 800af80:	2b00      	cmp	r3, #0
 800af82:	d1ea      	bne.n	800af5a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	f003 0304 	and.w	r3, r3, #4
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	f000 8097 	beq.w	800b0c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800af92:	2300      	movs	r3, #0
 800af94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800af96:	4b81      	ldr	r3, [pc, #516]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800af98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d10f      	bne.n	800afc2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800afa2:	2300      	movs	r3, #0
 800afa4:	60bb      	str	r3, [r7, #8]
 800afa6:	4b7d      	ldr	r3, [pc, #500]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800afa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afaa:	4a7c      	ldr	r2, [pc, #496]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800afac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800afb0:	6413      	str	r3, [r2, #64]	@ 0x40
 800afb2:	4b7a      	ldr	r3, [pc, #488]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800afb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800afba:	60bb      	str	r3, [r7, #8]
 800afbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800afbe:	2301      	movs	r3, #1
 800afc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800afc2:	4b77      	ldr	r3, [pc, #476]	@ (800b1a0 <HAL_RCC_OscConfig+0x474>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d118      	bne.n	800b000 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800afce:	4b74      	ldr	r3, [pc, #464]	@ (800b1a0 <HAL_RCC_OscConfig+0x474>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	4a73      	ldr	r2, [pc, #460]	@ (800b1a0 <HAL_RCC_OscConfig+0x474>)
 800afd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800afd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800afda:	f7fb fc2f 	bl	800683c <HAL_GetTick>
 800afde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800afe0:	e008      	b.n	800aff4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800afe2:	f7fb fc2b 	bl	800683c <HAL_GetTick>
 800afe6:	4602      	mov	r2, r0
 800afe8:	693b      	ldr	r3, [r7, #16]
 800afea:	1ad3      	subs	r3, r2, r3
 800afec:	2b02      	cmp	r3, #2
 800afee:	d901      	bls.n	800aff4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800aff0:	2303      	movs	r3, #3
 800aff2:	e10c      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800aff4:	4b6a      	ldr	r3, [pc, #424]	@ (800b1a0 <HAL_RCC_OscConfig+0x474>)
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800affc:	2b00      	cmp	r3, #0
 800affe:	d0f0      	beq.n	800afe2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	689b      	ldr	r3, [r3, #8]
 800b004:	2b01      	cmp	r3, #1
 800b006:	d106      	bne.n	800b016 <HAL_RCC_OscConfig+0x2ea>
 800b008:	4b64      	ldr	r3, [pc, #400]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b00a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b00c:	4a63      	ldr	r2, [pc, #396]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b00e:	f043 0301 	orr.w	r3, r3, #1
 800b012:	6713      	str	r3, [r2, #112]	@ 0x70
 800b014:	e01c      	b.n	800b050 <HAL_RCC_OscConfig+0x324>
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	689b      	ldr	r3, [r3, #8]
 800b01a:	2b05      	cmp	r3, #5
 800b01c:	d10c      	bne.n	800b038 <HAL_RCC_OscConfig+0x30c>
 800b01e:	4b5f      	ldr	r3, [pc, #380]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b022:	4a5e      	ldr	r2, [pc, #376]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b024:	f043 0304 	orr.w	r3, r3, #4
 800b028:	6713      	str	r3, [r2, #112]	@ 0x70
 800b02a:	4b5c      	ldr	r3, [pc, #368]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b02c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b02e:	4a5b      	ldr	r2, [pc, #364]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b030:	f043 0301 	orr.w	r3, r3, #1
 800b034:	6713      	str	r3, [r2, #112]	@ 0x70
 800b036:	e00b      	b.n	800b050 <HAL_RCC_OscConfig+0x324>
 800b038:	4b58      	ldr	r3, [pc, #352]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b03a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b03c:	4a57      	ldr	r2, [pc, #348]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b03e:	f023 0301 	bic.w	r3, r3, #1
 800b042:	6713      	str	r3, [r2, #112]	@ 0x70
 800b044:	4b55      	ldr	r3, [pc, #340]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b048:	4a54      	ldr	r2, [pc, #336]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b04a:	f023 0304 	bic.w	r3, r3, #4
 800b04e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	689b      	ldr	r3, [r3, #8]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d015      	beq.n	800b084 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b058:	f7fb fbf0 	bl	800683c <HAL_GetTick>
 800b05c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b05e:	e00a      	b.n	800b076 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b060:	f7fb fbec 	bl	800683c <HAL_GetTick>
 800b064:	4602      	mov	r2, r0
 800b066:	693b      	ldr	r3, [r7, #16]
 800b068:	1ad3      	subs	r3, r2, r3
 800b06a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b06e:	4293      	cmp	r3, r2
 800b070:	d901      	bls.n	800b076 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800b072:	2303      	movs	r3, #3
 800b074:	e0cb      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b076:	4b49      	ldr	r3, [pc, #292]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b078:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b07a:	f003 0302 	and.w	r3, r3, #2
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d0ee      	beq.n	800b060 <HAL_RCC_OscConfig+0x334>
 800b082:	e014      	b.n	800b0ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b084:	f7fb fbda 	bl	800683c <HAL_GetTick>
 800b088:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b08a:	e00a      	b.n	800b0a2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b08c:	f7fb fbd6 	bl	800683c <HAL_GetTick>
 800b090:	4602      	mov	r2, r0
 800b092:	693b      	ldr	r3, [r7, #16]
 800b094:	1ad3      	subs	r3, r2, r3
 800b096:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b09a:	4293      	cmp	r3, r2
 800b09c:	d901      	bls.n	800b0a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800b09e:	2303      	movs	r3, #3
 800b0a0:	e0b5      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b0a2:	4b3e      	ldr	r3, [pc, #248]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b0a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b0a6:	f003 0302 	and.w	r3, r3, #2
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d1ee      	bne.n	800b08c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b0ae:	7dfb      	ldrb	r3, [r7, #23]
 800b0b0:	2b01      	cmp	r3, #1
 800b0b2:	d105      	bne.n	800b0c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b0b4:	4b39      	ldr	r3, [pc, #228]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b0b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0b8:	4a38      	ldr	r2, [pc, #224]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b0ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b0be:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	699b      	ldr	r3, [r3, #24]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	f000 80a1 	beq.w	800b20c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b0ca:	4b34      	ldr	r3, [pc, #208]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b0cc:	689b      	ldr	r3, [r3, #8]
 800b0ce:	f003 030c 	and.w	r3, r3, #12
 800b0d2:	2b08      	cmp	r3, #8
 800b0d4:	d05c      	beq.n	800b190 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	699b      	ldr	r3, [r3, #24]
 800b0da:	2b02      	cmp	r3, #2
 800b0dc:	d141      	bne.n	800b162 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b0de:	4b31      	ldr	r3, [pc, #196]	@ (800b1a4 <HAL_RCC_OscConfig+0x478>)
 800b0e0:	2200      	movs	r2, #0
 800b0e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b0e4:	f7fb fbaa 	bl	800683c <HAL_GetTick>
 800b0e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b0ea:	e008      	b.n	800b0fe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b0ec:	f7fb fba6 	bl	800683c <HAL_GetTick>
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	693b      	ldr	r3, [r7, #16]
 800b0f4:	1ad3      	subs	r3, r2, r3
 800b0f6:	2b02      	cmp	r3, #2
 800b0f8:	d901      	bls.n	800b0fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800b0fa:	2303      	movs	r3, #3
 800b0fc:	e087      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b0fe:	4b27      	ldr	r3, [pc, #156]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b106:	2b00      	cmp	r3, #0
 800b108:	d1f0      	bne.n	800b0ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	69da      	ldr	r2, [r3, #28]
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	6a1b      	ldr	r3, [r3, #32]
 800b112:	431a      	orrs	r2, r3
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b118:	019b      	lsls	r3, r3, #6
 800b11a:	431a      	orrs	r2, r3
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b120:	085b      	lsrs	r3, r3, #1
 800b122:	3b01      	subs	r3, #1
 800b124:	041b      	lsls	r3, r3, #16
 800b126:	431a      	orrs	r2, r3
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b12c:	061b      	lsls	r3, r3, #24
 800b12e:	491b      	ldr	r1, [pc, #108]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b130:	4313      	orrs	r3, r2
 800b132:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b134:	4b1b      	ldr	r3, [pc, #108]	@ (800b1a4 <HAL_RCC_OscConfig+0x478>)
 800b136:	2201      	movs	r2, #1
 800b138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b13a:	f7fb fb7f 	bl	800683c <HAL_GetTick>
 800b13e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b140:	e008      	b.n	800b154 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b142:	f7fb fb7b 	bl	800683c <HAL_GetTick>
 800b146:	4602      	mov	r2, r0
 800b148:	693b      	ldr	r3, [r7, #16]
 800b14a:	1ad3      	subs	r3, r2, r3
 800b14c:	2b02      	cmp	r3, #2
 800b14e:	d901      	bls.n	800b154 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800b150:	2303      	movs	r3, #3
 800b152:	e05c      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b154:	4b11      	ldr	r3, [pc, #68]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d0f0      	beq.n	800b142 <HAL_RCC_OscConfig+0x416>
 800b160:	e054      	b.n	800b20c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b162:	4b10      	ldr	r3, [pc, #64]	@ (800b1a4 <HAL_RCC_OscConfig+0x478>)
 800b164:	2200      	movs	r2, #0
 800b166:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b168:	f7fb fb68 	bl	800683c <HAL_GetTick>
 800b16c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b16e:	e008      	b.n	800b182 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b170:	f7fb fb64 	bl	800683c <HAL_GetTick>
 800b174:	4602      	mov	r2, r0
 800b176:	693b      	ldr	r3, [r7, #16]
 800b178:	1ad3      	subs	r3, r2, r3
 800b17a:	2b02      	cmp	r3, #2
 800b17c:	d901      	bls.n	800b182 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800b17e:	2303      	movs	r3, #3
 800b180:	e045      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b182:	4b06      	ldr	r3, [pc, #24]	@ (800b19c <HAL_RCC_OscConfig+0x470>)
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d1f0      	bne.n	800b170 <HAL_RCC_OscConfig+0x444>
 800b18e:	e03d      	b.n	800b20c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	699b      	ldr	r3, [r3, #24]
 800b194:	2b01      	cmp	r3, #1
 800b196:	d107      	bne.n	800b1a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800b198:	2301      	movs	r3, #1
 800b19a:	e038      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
 800b19c:	40023800 	.word	0x40023800
 800b1a0:	40007000 	.word	0x40007000
 800b1a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800b1a8:	4b1b      	ldr	r3, [pc, #108]	@ (800b218 <HAL_RCC_OscConfig+0x4ec>)
 800b1aa:	685b      	ldr	r3, [r3, #4]
 800b1ac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	699b      	ldr	r3, [r3, #24]
 800b1b2:	2b01      	cmp	r3, #1
 800b1b4:	d028      	beq.n	800b208 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b1c0:	429a      	cmp	r2, r3
 800b1c2:	d121      	bne.n	800b208 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b1ce:	429a      	cmp	r2, r3
 800b1d0:	d11a      	bne.n	800b208 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b1d2:	68fa      	ldr	r2, [r7, #12]
 800b1d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800b1d8:	4013      	ands	r3, r2
 800b1da:	687a      	ldr	r2, [r7, #4]
 800b1dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b1de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b1e0:	4293      	cmp	r3, r2
 800b1e2:	d111      	bne.n	800b208 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1ee:	085b      	lsrs	r3, r3, #1
 800b1f0:	3b01      	subs	r3, #1
 800b1f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b1f4:	429a      	cmp	r2, r3
 800b1f6:	d107      	bne.n	800b208 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b202:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b204:	429a      	cmp	r2, r3
 800b206:	d001      	beq.n	800b20c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800b208:	2301      	movs	r3, #1
 800b20a:	e000      	b.n	800b20e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800b20c:	2300      	movs	r3, #0
}
 800b20e:	4618      	mov	r0, r3
 800b210:	3718      	adds	r7, #24
 800b212:	46bd      	mov	sp, r7
 800b214:	bd80      	pop	{r7, pc}
 800b216:	bf00      	nop
 800b218:	40023800 	.word	0x40023800

0800b21c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b21c:	b580      	push	{r7, lr}
 800b21e:	b084      	sub	sp, #16
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
 800b224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d101      	bne.n	800b230 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b22c:	2301      	movs	r3, #1
 800b22e:	e0cc      	b.n	800b3ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b230:	4b68      	ldr	r3, [pc, #416]	@ (800b3d4 <HAL_RCC_ClockConfig+0x1b8>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	f003 0307 	and.w	r3, r3, #7
 800b238:	683a      	ldr	r2, [r7, #0]
 800b23a:	429a      	cmp	r2, r3
 800b23c:	d90c      	bls.n	800b258 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b23e:	4b65      	ldr	r3, [pc, #404]	@ (800b3d4 <HAL_RCC_ClockConfig+0x1b8>)
 800b240:	683a      	ldr	r2, [r7, #0]
 800b242:	b2d2      	uxtb	r2, r2
 800b244:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b246:	4b63      	ldr	r3, [pc, #396]	@ (800b3d4 <HAL_RCC_ClockConfig+0x1b8>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f003 0307 	and.w	r3, r3, #7
 800b24e:	683a      	ldr	r2, [r7, #0]
 800b250:	429a      	cmp	r2, r3
 800b252:	d001      	beq.n	800b258 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b254:	2301      	movs	r3, #1
 800b256:	e0b8      	b.n	800b3ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	f003 0302 	and.w	r3, r3, #2
 800b260:	2b00      	cmp	r3, #0
 800b262:	d020      	beq.n	800b2a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f003 0304 	and.w	r3, r3, #4
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d005      	beq.n	800b27c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b270:	4b59      	ldr	r3, [pc, #356]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b272:	689b      	ldr	r3, [r3, #8]
 800b274:	4a58      	ldr	r2, [pc, #352]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b276:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800b27a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	f003 0308 	and.w	r3, r3, #8
 800b284:	2b00      	cmp	r3, #0
 800b286:	d005      	beq.n	800b294 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b288:	4b53      	ldr	r3, [pc, #332]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b28a:	689b      	ldr	r3, [r3, #8]
 800b28c:	4a52      	ldr	r2, [pc, #328]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b28e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800b292:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b294:	4b50      	ldr	r3, [pc, #320]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b296:	689b      	ldr	r3, [r3, #8]
 800b298:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	689b      	ldr	r3, [r3, #8]
 800b2a0:	494d      	ldr	r1, [pc, #308]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b2a2:	4313      	orrs	r3, r2
 800b2a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	f003 0301 	and.w	r3, r3, #1
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d044      	beq.n	800b33c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	685b      	ldr	r3, [r3, #4]
 800b2b6:	2b01      	cmp	r3, #1
 800b2b8:	d107      	bne.n	800b2ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b2ba:	4b47      	ldr	r3, [pc, #284]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d119      	bne.n	800b2fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	e07f      	b.n	800b3ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	685b      	ldr	r3, [r3, #4]
 800b2ce:	2b02      	cmp	r3, #2
 800b2d0:	d003      	beq.n	800b2da <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b2d6:	2b03      	cmp	r3, #3
 800b2d8:	d107      	bne.n	800b2ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b2da:	4b3f      	ldr	r3, [pc, #252]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d109      	bne.n	800b2fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	e06f      	b.n	800b3ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b2ea:	4b3b      	ldr	r3, [pc, #236]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	f003 0302 	and.w	r3, r3, #2
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d101      	bne.n	800b2fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	e067      	b.n	800b3ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b2fa:	4b37      	ldr	r3, [pc, #220]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b2fc:	689b      	ldr	r3, [r3, #8]
 800b2fe:	f023 0203 	bic.w	r2, r3, #3
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	685b      	ldr	r3, [r3, #4]
 800b306:	4934      	ldr	r1, [pc, #208]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b308:	4313      	orrs	r3, r2
 800b30a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b30c:	f7fb fa96 	bl	800683c <HAL_GetTick>
 800b310:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b312:	e00a      	b.n	800b32a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b314:	f7fb fa92 	bl	800683c <HAL_GetTick>
 800b318:	4602      	mov	r2, r0
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	1ad3      	subs	r3, r2, r3
 800b31e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b322:	4293      	cmp	r3, r2
 800b324:	d901      	bls.n	800b32a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b326:	2303      	movs	r3, #3
 800b328:	e04f      	b.n	800b3ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b32a:	4b2b      	ldr	r3, [pc, #172]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b32c:	689b      	ldr	r3, [r3, #8]
 800b32e:	f003 020c 	and.w	r2, r3, #12
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	685b      	ldr	r3, [r3, #4]
 800b336:	009b      	lsls	r3, r3, #2
 800b338:	429a      	cmp	r2, r3
 800b33a:	d1eb      	bne.n	800b314 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b33c:	4b25      	ldr	r3, [pc, #148]	@ (800b3d4 <HAL_RCC_ClockConfig+0x1b8>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	f003 0307 	and.w	r3, r3, #7
 800b344:	683a      	ldr	r2, [r7, #0]
 800b346:	429a      	cmp	r2, r3
 800b348:	d20c      	bcs.n	800b364 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b34a:	4b22      	ldr	r3, [pc, #136]	@ (800b3d4 <HAL_RCC_ClockConfig+0x1b8>)
 800b34c:	683a      	ldr	r2, [r7, #0]
 800b34e:	b2d2      	uxtb	r2, r2
 800b350:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b352:	4b20      	ldr	r3, [pc, #128]	@ (800b3d4 <HAL_RCC_ClockConfig+0x1b8>)
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	f003 0307 	and.w	r3, r3, #7
 800b35a:	683a      	ldr	r2, [r7, #0]
 800b35c:	429a      	cmp	r2, r3
 800b35e:	d001      	beq.n	800b364 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b360:	2301      	movs	r3, #1
 800b362:	e032      	b.n	800b3ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	f003 0304 	and.w	r3, r3, #4
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d008      	beq.n	800b382 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b370:	4b19      	ldr	r3, [pc, #100]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b372:	689b      	ldr	r3, [r3, #8]
 800b374:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	68db      	ldr	r3, [r3, #12]
 800b37c:	4916      	ldr	r1, [pc, #88]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b37e:	4313      	orrs	r3, r2
 800b380:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	f003 0308 	and.w	r3, r3, #8
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d009      	beq.n	800b3a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b38e:	4b12      	ldr	r3, [pc, #72]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b390:	689b      	ldr	r3, [r3, #8]
 800b392:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	691b      	ldr	r3, [r3, #16]
 800b39a:	00db      	lsls	r3, r3, #3
 800b39c:	490e      	ldr	r1, [pc, #56]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b39e:	4313      	orrs	r3, r2
 800b3a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b3a2:	f000 f821 	bl	800b3e8 <HAL_RCC_GetSysClockFreq>
 800b3a6:	4602      	mov	r2, r0
 800b3a8:	4b0b      	ldr	r3, [pc, #44]	@ (800b3d8 <HAL_RCC_ClockConfig+0x1bc>)
 800b3aa:	689b      	ldr	r3, [r3, #8]
 800b3ac:	091b      	lsrs	r3, r3, #4
 800b3ae:	f003 030f 	and.w	r3, r3, #15
 800b3b2:	490a      	ldr	r1, [pc, #40]	@ (800b3dc <HAL_RCC_ClockConfig+0x1c0>)
 800b3b4:	5ccb      	ldrb	r3, [r1, r3]
 800b3b6:	fa22 f303 	lsr.w	r3, r2, r3
 800b3ba:	4a09      	ldr	r2, [pc, #36]	@ (800b3e0 <HAL_RCC_ClockConfig+0x1c4>)
 800b3bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800b3be:	4b09      	ldr	r3, [pc, #36]	@ (800b3e4 <HAL_RCC_ClockConfig+0x1c8>)
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	f7fb f9f6 	bl	80067b4 <HAL_InitTick>

  return HAL_OK;
 800b3c8:	2300      	movs	r3, #0
}
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	3710      	adds	r7, #16
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	bd80      	pop	{r7, pc}
 800b3d2:	bf00      	nop
 800b3d4:	40023c00 	.word	0x40023c00
 800b3d8:	40023800 	.word	0x40023800
 800b3dc:	08011368 	.word	0x08011368
 800b3e0:	20001918 	.word	0x20001918
 800b3e4:	2000191c 	.word	0x2000191c

0800b3e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b3e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b3ec:	b094      	sub	sp, #80	@ 0x50
 800b3ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b400:	4b79      	ldr	r3, [pc, #484]	@ (800b5e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800b402:	689b      	ldr	r3, [r3, #8]
 800b404:	f003 030c 	and.w	r3, r3, #12
 800b408:	2b08      	cmp	r3, #8
 800b40a:	d00d      	beq.n	800b428 <HAL_RCC_GetSysClockFreq+0x40>
 800b40c:	2b08      	cmp	r3, #8
 800b40e:	f200 80e1 	bhi.w	800b5d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 800b412:	2b00      	cmp	r3, #0
 800b414:	d002      	beq.n	800b41c <HAL_RCC_GetSysClockFreq+0x34>
 800b416:	2b04      	cmp	r3, #4
 800b418:	d003      	beq.n	800b422 <HAL_RCC_GetSysClockFreq+0x3a>
 800b41a:	e0db      	b.n	800b5d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b41c:	4b73      	ldr	r3, [pc, #460]	@ (800b5ec <HAL_RCC_GetSysClockFreq+0x204>)
 800b41e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800b420:	e0db      	b.n	800b5da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b422:	4b73      	ldr	r3, [pc, #460]	@ (800b5f0 <HAL_RCC_GetSysClockFreq+0x208>)
 800b424:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800b426:	e0d8      	b.n	800b5da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b428:	4b6f      	ldr	r3, [pc, #444]	@ (800b5e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800b42a:	685b      	ldr	r3, [r3, #4]
 800b42c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b430:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b432:	4b6d      	ldr	r3, [pc, #436]	@ (800b5e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800b434:	685b      	ldr	r3, [r3, #4]
 800b436:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d063      	beq.n	800b506 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b43e:	4b6a      	ldr	r3, [pc, #424]	@ (800b5e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800b440:	685b      	ldr	r3, [r3, #4]
 800b442:	099b      	lsrs	r3, r3, #6
 800b444:	2200      	movs	r2, #0
 800b446:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b448:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800b44a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b44c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b450:	633b      	str	r3, [r7, #48]	@ 0x30
 800b452:	2300      	movs	r3, #0
 800b454:	637b      	str	r3, [r7, #52]	@ 0x34
 800b456:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800b45a:	4622      	mov	r2, r4
 800b45c:	462b      	mov	r3, r5
 800b45e:	f04f 0000 	mov.w	r0, #0
 800b462:	f04f 0100 	mov.w	r1, #0
 800b466:	0159      	lsls	r1, r3, #5
 800b468:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b46c:	0150      	lsls	r0, r2, #5
 800b46e:	4602      	mov	r2, r0
 800b470:	460b      	mov	r3, r1
 800b472:	4621      	mov	r1, r4
 800b474:	1a51      	subs	r1, r2, r1
 800b476:	6139      	str	r1, [r7, #16]
 800b478:	4629      	mov	r1, r5
 800b47a:	eb63 0301 	sbc.w	r3, r3, r1
 800b47e:	617b      	str	r3, [r7, #20]
 800b480:	f04f 0200 	mov.w	r2, #0
 800b484:	f04f 0300 	mov.w	r3, #0
 800b488:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b48c:	4659      	mov	r1, fp
 800b48e:	018b      	lsls	r3, r1, #6
 800b490:	4651      	mov	r1, sl
 800b492:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800b496:	4651      	mov	r1, sl
 800b498:	018a      	lsls	r2, r1, #6
 800b49a:	4651      	mov	r1, sl
 800b49c:	ebb2 0801 	subs.w	r8, r2, r1
 800b4a0:	4659      	mov	r1, fp
 800b4a2:	eb63 0901 	sbc.w	r9, r3, r1
 800b4a6:	f04f 0200 	mov.w	r2, #0
 800b4aa:	f04f 0300 	mov.w	r3, #0
 800b4ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b4b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b4b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b4ba:	4690      	mov	r8, r2
 800b4bc:	4699      	mov	r9, r3
 800b4be:	4623      	mov	r3, r4
 800b4c0:	eb18 0303 	adds.w	r3, r8, r3
 800b4c4:	60bb      	str	r3, [r7, #8]
 800b4c6:	462b      	mov	r3, r5
 800b4c8:	eb49 0303 	adc.w	r3, r9, r3
 800b4cc:	60fb      	str	r3, [r7, #12]
 800b4ce:	f04f 0200 	mov.w	r2, #0
 800b4d2:	f04f 0300 	mov.w	r3, #0
 800b4d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800b4da:	4629      	mov	r1, r5
 800b4dc:	024b      	lsls	r3, r1, #9
 800b4de:	4621      	mov	r1, r4
 800b4e0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800b4e4:	4621      	mov	r1, r4
 800b4e6:	024a      	lsls	r2, r1, #9
 800b4e8:	4610      	mov	r0, r2
 800b4ea:	4619      	mov	r1, r3
 800b4ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b4f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b4f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b4f8:	f7f5 f942 	bl	8000780 <__aeabi_uldivmod>
 800b4fc:	4602      	mov	r2, r0
 800b4fe:	460b      	mov	r3, r1
 800b500:	4613      	mov	r3, r2
 800b502:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b504:	e058      	b.n	800b5b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b506:	4b38      	ldr	r3, [pc, #224]	@ (800b5e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800b508:	685b      	ldr	r3, [r3, #4]
 800b50a:	099b      	lsrs	r3, r3, #6
 800b50c:	2200      	movs	r2, #0
 800b50e:	4618      	mov	r0, r3
 800b510:	4611      	mov	r1, r2
 800b512:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800b516:	623b      	str	r3, [r7, #32]
 800b518:	2300      	movs	r3, #0
 800b51a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b51c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800b520:	4642      	mov	r2, r8
 800b522:	464b      	mov	r3, r9
 800b524:	f04f 0000 	mov.w	r0, #0
 800b528:	f04f 0100 	mov.w	r1, #0
 800b52c:	0159      	lsls	r1, r3, #5
 800b52e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b532:	0150      	lsls	r0, r2, #5
 800b534:	4602      	mov	r2, r0
 800b536:	460b      	mov	r3, r1
 800b538:	4641      	mov	r1, r8
 800b53a:	ebb2 0a01 	subs.w	sl, r2, r1
 800b53e:	4649      	mov	r1, r9
 800b540:	eb63 0b01 	sbc.w	fp, r3, r1
 800b544:	f04f 0200 	mov.w	r2, #0
 800b548:	f04f 0300 	mov.w	r3, #0
 800b54c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800b550:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800b554:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800b558:	ebb2 040a 	subs.w	r4, r2, sl
 800b55c:	eb63 050b 	sbc.w	r5, r3, fp
 800b560:	f04f 0200 	mov.w	r2, #0
 800b564:	f04f 0300 	mov.w	r3, #0
 800b568:	00eb      	lsls	r3, r5, #3
 800b56a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b56e:	00e2      	lsls	r2, r4, #3
 800b570:	4614      	mov	r4, r2
 800b572:	461d      	mov	r5, r3
 800b574:	4643      	mov	r3, r8
 800b576:	18e3      	adds	r3, r4, r3
 800b578:	603b      	str	r3, [r7, #0]
 800b57a:	464b      	mov	r3, r9
 800b57c:	eb45 0303 	adc.w	r3, r5, r3
 800b580:	607b      	str	r3, [r7, #4]
 800b582:	f04f 0200 	mov.w	r2, #0
 800b586:	f04f 0300 	mov.w	r3, #0
 800b58a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b58e:	4629      	mov	r1, r5
 800b590:	028b      	lsls	r3, r1, #10
 800b592:	4621      	mov	r1, r4
 800b594:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b598:	4621      	mov	r1, r4
 800b59a:	028a      	lsls	r2, r1, #10
 800b59c:	4610      	mov	r0, r2
 800b59e:	4619      	mov	r1, r3
 800b5a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	61bb      	str	r3, [r7, #24]
 800b5a6:	61fa      	str	r2, [r7, #28]
 800b5a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b5ac:	f7f5 f8e8 	bl	8000780 <__aeabi_uldivmod>
 800b5b0:	4602      	mov	r2, r0
 800b5b2:	460b      	mov	r3, r1
 800b5b4:	4613      	mov	r3, r2
 800b5b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800b5b8:	4b0b      	ldr	r3, [pc, #44]	@ (800b5e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800b5ba:	685b      	ldr	r3, [r3, #4]
 800b5bc:	0c1b      	lsrs	r3, r3, #16
 800b5be:	f003 0303 	and.w	r3, r3, #3
 800b5c2:	3301      	adds	r3, #1
 800b5c4:	005b      	lsls	r3, r3, #1
 800b5c6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800b5c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b5ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b5cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800b5d2:	e002      	b.n	800b5da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b5d4:	4b05      	ldr	r3, [pc, #20]	@ (800b5ec <HAL_RCC_GetSysClockFreq+0x204>)
 800b5d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800b5d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b5da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800b5dc:	4618      	mov	r0, r3
 800b5de:	3750      	adds	r7, #80	@ 0x50
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b5e6:	bf00      	nop
 800b5e8:	40023800 	.word	0x40023800
 800b5ec:	00f42400 	.word	0x00f42400
 800b5f0:	007a1200 	.word	0x007a1200

0800b5f4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b086      	sub	sp, #24
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800b600:	2300      	movs	r3, #0
 800b602:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	f003 0301 	and.w	r3, r3, #1
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d105      	bne.n	800b61c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d035      	beq.n	800b688 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b61c:	4b62      	ldr	r3, [pc, #392]	@ (800b7a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b61e:	2200      	movs	r2, #0
 800b620:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b622:	f7fb f90b 	bl	800683c <HAL_GetTick>
 800b626:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b628:	e008      	b.n	800b63c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800b62a:	f7fb f907 	bl	800683c <HAL_GetTick>
 800b62e:	4602      	mov	r2, r0
 800b630:	697b      	ldr	r3, [r7, #20]
 800b632:	1ad3      	subs	r3, r2, r3
 800b634:	2b02      	cmp	r3, #2
 800b636:	d901      	bls.n	800b63c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b638:	2303      	movs	r3, #3
 800b63a:	e0b0      	b.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b63c:	4b5b      	ldr	r3, [pc, #364]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b644:	2b00      	cmp	r3, #0
 800b646:	d1f0      	bne.n	800b62a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	685b      	ldr	r3, [r3, #4]
 800b64c:	019a      	lsls	r2, r3, #6
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	689b      	ldr	r3, [r3, #8]
 800b652:	071b      	lsls	r3, r3, #28
 800b654:	4955      	ldr	r1, [pc, #340]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b656:	4313      	orrs	r3, r2
 800b658:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b65c:	4b52      	ldr	r3, [pc, #328]	@ (800b7a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b65e:	2201      	movs	r2, #1
 800b660:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b662:	f7fb f8eb 	bl	800683c <HAL_GetTick>
 800b666:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b668:	e008      	b.n	800b67c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800b66a:	f7fb f8e7 	bl	800683c <HAL_GetTick>
 800b66e:	4602      	mov	r2, r0
 800b670:	697b      	ldr	r3, [r7, #20]
 800b672:	1ad3      	subs	r3, r2, r3
 800b674:	2b02      	cmp	r3, #2
 800b676:	d901      	bls.n	800b67c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b678:	2303      	movs	r3, #3
 800b67a:	e090      	b.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b67c:	4b4b      	ldr	r3, [pc, #300]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b684:	2b00      	cmp	r3, #0
 800b686:	d0f0      	beq.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f003 0302 	and.w	r3, r3, #2
 800b690:	2b00      	cmp	r3, #0
 800b692:	f000 8083 	beq.w	800b79c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b696:	2300      	movs	r3, #0
 800b698:	60fb      	str	r3, [r7, #12]
 800b69a:	4b44      	ldr	r3, [pc, #272]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b69c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b69e:	4a43      	ldr	r2, [pc, #268]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b6a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b6a4:	6413      	str	r3, [r2, #64]	@ 0x40
 800b6a6:	4b41      	ldr	r3, [pc, #260]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b6a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b6ae:	60fb      	str	r3, [r7, #12]
 800b6b0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b6b2:	4b3f      	ldr	r3, [pc, #252]	@ (800b7b0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	4a3e      	ldr	r2, [pc, #248]	@ (800b7b0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b6b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b6bc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b6be:	f7fb f8bd 	bl	800683c <HAL_GetTick>
 800b6c2:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800b6c4:	e008      	b.n	800b6d8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b6c6:	f7fb f8b9 	bl	800683c <HAL_GetTick>
 800b6ca:	4602      	mov	r2, r0
 800b6cc:	697b      	ldr	r3, [r7, #20]
 800b6ce:	1ad3      	subs	r3, r2, r3
 800b6d0:	2b02      	cmp	r3, #2
 800b6d2:	d901      	bls.n	800b6d8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800b6d4:	2303      	movs	r3, #3
 800b6d6:	e062      	b.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800b6d8:	4b35      	ldr	r3, [pc, #212]	@ (800b7b0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d0f0      	beq.n	800b6c6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b6e4:	4b31      	ldr	r3, [pc, #196]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b6e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b6e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b6ec:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b6ee:	693b      	ldr	r3, [r7, #16]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d02f      	beq.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	68db      	ldr	r3, [r3, #12]
 800b6f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b6fc:	693a      	ldr	r2, [r7, #16]
 800b6fe:	429a      	cmp	r2, r3
 800b700:	d028      	beq.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b702:	4b2a      	ldr	r3, [pc, #168]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b706:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b70a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b70c:	4b29      	ldr	r3, [pc, #164]	@ (800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b70e:	2201      	movs	r2, #1
 800b710:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b712:	4b28      	ldr	r3, [pc, #160]	@ (800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b714:	2200      	movs	r2, #0
 800b716:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b718:	4a24      	ldr	r2, [pc, #144]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b71a:	693b      	ldr	r3, [r7, #16]
 800b71c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b71e:	4b23      	ldr	r3, [pc, #140]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b722:	f003 0301 	and.w	r3, r3, #1
 800b726:	2b01      	cmp	r3, #1
 800b728:	d114      	bne.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800b72a:	f7fb f887 	bl	800683c <HAL_GetTick>
 800b72e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b730:	e00a      	b.n	800b748 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b732:	f7fb f883 	bl	800683c <HAL_GetTick>
 800b736:	4602      	mov	r2, r0
 800b738:	697b      	ldr	r3, [r7, #20]
 800b73a:	1ad3      	subs	r3, r2, r3
 800b73c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b740:	4293      	cmp	r3, r2
 800b742:	d901      	bls.n	800b748 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800b744:	2303      	movs	r3, #3
 800b746:	e02a      	b.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b748:	4b18      	ldr	r3, [pc, #96]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b74a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b74c:	f003 0302 	and.w	r3, r3, #2
 800b750:	2b00      	cmp	r3, #0
 800b752:	d0ee      	beq.n	800b732 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	68db      	ldr	r3, [r3, #12]
 800b758:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b75c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b760:	d10d      	bne.n	800b77e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800b762:	4b12      	ldr	r3, [pc, #72]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b764:	689b      	ldr	r3, [r3, #8]
 800b766:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	68db      	ldr	r3, [r3, #12]
 800b76e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b772:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b776:	490d      	ldr	r1, [pc, #52]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b778:	4313      	orrs	r3, r2
 800b77a:	608b      	str	r3, [r1, #8]
 800b77c:	e005      	b.n	800b78a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800b77e:	4b0b      	ldr	r3, [pc, #44]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b780:	689b      	ldr	r3, [r3, #8]
 800b782:	4a0a      	ldr	r2, [pc, #40]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b784:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800b788:	6093      	str	r3, [r2, #8]
 800b78a:	4b08      	ldr	r3, [pc, #32]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b78c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	68db      	ldr	r3, [r3, #12]
 800b792:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b796:	4905      	ldr	r1, [pc, #20]	@ (800b7ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b798:	4313      	orrs	r3, r2
 800b79a:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800b79c:	2300      	movs	r3, #0
}
 800b79e:	4618      	mov	r0, r3
 800b7a0:	3718      	adds	r7, #24
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	bd80      	pop	{r7, pc}
 800b7a6:	bf00      	nop
 800b7a8:	42470068 	.word	0x42470068
 800b7ac:	40023800 	.word	0x40023800
 800b7b0:	40007000 	.word	0x40007000
 800b7b4:	42470e40 	.word	0x42470e40

0800b7b8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800b7b8:	b480      	push	{r7}
 800b7ba:	b087      	sub	sp, #28
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	2b01      	cmp	r3, #1
 800b7d4:	d13f      	bne.n	800b856 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800b7d6:	4b24      	ldr	r3, [pc, #144]	@ (800b868 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b7d8:	689b      	ldr	r3, [r3, #8]
 800b7da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b7de:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d006      	beq.n	800b7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b7ec:	d12f      	bne.n	800b84e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800b7ee:	4b1f      	ldr	r3, [pc, #124]	@ (800b86c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800b7f0:	617b      	str	r3, [r7, #20]
          break;
 800b7f2:	e02f      	b.n	800b854 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800b7f4:	4b1c      	ldr	r3, [pc, #112]	@ (800b868 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b7f6:	685b      	ldr	r3, [r3, #4]
 800b7f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b7fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b800:	d108      	bne.n	800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800b802:	4b19      	ldr	r3, [pc, #100]	@ (800b868 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b804:	685b      	ldr	r3, [r3, #4]
 800b806:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b80a:	4a19      	ldr	r2, [pc, #100]	@ (800b870 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800b80c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b810:	613b      	str	r3, [r7, #16]
 800b812:	e007      	b.n	800b824 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800b814:	4b14      	ldr	r3, [pc, #80]	@ (800b868 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b816:	685b      	ldr	r3, [r3, #4]
 800b818:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b81c:	4a15      	ldr	r2, [pc, #84]	@ (800b874 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800b81e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b822:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800b824:	4b10      	ldr	r3, [pc, #64]	@ (800b868 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b826:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b82a:	099b      	lsrs	r3, r3, #6
 800b82c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b830:	693b      	ldr	r3, [r7, #16]
 800b832:	fb02 f303 	mul.w	r3, r2, r3
 800b836:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800b838:	4b0b      	ldr	r3, [pc, #44]	@ (800b868 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b83a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b83e:	0f1b      	lsrs	r3, r3, #28
 800b840:	f003 0307 	and.w	r3, r3, #7
 800b844:	68ba      	ldr	r2, [r7, #8]
 800b846:	fbb2 f3f3 	udiv	r3, r2, r3
 800b84a:	617b      	str	r3, [r7, #20]
          break;
 800b84c:	e002      	b.n	800b854 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800b84e:	2300      	movs	r3, #0
 800b850:	617b      	str	r3, [r7, #20]
          break;
 800b852:	bf00      	nop
        }
      }
      break;
 800b854:	e000      	b.n	800b858 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 800b856:	bf00      	nop
    }
  }
  return frequency;
 800b858:	697b      	ldr	r3, [r7, #20]
}
 800b85a:	4618      	mov	r0, r3
 800b85c:	371c      	adds	r7, #28
 800b85e:	46bd      	mov	sp, r7
 800b860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b864:	4770      	bx	lr
 800b866:	bf00      	nop
 800b868:	40023800 	.word	0x40023800
 800b86c:	00bb8000 	.word	0x00bb8000
 800b870:	007a1200 	.word	0x007a1200
 800b874:	00f42400 	.word	0x00f42400

0800b878 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b082      	sub	sp, #8
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d101      	bne.n	800b88a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b886:	2301      	movs	r3, #1
 800b888:	e07b      	b.n	800b982 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d108      	bne.n	800b8a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	685b      	ldr	r3, [r3, #4]
 800b896:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b89a:	d009      	beq.n	800b8b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2200      	movs	r2, #0
 800b8a0:	61da      	str	r2, [r3, #28]
 800b8a2:	e005      	b.n	800b8b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b8bc:	b2db      	uxtb	r3, r3
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d106      	bne.n	800b8d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b8ca:	6878      	ldr	r0, [r7, #4]
 800b8cc:	f7fa fde4 	bl	8006498 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2202      	movs	r2, #2
 800b8d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	681a      	ldr	r2, [r3, #0]
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b8e6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	685b      	ldr	r3, [r3, #4]
 800b8ec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	689b      	ldr	r3, [r3, #8]
 800b8f4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b8f8:	431a      	orrs	r2, r3
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	68db      	ldr	r3, [r3, #12]
 800b8fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b902:	431a      	orrs	r2, r3
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	691b      	ldr	r3, [r3, #16]
 800b908:	f003 0302 	and.w	r3, r3, #2
 800b90c:	431a      	orrs	r2, r3
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	695b      	ldr	r3, [r3, #20]
 800b912:	f003 0301 	and.w	r3, r3, #1
 800b916:	431a      	orrs	r2, r3
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	699b      	ldr	r3, [r3, #24]
 800b91c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b920:	431a      	orrs	r2, r3
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	69db      	ldr	r3, [r3, #28]
 800b926:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b92a:	431a      	orrs	r2, r3
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	6a1b      	ldr	r3, [r3, #32]
 800b930:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b934:	ea42 0103 	orr.w	r1, r2, r3
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b93c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	430a      	orrs	r2, r1
 800b946:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	699b      	ldr	r3, [r3, #24]
 800b94c:	0c1b      	lsrs	r3, r3, #16
 800b94e:	f003 0104 	and.w	r1, r3, #4
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b956:	f003 0210 	and.w	r2, r3, #16
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	430a      	orrs	r2, r1
 800b960:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	69da      	ldr	r2, [r3, #28]
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b970:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	2200      	movs	r2, #0
 800b976:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2201      	movs	r2, #1
 800b97c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800b980:	2300      	movs	r3, #0
}
 800b982:	4618      	mov	r0, r3
 800b984:	3708      	adds	r7, #8
 800b986:	46bd      	mov	sp, r7
 800b988:	bd80      	pop	{r7, pc}

0800b98a <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b98a:	b084      	sub	sp, #16
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b084      	sub	sp, #16
 800b990:	af00      	add	r7, sp, #0
 800b992:	6078      	str	r0, [r7, #4]
 800b994:	f107 001c 	add.w	r0, r7, #28
 800b998:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b99c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800b9a0:	2b01      	cmp	r3, #1
 800b9a2:	d123      	bne.n	800b9ec <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9a8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	68db      	ldr	r3, [r3, #12]
 800b9b4:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800b9b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b9bc:	687a      	ldr	r2, [r7, #4]
 800b9be:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	68db      	ldr	r3, [r3, #12]
 800b9c4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b9cc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b9d0:	2b01      	cmp	r3, #1
 800b9d2:	d105      	bne.n	800b9e0 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	68db      	ldr	r3, [r3, #12]
 800b9d8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f000 f9dc 	bl	800bd9e <USB_CoreReset>
 800b9e6:	4603      	mov	r3, r0
 800b9e8:	73fb      	strb	r3, [r7, #15]
 800b9ea:	e01b      	b.n	800ba24 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	68db      	ldr	r3, [r3, #12]
 800b9f0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b9f8:	6878      	ldr	r0, [r7, #4]
 800b9fa:	f000 f9d0 	bl	800bd9e <USB_CoreReset>
 800b9fe:	4603      	mov	r3, r0
 800ba00:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800ba02:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d106      	bne.n	800ba18 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba0e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	639a      	str	r2, [r3, #56]	@ 0x38
 800ba16:	e005      	b.n	800ba24 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba1c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800ba24:	7fbb      	ldrb	r3, [r7, #30]
 800ba26:	2b01      	cmp	r3, #1
 800ba28:	d10b      	bne.n	800ba42 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	689b      	ldr	r3, [r3, #8]
 800ba2e:	f043 0206 	orr.w	r2, r3, #6
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	689b      	ldr	r3, [r3, #8]
 800ba3a:	f043 0220 	orr.w	r2, r3, #32
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ba42:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba44:	4618      	mov	r0, r3
 800ba46:	3710      	adds	r7, #16
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ba4e:	b004      	add	sp, #16
 800ba50:	4770      	bx	lr

0800ba52 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ba52:	b480      	push	{r7}
 800ba54:	b083      	sub	sp, #12
 800ba56:	af00      	add	r7, sp, #0
 800ba58:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	689b      	ldr	r3, [r3, #8]
 800ba5e:	f043 0201 	orr.w	r2, r3, #1
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ba66:	2300      	movs	r3, #0
}
 800ba68:	4618      	mov	r0, r3
 800ba6a:	370c      	adds	r7, #12
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba72:	4770      	bx	lr

0800ba74 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ba74:	b480      	push	{r7}
 800ba76:	b083      	sub	sp, #12
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	689b      	ldr	r3, [r3, #8]
 800ba80:	f023 0201 	bic.w	r2, r3, #1
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ba88:	2300      	movs	r3, #0
}
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	370c      	adds	r7, #12
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba94:	4770      	bx	lr

0800ba96 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ba96:	b580      	push	{r7, lr}
 800ba98:	b084      	sub	sp, #16
 800ba9a:	af00      	add	r7, sp, #0
 800ba9c:	6078      	str	r0, [r7, #4]
 800ba9e:	460b      	mov	r3, r1
 800baa0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800baa2:	2300      	movs	r3, #0
 800baa4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	68db      	ldr	r3, [r3, #12]
 800baaa:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800bab2:	78fb      	ldrb	r3, [r7, #3]
 800bab4:	2b01      	cmp	r3, #1
 800bab6:	d115      	bne.n	800bae4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	68db      	ldr	r3, [r3, #12]
 800babc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800bac4:	200a      	movs	r0, #10
 800bac6:	f7fa fec5 	bl	8006854 <HAL_Delay>
      ms += 10U;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	330a      	adds	r3, #10
 800bace:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800bad0:	6878      	ldr	r0, [r7, #4]
 800bad2:	f000 f956 	bl	800bd82 <USB_GetMode>
 800bad6:	4603      	mov	r3, r0
 800bad8:	2b01      	cmp	r3, #1
 800bada:	d01e      	beq.n	800bb1a <USB_SetCurrentMode+0x84>
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	2bc7      	cmp	r3, #199	@ 0xc7
 800bae0:	d9f0      	bls.n	800bac4 <USB_SetCurrentMode+0x2e>
 800bae2:	e01a      	b.n	800bb1a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800bae4:	78fb      	ldrb	r3, [r7, #3]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d115      	bne.n	800bb16 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	68db      	ldr	r3, [r3, #12]
 800baee:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800baf6:	200a      	movs	r0, #10
 800baf8:	f7fa feac 	bl	8006854 <HAL_Delay>
      ms += 10U;
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	330a      	adds	r3, #10
 800bb00:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f000 f93d 	bl	800bd82 <USB_GetMode>
 800bb08:	4603      	mov	r3, r0
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d005      	beq.n	800bb1a <USB_SetCurrentMode+0x84>
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	2bc7      	cmp	r3, #199	@ 0xc7
 800bb12:	d9f0      	bls.n	800baf6 <USB_SetCurrentMode+0x60>
 800bb14:	e001      	b.n	800bb1a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800bb16:	2301      	movs	r3, #1
 800bb18:	e005      	b.n	800bb26 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	2bc8      	cmp	r3, #200	@ 0xc8
 800bb1e:	d101      	bne.n	800bb24 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800bb20:	2301      	movs	r3, #1
 800bb22:	e000      	b.n	800bb26 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800bb24:	2300      	movs	r3, #0
}
 800bb26:	4618      	mov	r0, r3
 800bb28:	3710      	adds	r7, #16
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}

0800bb2e <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800bb2e:	b480      	push	{r7}
 800bb30:	b085      	sub	sp, #20
 800bb32:	af00      	add	r7, sp, #0
 800bb34:	6078      	str	r0, [r7, #4]
 800bb36:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bb38:	2300      	movs	r3, #0
 800bb3a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	3301      	adds	r3, #1
 800bb40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bb48:	d901      	bls.n	800bb4e <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800bb4a:	2303      	movs	r3, #3
 800bb4c:	e01b      	b.n	800bb86 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	691b      	ldr	r3, [r3, #16]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	daf2      	bge.n	800bb3c <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800bb56:	2300      	movs	r3, #0
 800bb58:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	019b      	lsls	r3, r3, #6
 800bb5e:	f043 0220 	orr.w	r2, r3, #32
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	3301      	adds	r3, #1
 800bb6a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bb72:	d901      	bls.n	800bb78 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800bb74:	2303      	movs	r3, #3
 800bb76:	e006      	b.n	800bb86 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	691b      	ldr	r3, [r3, #16]
 800bb7c:	f003 0320 	and.w	r3, r3, #32
 800bb80:	2b20      	cmp	r3, #32
 800bb82:	d0f0      	beq.n	800bb66 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800bb84:	2300      	movs	r3, #0
}
 800bb86:	4618      	mov	r0, r3
 800bb88:	3714      	adds	r7, #20
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb90:	4770      	bx	lr

0800bb92 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800bb92:	b480      	push	{r7}
 800bb94:	b085      	sub	sp, #20
 800bb96:	af00      	add	r7, sp, #0
 800bb98:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	3301      	adds	r3, #1
 800bba2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bbaa:	d901      	bls.n	800bbb0 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800bbac:	2303      	movs	r3, #3
 800bbae:	e018      	b.n	800bbe2 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	691b      	ldr	r3, [r3, #16]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	daf2      	bge.n	800bb9e <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800bbb8:	2300      	movs	r3, #0
 800bbba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2210      	movs	r2, #16
 800bbc0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	3301      	adds	r3, #1
 800bbc6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bbce:	d901      	bls.n	800bbd4 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800bbd0:	2303      	movs	r3, #3
 800bbd2:	e006      	b.n	800bbe2 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	691b      	ldr	r3, [r3, #16]
 800bbd8:	f003 0310 	and.w	r3, r3, #16
 800bbdc:	2b10      	cmp	r3, #16
 800bbde:	d0f0      	beq.n	800bbc2 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800bbe0:	2300      	movs	r3, #0
}
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	3714      	adds	r7, #20
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbec:	4770      	bx	lr

0800bbee <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800bbee:	b480      	push	{r7}
 800bbf0:	b089      	sub	sp, #36	@ 0x24
 800bbf2:	af00      	add	r7, sp, #0
 800bbf4:	60f8      	str	r0, [r7, #12]
 800bbf6:	60b9      	str	r1, [r7, #8]
 800bbf8:	4611      	mov	r1, r2
 800bbfa:	461a      	mov	r2, r3
 800bbfc:	460b      	mov	r3, r1
 800bbfe:	71fb      	strb	r3, [r7, #7]
 800bc00:	4613      	mov	r3, r2
 800bc02:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800bc08:	68bb      	ldr	r3, [r7, #8]
 800bc0a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800bc0c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d123      	bne.n	800bc5c <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800bc14:	88bb      	ldrh	r3, [r7, #4]
 800bc16:	3303      	adds	r3, #3
 800bc18:	089b      	lsrs	r3, r3, #2
 800bc1a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	61bb      	str	r3, [r7, #24]
 800bc20:	e018      	b.n	800bc54 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bc22:	79fb      	ldrb	r3, [r7, #7]
 800bc24:	031a      	lsls	r2, r3, #12
 800bc26:	697b      	ldr	r3, [r7, #20]
 800bc28:	4413      	add	r3, r2
 800bc2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bc2e:	461a      	mov	r2, r3
 800bc30:	69fb      	ldr	r3, [r7, #28]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bc36:	69fb      	ldr	r3, [r7, #28]
 800bc38:	3301      	adds	r3, #1
 800bc3a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bc3c:	69fb      	ldr	r3, [r7, #28]
 800bc3e:	3301      	adds	r3, #1
 800bc40:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bc42:	69fb      	ldr	r3, [r7, #28]
 800bc44:	3301      	adds	r3, #1
 800bc46:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bc48:	69fb      	ldr	r3, [r7, #28]
 800bc4a:	3301      	adds	r3, #1
 800bc4c:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800bc4e:	69bb      	ldr	r3, [r7, #24]
 800bc50:	3301      	adds	r3, #1
 800bc52:	61bb      	str	r3, [r7, #24]
 800bc54:	69ba      	ldr	r2, [r7, #24]
 800bc56:	693b      	ldr	r3, [r7, #16]
 800bc58:	429a      	cmp	r2, r3
 800bc5a:	d3e2      	bcc.n	800bc22 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800bc5c:	2300      	movs	r3, #0
}
 800bc5e:	4618      	mov	r0, r3
 800bc60:	3724      	adds	r7, #36	@ 0x24
 800bc62:	46bd      	mov	sp, r7
 800bc64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc68:	4770      	bx	lr

0800bc6a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800bc6a:	b480      	push	{r7}
 800bc6c:	b08b      	sub	sp, #44	@ 0x2c
 800bc6e:	af00      	add	r7, sp, #0
 800bc70:	60f8      	str	r0, [r7, #12]
 800bc72:	60b9      	str	r1, [r7, #8]
 800bc74:	4613      	mov	r3, r2
 800bc76:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800bc80:	88fb      	ldrh	r3, [r7, #6]
 800bc82:	089b      	lsrs	r3, r3, #2
 800bc84:	b29b      	uxth	r3, r3
 800bc86:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800bc88:	88fb      	ldrh	r3, [r7, #6]
 800bc8a:	f003 0303 	and.w	r3, r3, #3
 800bc8e:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800bc90:	2300      	movs	r3, #0
 800bc92:	623b      	str	r3, [r7, #32]
 800bc94:	e014      	b.n	800bcc0 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bc96:	69bb      	ldr	r3, [r7, #24]
 800bc98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bc9c:	681a      	ldr	r2, [r3, #0]
 800bc9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bca0:	601a      	str	r2, [r3, #0]
    pDest++;
 800bca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bca4:	3301      	adds	r3, #1
 800bca6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800bca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcaa:	3301      	adds	r3, #1
 800bcac:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800bcae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcb0:	3301      	adds	r3, #1
 800bcb2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800bcb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcb6:	3301      	adds	r3, #1
 800bcb8:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800bcba:	6a3b      	ldr	r3, [r7, #32]
 800bcbc:	3301      	adds	r3, #1
 800bcbe:	623b      	str	r3, [r7, #32]
 800bcc0:	6a3a      	ldr	r2, [r7, #32]
 800bcc2:	697b      	ldr	r3, [r7, #20]
 800bcc4:	429a      	cmp	r2, r3
 800bcc6:	d3e6      	bcc.n	800bc96 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800bcc8:	8bfb      	ldrh	r3, [r7, #30]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d01e      	beq.n	800bd0c <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800bcce:	2300      	movs	r3, #0
 800bcd0:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800bcd2:	69bb      	ldr	r3, [r7, #24]
 800bcd4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bcd8:	461a      	mov	r2, r3
 800bcda:	f107 0310 	add.w	r3, r7, #16
 800bcde:	6812      	ldr	r2, [r2, #0]
 800bce0:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800bce2:	693a      	ldr	r2, [r7, #16]
 800bce4:	6a3b      	ldr	r3, [r7, #32]
 800bce6:	b2db      	uxtb	r3, r3
 800bce8:	00db      	lsls	r3, r3, #3
 800bcea:	fa22 f303 	lsr.w	r3, r2, r3
 800bcee:	b2da      	uxtb	r2, r3
 800bcf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcf2:	701a      	strb	r2, [r3, #0]
      i++;
 800bcf4:	6a3b      	ldr	r3, [r7, #32]
 800bcf6:	3301      	adds	r3, #1
 800bcf8:	623b      	str	r3, [r7, #32]
      pDest++;
 800bcfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcfc:	3301      	adds	r3, #1
 800bcfe:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800bd00:	8bfb      	ldrh	r3, [r7, #30]
 800bd02:	3b01      	subs	r3, #1
 800bd04:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800bd06:	8bfb      	ldrh	r3, [r7, #30]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d1ea      	bne.n	800bce2 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800bd0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bd0e:	4618      	mov	r0, r3
 800bd10:	372c      	adds	r7, #44	@ 0x2c
 800bd12:	46bd      	mov	sp, r7
 800bd14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd18:	4770      	bx	lr

0800bd1a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800bd1a:	b480      	push	{r7}
 800bd1c:	b085      	sub	sp, #20
 800bd1e:	af00      	add	r7, sp, #0
 800bd20:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	695b      	ldr	r3, [r3, #20]
 800bd26:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	699b      	ldr	r3, [r3, #24]
 800bd2c:	68fa      	ldr	r2, [r7, #12]
 800bd2e:	4013      	ands	r3, r2
 800bd30:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800bd32:	68fb      	ldr	r3, [r7, #12]
}
 800bd34:	4618      	mov	r0, r3
 800bd36:	3714      	adds	r7, #20
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3e:	4770      	bx	lr

0800bd40 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800bd40:	b480      	push	{r7}
 800bd42:	b085      	sub	sp, #20
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
 800bd48:	460b      	mov	r3, r1
 800bd4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800bd50:	78fb      	ldrb	r3, [r7, #3]
 800bd52:	015a      	lsls	r2, r3, #5
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	4413      	add	r3, r2
 800bd58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bd5c:	689b      	ldr	r3, [r3, #8]
 800bd5e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800bd60:	78fb      	ldrb	r3, [r7, #3]
 800bd62:	015a      	lsls	r2, r3, #5
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	4413      	add	r3, r2
 800bd68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bd6c:	68db      	ldr	r3, [r3, #12]
 800bd6e:	68ba      	ldr	r2, [r7, #8]
 800bd70:	4013      	ands	r3, r2
 800bd72:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bd74:	68bb      	ldr	r3, [r7, #8]
}
 800bd76:	4618      	mov	r0, r3
 800bd78:	3714      	adds	r7, #20
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd80:	4770      	bx	lr

0800bd82 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800bd82:	b480      	push	{r7}
 800bd84:	b083      	sub	sp, #12
 800bd86:	af00      	add	r7, sp, #0
 800bd88:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	695b      	ldr	r3, [r3, #20]
 800bd8e:	f003 0301 	and.w	r3, r3, #1
}
 800bd92:	4618      	mov	r0, r3
 800bd94:	370c      	adds	r7, #12
 800bd96:	46bd      	mov	sp, r7
 800bd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd9c:	4770      	bx	lr

0800bd9e <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800bd9e:	b480      	push	{r7}
 800bda0:	b085      	sub	sp, #20
 800bda2:	af00      	add	r7, sp, #0
 800bda4:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bda6:	2300      	movs	r3, #0
 800bda8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	3301      	adds	r3, #1
 800bdae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bdb6:	d901      	bls.n	800bdbc <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800bdb8:	2303      	movs	r3, #3
 800bdba:	e01b      	b.n	800bdf4 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	691b      	ldr	r3, [r3, #16]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	daf2      	bge.n	800bdaa <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	691b      	ldr	r3, [r3, #16]
 800bdcc:	f043 0201 	orr.w	r2, r3, #1
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	3301      	adds	r3, #1
 800bdd8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bde0:	d901      	bls.n	800bde6 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800bde2:	2303      	movs	r3, #3
 800bde4:	e006      	b.n	800bdf4 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	691b      	ldr	r3, [r3, #16]
 800bdea:	f003 0301 	and.w	r3, r3, #1
 800bdee:	2b01      	cmp	r3, #1
 800bdf0:	d0f0      	beq.n	800bdd4 <USB_CoreReset+0x36>

  return HAL_OK;
 800bdf2:	2300      	movs	r3, #0
}
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	3714      	adds	r7, #20
 800bdf8:	46bd      	mov	sp, r7
 800bdfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdfe:	4770      	bx	lr

0800be00 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800be00:	b084      	sub	sp, #16
 800be02:	b580      	push	{r7, lr}
 800be04:	b086      	sub	sp, #24
 800be06:	af00      	add	r7, sp, #0
 800be08:	6078      	str	r0, [r7, #4]
 800be0a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800be0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800be12:	2300      	movs	r3, #0
 800be14:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800be20:	461a      	mov	r2, r3
 800be22:	2300      	movs	r3, #0
 800be24:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be2a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be36:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be42:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	68db      	ldr	r3, [r3, #12]
 800be4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be52:	2b00      	cmp	r3, #0
 800be54:	d119      	bne.n	800be8a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800be56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be5a:	2b01      	cmp	r3, #1
 800be5c:	d10a      	bne.n	800be74 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	68fa      	ldr	r2, [r7, #12]
 800be68:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800be6c:	f043 0304 	orr.w	r3, r3, #4
 800be70:	6013      	str	r3, [r2, #0]
 800be72:	e014      	b.n	800be9e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	68fa      	ldr	r2, [r7, #12]
 800be7e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800be82:	f023 0304 	bic.w	r3, r3, #4
 800be86:	6013      	str	r3, [r2, #0]
 800be88:	e009      	b.n	800be9e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	68fa      	ldr	r2, [r7, #12]
 800be94:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800be98:	f023 0304 	bic.w	r3, r3, #4
 800be9c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800be9e:	2110      	movs	r1, #16
 800bea0:	6878      	ldr	r0, [r7, #4]
 800bea2:	f7ff fe44 	bl	800bb2e <USB_FlushTxFifo>
 800bea6:	4603      	mov	r3, r0
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d001      	beq.n	800beb0 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800beac:	2301      	movs	r3, #1
 800beae:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800beb0:	6878      	ldr	r0, [r7, #4]
 800beb2:	f7ff fe6e 	bl	800bb92 <USB_FlushRxFifo>
 800beb6:	4603      	mov	r3, r0
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d001      	beq.n	800bec0 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800bebc:	2301      	movs	r3, #1
 800bebe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800bec0:	2300      	movs	r3, #0
 800bec2:	613b      	str	r3, [r7, #16]
 800bec4:	e015      	b.n	800bef2 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800bec6:	693b      	ldr	r3, [r7, #16]
 800bec8:	015a      	lsls	r2, r3, #5
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	4413      	add	r3, r2
 800bece:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bed2:	461a      	mov	r2, r3
 800bed4:	f04f 33ff 	mov.w	r3, #4294967295
 800bed8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800beda:	693b      	ldr	r3, [r7, #16]
 800bedc:	015a      	lsls	r2, r3, #5
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	4413      	add	r3, r2
 800bee2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bee6:	461a      	mov	r2, r3
 800bee8:	2300      	movs	r3, #0
 800beea:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800beec:	693b      	ldr	r3, [r7, #16]
 800beee:	3301      	adds	r3, #1
 800bef0:	613b      	str	r3, [r7, #16]
 800bef2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800bef6:	461a      	mov	r2, r3
 800bef8:	693b      	ldr	r3, [r7, #16]
 800befa:	4293      	cmp	r3, r2
 800befc:	d3e3      	bcc.n	800bec6 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	2200      	movs	r2, #0
 800bf02:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	f04f 32ff 	mov.w	r2, #4294967295
 800bf0a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	4a18      	ldr	r2, [pc, #96]	@ (800bf70 <USB_HostInit+0x170>)
 800bf10:	4293      	cmp	r3, r2
 800bf12:	d10b      	bne.n	800bf2c <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bf1a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	4a15      	ldr	r2, [pc, #84]	@ (800bf74 <USB_HostInit+0x174>)
 800bf20:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	4a14      	ldr	r2, [pc, #80]	@ (800bf78 <USB_HostInit+0x178>)
 800bf26:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800bf2a:	e009      	b.n	800bf40 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2280      	movs	r2, #128	@ 0x80
 800bf30:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	4a11      	ldr	r2, [pc, #68]	@ (800bf7c <USB_HostInit+0x17c>)
 800bf36:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	4a11      	ldr	r2, [pc, #68]	@ (800bf80 <USB_HostInit+0x180>)
 800bf3c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800bf40:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d105      	bne.n	800bf54 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	699b      	ldr	r3, [r3, #24]
 800bf4c:	f043 0210 	orr.w	r2, r3, #16
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	699a      	ldr	r2, [r3, #24]
 800bf58:	4b0a      	ldr	r3, [pc, #40]	@ (800bf84 <USB_HostInit+0x184>)
 800bf5a:	4313      	orrs	r3, r2
 800bf5c:	687a      	ldr	r2, [r7, #4]
 800bf5e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800bf60:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf62:	4618      	mov	r0, r3
 800bf64:	3718      	adds	r7, #24
 800bf66:	46bd      	mov	sp, r7
 800bf68:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bf6c:	b004      	add	sp, #16
 800bf6e:	4770      	bx	lr
 800bf70:	40040000 	.word	0x40040000
 800bf74:	01000200 	.word	0x01000200
 800bf78:	00e00300 	.word	0x00e00300
 800bf7c:	00600080 	.word	0x00600080
 800bf80:	004000e0 	.word	0x004000e0
 800bf84:	a3200008 	.word	0xa3200008

0800bf88 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800bf88:	b480      	push	{r7}
 800bf8a:	b085      	sub	sp, #20
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	6078      	str	r0, [r7, #4]
 800bf90:	460b      	mov	r3, r1
 800bf92:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	68fa      	ldr	r2, [r7, #12]
 800bfa2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bfa6:	f023 0303 	bic.w	r3, r3, #3
 800bfaa:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bfb2:	681a      	ldr	r2, [r3, #0]
 800bfb4:	78fb      	ldrb	r3, [r7, #3]
 800bfb6:	f003 0303 	and.w	r3, r3, #3
 800bfba:	68f9      	ldr	r1, [r7, #12]
 800bfbc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800bfc0:	4313      	orrs	r3, r2
 800bfc2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800bfc4:	78fb      	ldrb	r3, [r7, #3]
 800bfc6:	2b01      	cmp	r3, #1
 800bfc8:	d107      	bne.n	800bfda <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bfd0:	461a      	mov	r2, r3
 800bfd2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800bfd6:	6053      	str	r3, [r2, #4]
 800bfd8:	e00c      	b.n	800bff4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800bfda:	78fb      	ldrb	r3, [r7, #3]
 800bfdc:	2b02      	cmp	r3, #2
 800bfde:	d107      	bne.n	800bff0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bfe6:	461a      	mov	r2, r3
 800bfe8:	f241 7370 	movw	r3, #6000	@ 0x1770
 800bfec:	6053      	str	r3, [r2, #4]
 800bfee:	e001      	b.n	800bff4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800bff0:	2301      	movs	r3, #1
 800bff2:	e000      	b.n	800bff6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800bff4:	2300      	movs	r3, #0
}
 800bff6:	4618      	mov	r0, r3
 800bff8:	3714      	adds	r7, #20
 800bffa:	46bd      	mov	sp, r7
 800bffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c000:	4770      	bx	lr

0800c002 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800c002:	b580      	push	{r7, lr}
 800c004:	b084      	sub	sp, #16
 800c006:	af00      	add	r7, sp, #0
 800c008:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800c00e:	2300      	movs	r3, #0
 800c010:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800c01c:	68bb      	ldr	r3, [r7, #8]
 800c01e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800c022:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	68fa      	ldr	r2, [r7, #12]
 800c028:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800c02c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c030:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800c032:	2064      	movs	r0, #100	@ 0x64
 800c034:	f7fa fc0e 	bl	8006854 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800c038:	68bb      	ldr	r3, [r7, #8]
 800c03a:	68fa      	ldr	r2, [r7, #12]
 800c03c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800c040:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c044:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800c046:	200a      	movs	r0, #10
 800c048:	f7fa fc04 	bl	8006854 <HAL_Delay>

  return HAL_OK;
 800c04c:	2300      	movs	r3, #0
}
 800c04e:	4618      	mov	r0, r3
 800c050:	3710      	adds	r7, #16
 800c052:	46bd      	mov	sp, r7
 800c054:	bd80      	pop	{r7, pc}

0800c056 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800c056:	b480      	push	{r7}
 800c058:	b085      	sub	sp, #20
 800c05a:	af00      	add	r7, sp, #0
 800c05c:	6078      	str	r0, [r7, #4]
 800c05e:	460b      	mov	r3, r1
 800c060:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800c066:	2300      	movs	r3, #0
 800c068:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800c074:	68bb      	ldr	r3, [r7, #8]
 800c076:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800c07a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800c07c:	68bb      	ldr	r3, [r7, #8]
 800c07e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c082:	2b00      	cmp	r3, #0
 800c084:	d109      	bne.n	800c09a <USB_DriveVbus+0x44>
 800c086:	78fb      	ldrb	r3, [r7, #3]
 800c088:	2b01      	cmp	r3, #1
 800c08a:	d106      	bne.n	800c09a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800c08c:	68bb      	ldr	r3, [r7, #8]
 800c08e:	68fa      	ldr	r2, [r7, #12]
 800c090:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800c094:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800c098:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c0a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c0a4:	d109      	bne.n	800c0ba <USB_DriveVbus+0x64>
 800c0a6:	78fb      	ldrb	r3, [r7, #3]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d106      	bne.n	800c0ba <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800c0ac:	68bb      	ldr	r3, [r7, #8]
 800c0ae:	68fa      	ldr	r2, [r7, #12]
 800c0b0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800c0b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c0b8:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800c0ba:	2300      	movs	r3, #0
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	3714      	adds	r7, #20
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c6:	4770      	bx	lr

0800c0c8 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800c0c8:	b480      	push	{r7}
 800c0ca:	b085      	sub	sp, #20
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800c0e2:	68bb      	ldr	r3, [r7, #8]
 800c0e4:	0c5b      	lsrs	r3, r3, #17
 800c0e6:	f003 0303 	and.w	r3, r3, #3
}
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	3714      	adds	r7, #20
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f4:	4770      	bx	lr

0800c0f6 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800c0f6:	b480      	push	{r7}
 800c0f8:	b085      	sub	sp, #20
 800c0fa:	af00      	add	r7, sp, #0
 800c0fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c108:	689b      	ldr	r3, [r3, #8]
 800c10a:	b29b      	uxth	r3, r3
}
 800c10c:	4618      	mov	r0, r3
 800c10e:	3714      	adds	r7, #20
 800c110:	46bd      	mov	sp, r7
 800c112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c116:	4770      	bx	lr

0800c118 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b088      	sub	sp, #32
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
 800c120:	4608      	mov	r0, r1
 800c122:	4611      	mov	r1, r2
 800c124:	461a      	mov	r2, r3
 800c126:	4603      	mov	r3, r0
 800c128:	70fb      	strb	r3, [r7, #3]
 800c12a:	460b      	mov	r3, r1
 800c12c:	70bb      	strb	r3, [r7, #2]
 800c12e:	4613      	mov	r3, r2
 800c130:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800c132:	2300      	movs	r3, #0
 800c134:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800c13a:	78fb      	ldrb	r3, [r7, #3]
 800c13c:	015a      	lsls	r2, r3, #5
 800c13e:	693b      	ldr	r3, [r7, #16]
 800c140:	4413      	add	r3, r2
 800c142:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c146:	461a      	mov	r2, r3
 800c148:	f04f 33ff 	mov.w	r3, #4294967295
 800c14c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800c14e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800c152:	2b03      	cmp	r3, #3
 800c154:	d87c      	bhi.n	800c250 <USB_HC_Init+0x138>
 800c156:	a201      	add	r2, pc, #4	@ (adr r2, 800c15c <USB_HC_Init+0x44>)
 800c158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c15c:	0800c16d 	.word	0x0800c16d
 800c160:	0800c213 	.word	0x0800c213
 800c164:	0800c16d 	.word	0x0800c16d
 800c168:	0800c1d5 	.word	0x0800c1d5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c16c:	78fb      	ldrb	r3, [r7, #3]
 800c16e:	015a      	lsls	r2, r3, #5
 800c170:	693b      	ldr	r3, [r7, #16]
 800c172:	4413      	add	r3, r2
 800c174:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c178:	461a      	mov	r2, r3
 800c17a:	f240 439d 	movw	r3, #1181	@ 0x49d
 800c17e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800c180:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c184:	2b00      	cmp	r3, #0
 800c186:	da10      	bge.n	800c1aa <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800c188:	78fb      	ldrb	r3, [r7, #3]
 800c18a:	015a      	lsls	r2, r3, #5
 800c18c:	693b      	ldr	r3, [r7, #16]
 800c18e:	4413      	add	r3, r2
 800c190:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c194:	68db      	ldr	r3, [r3, #12]
 800c196:	78fa      	ldrb	r2, [r7, #3]
 800c198:	0151      	lsls	r1, r2, #5
 800c19a:	693a      	ldr	r2, [r7, #16]
 800c19c:	440a      	add	r2, r1
 800c19e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c1a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c1a6:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800c1a8:	e055      	b.n	800c256 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	4a6f      	ldr	r2, [pc, #444]	@ (800c36c <USB_HC_Init+0x254>)
 800c1ae:	4293      	cmp	r3, r2
 800c1b0:	d151      	bne.n	800c256 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800c1b2:	78fb      	ldrb	r3, [r7, #3]
 800c1b4:	015a      	lsls	r2, r3, #5
 800c1b6:	693b      	ldr	r3, [r7, #16]
 800c1b8:	4413      	add	r3, r2
 800c1ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c1be:	68db      	ldr	r3, [r3, #12]
 800c1c0:	78fa      	ldrb	r2, [r7, #3]
 800c1c2:	0151      	lsls	r1, r2, #5
 800c1c4:	693a      	ldr	r2, [r7, #16]
 800c1c6:	440a      	add	r2, r1
 800c1c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c1cc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800c1d0:	60d3      	str	r3, [r2, #12]
      break;
 800c1d2:	e040      	b.n	800c256 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c1d4:	78fb      	ldrb	r3, [r7, #3]
 800c1d6:	015a      	lsls	r2, r3, #5
 800c1d8:	693b      	ldr	r3, [r7, #16]
 800c1da:	4413      	add	r3, r2
 800c1dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c1e0:	461a      	mov	r2, r3
 800c1e2:	f240 639d 	movw	r3, #1693	@ 0x69d
 800c1e6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800c1e8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	da34      	bge.n	800c25a <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800c1f0:	78fb      	ldrb	r3, [r7, #3]
 800c1f2:	015a      	lsls	r2, r3, #5
 800c1f4:	693b      	ldr	r3, [r7, #16]
 800c1f6:	4413      	add	r3, r2
 800c1f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c1fc:	68db      	ldr	r3, [r3, #12]
 800c1fe:	78fa      	ldrb	r2, [r7, #3]
 800c200:	0151      	lsls	r1, r2, #5
 800c202:	693a      	ldr	r2, [r7, #16]
 800c204:	440a      	add	r2, r1
 800c206:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c20a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c20e:	60d3      	str	r3, [r2, #12]
      }

      break;
 800c210:	e023      	b.n	800c25a <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c212:	78fb      	ldrb	r3, [r7, #3]
 800c214:	015a      	lsls	r2, r3, #5
 800c216:	693b      	ldr	r3, [r7, #16]
 800c218:	4413      	add	r3, r2
 800c21a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c21e:	461a      	mov	r2, r3
 800c220:	f240 2325 	movw	r3, #549	@ 0x225
 800c224:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800c226:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	da17      	bge.n	800c25e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800c22e:	78fb      	ldrb	r3, [r7, #3]
 800c230:	015a      	lsls	r2, r3, #5
 800c232:	693b      	ldr	r3, [r7, #16]
 800c234:	4413      	add	r3, r2
 800c236:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c23a:	68db      	ldr	r3, [r3, #12]
 800c23c:	78fa      	ldrb	r2, [r7, #3]
 800c23e:	0151      	lsls	r1, r2, #5
 800c240:	693a      	ldr	r2, [r7, #16]
 800c242:	440a      	add	r2, r1
 800c244:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c248:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800c24c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800c24e:	e006      	b.n	800c25e <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800c250:	2301      	movs	r3, #1
 800c252:	77fb      	strb	r3, [r7, #31]
      break;
 800c254:	e004      	b.n	800c260 <USB_HC_Init+0x148>
      break;
 800c256:	bf00      	nop
 800c258:	e002      	b.n	800c260 <USB_HC_Init+0x148>
      break;
 800c25a:	bf00      	nop
 800c25c:	e000      	b.n	800c260 <USB_HC_Init+0x148>
      break;
 800c25e:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800c260:	78fb      	ldrb	r3, [r7, #3]
 800c262:	015a      	lsls	r2, r3, #5
 800c264:	693b      	ldr	r3, [r7, #16]
 800c266:	4413      	add	r3, r2
 800c268:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c26c:	461a      	mov	r2, r3
 800c26e:	2300      	movs	r3, #0
 800c270:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800c272:	78fb      	ldrb	r3, [r7, #3]
 800c274:	015a      	lsls	r2, r3, #5
 800c276:	693b      	ldr	r3, [r7, #16]
 800c278:	4413      	add	r3, r2
 800c27a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c27e:	68db      	ldr	r3, [r3, #12]
 800c280:	78fa      	ldrb	r2, [r7, #3]
 800c282:	0151      	lsls	r1, r2, #5
 800c284:	693a      	ldr	r2, [r7, #16]
 800c286:	440a      	add	r2, r1
 800c288:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c28c:	f043 0302 	orr.w	r3, r3, #2
 800c290:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800c292:	693b      	ldr	r3, [r7, #16]
 800c294:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c298:	699a      	ldr	r2, [r3, #24]
 800c29a:	78fb      	ldrb	r3, [r7, #3]
 800c29c:	f003 030f 	and.w	r3, r3, #15
 800c2a0:	2101      	movs	r1, #1
 800c2a2:	fa01 f303 	lsl.w	r3, r1, r3
 800c2a6:	6939      	ldr	r1, [r7, #16]
 800c2a8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800c2ac:	4313      	orrs	r3, r2
 800c2ae:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	699b      	ldr	r3, [r3, #24]
 800c2b4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800c2bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	da03      	bge.n	800c2cc <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800c2c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c2c8:	61bb      	str	r3, [r7, #24]
 800c2ca:	e001      	b.n	800c2d0 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800c2d0:	6878      	ldr	r0, [r7, #4]
 800c2d2:	f7ff fef9 	bl	800c0c8 <USB_GetHostSpeed>
 800c2d6:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800c2d8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c2dc:	2b02      	cmp	r3, #2
 800c2de:	d106      	bne.n	800c2ee <USB_HC_Init+0x1d6>
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	2b02      	cmp	r3, #2
 800c2e4:	d003      	beq.n	800c2ee <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800c2e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800c2ea:	617b      	str	r3, [r7, #20]
 800c2ec:	e001      	b.n	800c2f2 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c2f2:	787b      	ldrb	r3, [r7, #1]
 800c2f4:	059b      	lsls	r3, r3, #22
 800c2f6:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800c2fa:	78bb      	ldrb	r3, [r7, #2]
 800c2fc:	02db      	lsls	r3, r3, #11
 800c2fe:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c302:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800c304:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800c308:	049b      	lsls	r3, r3, #18
 800c30a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800c30e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800c310:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800c312:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800c316:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800c318:	69bb      	ldr	r3, [r7, #24]
 800c31a:	431a      	orrs	r2, r3
 800c31c:	697b      	ldr	r3, [r7, #20]
 800c31e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c320:	78fa      	ldrb	r2, [r7, #3]
 800c322:	0151      	lsls	r1, r2, #5
 800c324:	693a      	ldr	r2, [r7, #16]
 800c326:	440a      	add	r2, r1
 800c328:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800c32c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800c330:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800c332:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800c336:	2b03      	cmp	r3, #3
 800c338:	d003      	beq.n	800c342 <USB_HC_Init+0x22a>
 800c33a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800c33e:	2b01      	cmp	r3, #1
 800c340:	d10f      	bne.n	800c362 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800c342:	78fb      	ldrb	r3, [r7, #3]
 800c344:	015a      	lsls	r2, r3, #5
 800c346:	693b      	ldr	r3, [r7, #16]
 800c348:	4413      	add	r3, r2
 800c34a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	78fa      	ldrb	r2, [r7, #3]
 800c352:	0151      	lsls	r1, r2, #5
 800c354:	693a      	ldr	r2, [r7, #16]
 800c356:	440a      	add	r2, r1
 800c358:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c35c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c360:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800c362:	7ffb      	ldrb	r3, [r7, #31]
}
 800c364:	4618      	mov	r0, r3
 800c366:	3720      	adds	r7, #32
 800c368:	46bd      	mov	sp, r7
 800c36a:	bd80      	pop	{r7, pc}
 800c36c:	40040000 	.word	0x40040000

0800c370 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b08c      	sub	sp, #48	@ 0x30
 800c374:	af02      	add	r7, sp, #8
 800c376:	60f8      	str	r0, [r7, #12]
 800c378:	60b9      	str	r1, [r7, #8]
 800c37a:	4613      	mov	r3, r2
 800c37c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800c382:	68bb      	ldr	r3, [r7, #8]
 800c384:	785b      	ldrb	r3, [r3, #1]
 800c386:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800c388:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c38c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	4a5d      	ldr	r2, [pc, #372]	@ (800c508 <USB_HC_StartXfer+0x198>)
 800c392:	4293      	cmp	r3, r2
 800c394:	d12f      	bne.n	800c3f6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800c396:	79fb      	ldrb	r3, [r7, #7]
 800c398:	2b01      	cmp	r3, #1
 800c39a:	d11c      	bne.n	800c3d6 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	7c9b      	ldrb	r3, [r3, #18]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d003      	beq.n	800c3ac <USB_HC_StartXfer+0x3c>
 800c3a4:	68bb      	ldr	r3, [r7, #8]
 800c3a6:	7c9b      	ldrb	r3, [r3, #18]
 800c3a8:	2b02      	cmp	r3, #2
 800c3aa:	d124      	bne.n	800c3f6 <USB_HC_StartXfer+0x86>
 800c3ac:	68bb      	ldr	r3, [r7, #8]
 800c3ae:	799b      	ldrb	r3, [r3, #6]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d120      	bne.n	800c3f6 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800c3b4:	69fb      	ldr	r3, [r7, #28]
 800c3b6:	015a      	lsls	r2, r3, #5
 800c3b8:	6a3b      	ldr	r3, [r7, #32]
 800c3ba:	4413      	add	r3, r2
 800c3bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c3c0:	68db      	ldr	r3, [r3, #12]
 800c3c2:	69fa      	ldr	r2, [r7, #28]
 800c3c4:	0151      	lsls	r1, r2, #5
 800c3c6:	6a3a      	ldr	r2, [r7, #32]
 800c3c8:	440a      	add	r2, r1
 800c3ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c3ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3d2:	60d3      	str	r3, [r2, #12]
 800c3d4:	e00f      	b.n	800c3f6 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800c3d6:	68bb      	ldr	r3, [r7, #8]
 800c3d8:	791b      	ldrb	r3, [r3, #4]
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d10b      	bne.n	800c3f6 <USB_HC_StartXfer+0x86>
 800c3de:	68bb      	ldr	r3, [r7, #8]
 800c3e0:	795b      	ldrb	r3, [r3, #5]
 800c3e2:	2b01      	cmp	r3, #1
 800c3e4:	d107      	bne.n	800c3f6 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	785b      	ldrb	r3, [r3, #1]
 800c3ea:	4619      	mov	r1, r3
 800c3ec:	68f8      	ldr	r0, [r7, #12]
 800c3ee:	f000 fb6b 	bl	800cac8 <USB_DoPing>
        return HAL_OK;
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	e232      	b.n	800c85c <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	799b      	ldrb	r3, [r3, #6]
 800c3fa:	2b01      	cmp	r3, #1
 800c3fc:	d158      	bne.n	800c4b0 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800c3fe:	2301      	movs	r3, #1
 800c400:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800c402:	68bb      	ldr	r3, [r7, #8]
 800c404:	78db      	ldrb	r3, [r3, #3]
 800c406:	2b00      	cmp	r3, #0
 800c408:	d007      	beq.n	800c41a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800c40a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c40c:	68ba      	ldr	r2, [r7, #8]
 800c40e:	8a92      	ldrh	r2, [r2, #20]
 800c410:	fb03 f202 	mul.w	r2, r3, r2
 800c414:	68bb      	ldr	r3, [r7, #8]
 800c416:	61da      	str	r2, [r3, #28]
 800c418:	e07c      	b.n	800c514 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	7c9b      	ldrb	r3, [r3, #18]
 800c41e:	2b01      	cmp	r3, #1
 800c420:	d130      	bne.n	800c484 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800c422:	68bb      	ldr	r3, [r7, #8]
 800c424:	6a1b      	ldr	r3, [r3, #32]
 800c426:	2bbc      	cmp	r3, #188	@ 0xbc
 800c428:	d918      	bls.n	800c45c <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800c42a:	68bb      	ldr	r3, [r7, #8]
 800c42c:	8a9b      	ldrh	r3, [r3, #20]
 800c42e:	461a      	mov	r2, r3
 800c430:	68bb      	ldr	r3, [r7, #8]
 800c432:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800c434:	68bb      	ldr	r3, [r7, #8]
 800c436:	69da      	ldr	r2, [r3, #28]
 800c438:	68bb      	ldr	r3, [r7, #8]
 800c43a:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800c43c:	68bb      	ldr	r3, [r7, #8]
 800c43e:	68db      	ldr	r3, [r3, #12]
 800c440:	2b01      	cmp	r3, #1
 800c442:	d003      	beq.n	800c44c <USB_HC_StartXfer+0xdc>
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	68db      	ldr	r3, [r3, #12]
 800c448:	2b02      	cmp	r3, #2
 800c44a:	d103      	bne.n	800c454 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800c44c:	68bb      	ldr	r3, [r7, #8]
 800c44e:	2202      	movs	r2, #2
 800c450:	60da      	str	r2, [r3, #12]
 800c452:	e05f      	b.n	800c514 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800c454:	68bb      	ldr	r3, [r7, #8]
 800c456:	2201      	movs	r2, #1
 800c458:	60da      	str	r2, [r3, #12]
 800c45a:	e05b      	b.n	800c514 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	6a1a      	ldr	r2, [r3, #32]
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800c464:	68bb      	ldr	r3, [r7, #8]
 800c466:	68db      	ldr	r3, [r3, #12]
 800c468:	2b01      	cmp	r3, #1
 800c46a:	d007      	beq.n	800c47c <USB_HC_StartXfer+0x10c>
 800c46c:	68bb      	ldr	r3, [r7, #8]
 800c46e:	68db      	ldr	r3, [r3, #12]
 800c470:	2b02      	cmp	r3, #2
 800c472:	d003      	beq.n	800c47c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	2204      	movs	r2, #4
 800c478:	60da      	str	r2, [r3, #12]
 800c47a:	e04b      	b.n	800c514 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800c47c:	68bb      	ldr	r3, [r7, #8]
 800c47e:	2203      	movs	r2, #3
 800c480:	60da      	str	r2, [r3, #12]
 800c482:	e047      	b.n	800c514 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800c484:	79fb      	ldrb	r3, [r7, #7]
 800c486:	2b01      	cmp	r3, #1
 800c488:	d10d      	bne.n	800c4a6 <USB_HC_StartXfer+0x136>
 800c48a:	68bb      	ldr	r3, [r7, #8]
 800c48c:	6a1b      	ldr	r3, [r3, #32]
 800c48e:	68ba      	ldr	r2, [r7, #8]
 800c490:	8a92      	ldrh	r2, [r2, #20]
 800c492:	4293      	cmp	r3, r2
 800c494:	d907      	bls.n	800c4a6 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800c496:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c498:	68ba      	ldr	r2, [r7, #8]
 800c49a:	8a92      	ldrh	r2, [r2, #20]
 800c49c:	fb03 f202 	mul.w	r2, r3, r2
 800c4a0:	68bb      	ldr	r3, [r7, #8]
 800c4a2:	61da      	str	r2, [r3, #28]
 800c4a4:	e036      	b.n	800c514 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800c4a6:	68bb      	ldr	r3, [r7, #8]
 800c4a8:	6a1a      	ldr	r2, [r3, #32]
 800c4aa:	68bb      	ldr	r3, [r7, #8]
 800c4ac:	61da      	str	r2, [r3, #28]
 800c4ae:	e031      	b.n	800c514 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800c4b0:	68bb      	ldr	r3, [r7, #8]
 800c4b2:	6a1b      	ldr	r3, [r3, #32]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d018      	beq.n	800c4ea <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800c4b8:	68bb      	ldr	r3, [r7, #8]
 800c4ba:	6a1b      	ldr	r3, [r3, #32]
 800c4bc:	68ba      	ldr	r2, [r7, #8]
 800c4be:	8a92      	ldrh	r2, [r2, #20]
 800c4c0:	4413      	add	r3, r2
 800c4c2:	3b01      	subs	r3, #1
 800c4c4:	68ba      	ldr	r2, [r7, #8]
 800c4c6:	8a92      	ldrh	r2, [r2, #20]
 800c4c8:	fbb3 f3f2 	udiv	r3, r3, r2
 800c4cc:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800c4ce:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800c4d0:	8b7b      	ldrh	r3, [r7, #26]
 800c4d2:	429a      	cmp	r2, r3
 800c4d4:	d90b      	bls.n	800c4ee <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800c4d6:	8b7b      	ldrh	r3, [r7, #26]
 800c4d8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800c4da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c4dc:	68ba      	ldr	r2, [r7, #8]
 800c4de:	8a92      	ldrh	r2, [r2, #20]
 800c4e0:	fb03 f202 	mul.w	r2, r3, r2
 800c4e4:	68bb      	ldr	r3, [r7, #8]
 800c4e6:	61da      	str	r2, [r3, #28]
 800c4e8:	e001      	b.n	800c4ee <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800c4ee:	68bb      	ldr	r3, [r7, #8]
 800c4f0:	78db      	ldrb	r3, [r3, #3]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d00a      	beq.n	800c50c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800c4f6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c4f8:	68ba      	ldr	r2, [r7, #8]
 800c4fa:	8a92      	ldrh	r2, [r2, #20]
 800c4fc:	fb03 f202 	mul.w	r2, r3, r2
 800c500:	68bb      	ldr	r3, [r7, #8]
 800c502:	61da      	str	r2, [r3, #28]
 800c504:	e006      	b.n	800c514 <USB_HC_StartXfer+0x1a4>
 800c506:	bf00      	nop
 800c508:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800c50c:	68bb      	ldr	r3, [r7, #8]
 800c50e:	6a1a      	ldr	r2, [r3, #32]
 800c510:	68bb      	ldr	r3, [r7, #8]
 800c512:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	69db      	ldr	r3, [r3, #28]
 800c518:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800c51c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c51e:	04d9      	lsls	r1, r3, #19
 800c520:	4ba3      	ldr	r3, [pc, #652]	@ (800c7b0 <USB_HC_StartXfer+0x440>)
 800c522:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c524:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800c526:	68bb      	ldr	r3, [r7, #8]
 800c528:	7d9b      	ldrb	r3, [r3, #22]
 800c52a:	075b      	lsls	r3, r3, #29
 800c52c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c530:	69f9      	ldr	r1, [r7, #28]
 800c532:	0148      	lsls	r0, r1, #5
 800c534:	6a39      	ldr	r1, [r7, #32]
 800c536:	4401      	add	r1, r0
 800c538:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800c53c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800c53e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800c540:	79fb      	ldrb	r3, [r7, #7]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d009      	beq.n	800c55a <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800c546:	68bb      	ldr	r3, [r7, #8]
 800c548:	6999      	ldr	r1, [r3, #24]
 800c54a:	69fb      	ldr	r3, [r7, #28]
 800c54c:	015a      	lsls	r2, r3, #5
 800c54e:	6a3b      	ldr	r3, [r7, #32]
 800c550:	4413      	add	r3, r2
 800c552:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c556:	460a      	mov	r2, r1
 800c558:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800c55a:	6a3b      	ldr	r3, [r7, #32]
 800c55c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c560:	689b      	ldr	r3, [r3, #8]
 800c562:	f003 0301 	and.w	r3, r3, #1
 800c566:	2b00      	cmp	r3, #0
 800c568:	bf0c      	ite	eq
 800c56a:	2301      	moveq	r3, #1
 800c56c:	2300      	movne	r3, #0
 800c56e:	b2db      	uxtb	r3, r3
 800c570:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800c572:	69fb      	ldr	r3, [r7, #28]
 800c574:	015a      	lsls	r2, r3, #5
 800c576:	6a3b      	ldr	r3, [r7, #32]
 800c578:	4413      	add	r3, r2
 800c57a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	69fa      	ldr	r2, [r7, #28]
 800c582:	0151      	lsls	r1, r2, #5
 800c584:	6a3a      	ldr	r2, [r7, #32]
 800c586:	440a      	add	r2, r1
 800c588:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c58c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c590:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800c592:	69fb      	ldr	r3, [r7, #28]
 800c594:	015a      	lsls	r2, r3, #5
 800c596:	6a3b      	ldr	r3, [r7, #32]
 800c598:	4413      	add	r3, r2
 800c59a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c59e:	681a      	ldr	r2, [r3, #0]
 800c5a0:	7e7b      	ldrb	r3, [r7, #25]
 800c5a2:	075b      	lsls	r3, r3, #29
 800c5a4:	69f9      	ldr	r1, [r7, #28]
 800c5a6:	0148      	lsls	r0, r1, #5
 800c5a8:	6a39      	ldr	r1, [r7, #32]
 800c5aa:	4401      	add	r1, r0
 800c5ac:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800c5b0:	4313      	orrs	r3, r2
 800c5b2:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	799b      	ldrb	r3, [r3, #6]
 800c5b8:	2b01      	cmp	r3, #1
 800c5ba:	f040 80c3 	bne.w	800c744 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800c5be:	68bb      	ldr	r3, [r7, #8]
 800c5c0:	7c5b      	ldrb	r3, [r3, #17]
 800c5c2:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800c5c4:	68ba      	ldr	r2, [r7, #8]
 800c5c6:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800c5c8:	4313      	orrs	r3, r2
 800c5ca:	69fa      	ldr	r2, [r7, #28]
 800c5cc:	0151      	lsls	r1, r2, #5
 800c5ce:	6a3a      	ldr	r2, [r7, #32]
 800c5d0:	440a      	add	r2, r1
 800c5d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800c5d6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800c5da:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800c5dc:	69fb      	ldr	r3, [r7, #28]
 800c5de:	015a      	lsls	r2, r3, #5
 800c5e0:	6a3b      	ldr	r3, [r7, #32]
 800c5e2:	4413      	add	r3, r2
 800c5e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c5e8:	68db      	ldr	r3, [r3, #12]
 800c5ea:	69fa      	ldr	r2, [r7, #28]
 800c5ec:	0151      	lsls	r1, r2, #5
 800c5ee:	6a3a      	ldr	r2, [r7, #32]
 800c5f0:	440a      	add	r2, r1
 800c5f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c5f6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800c5fa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800c5fc:	68bb      	ldr	r3, [r7, #8]
 800c5fe:	79db      	ldrb	r3, [r3, #7]
 800c600:	2b01      	cmp	r3, #1
 800c602:	d123      	bne.n	800c64c <USB_HC_StartXfer+0x2dc>
 800c604:	68bb      	ldr	r3, [r7, #8]
 800c606:	78db      	ldrb	r3, [r3, #3]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d11f      	bne.n	800c64c <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800c60c:	69fb      	ldr	r3, [r7, #28]
 800c60e:	015a      	lsls	r2, r3, #5
 800c610:	6a3b      	ldr	r3, [r7, #32]
 800c612:	4413      	add	r3, r2
 800c614:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c618:	685b      	ldr	r3, [r3, #4]
 800c61a:	69fa      	ldr	r2, [r7, #28]
 800c61c:	0151      	lsls	r1, r2, #5
 800c61e:	6a3a      	ldr	r2, [r7, #32]
 800c620:	440a      	add	r2, r1
 800c622:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c626:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c62a:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800c62c:	69fb      	ldr	r3, [r7, #28]
 800c62e:	015a      	lsls	r2, r3, #5
 800c630:	6a3b      	ldr	r3, [r7, #32]
 800c632:	4413      	add	r3, r2
 800c634:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c638:	68db      	ldr	r3, [r3, #12]
 800c63a:	69fa      	ldr	r2, [r7, #28]
 800c63c:	0151      	lsls	r1, r2, #5
 800c63e:	6a3a      	ldr	r2, [r7, #32]
 800c640:	440a      	add	r2, r1
 800c642:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c646:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c64a:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800c64c:	68bb      	ldr	r3, [r7, #8]
 800c64e:	7c9b      	ldrb	r3, [r3, #18]
 800c650:	2b01      	cmp	r3, #1
 800c652:	d003      	beq.n	800c65c <USB_HC_StartXfer+0x2ec>
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	7c9b      	ldrb	r3, [r3, #18]
 800c658:	2b03      	cmp	r3, #3
 800c65a:	d117      	bne.n	800c68c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800c660:	2b01      	cmp	r3, #1
 800c662:	d113      	bne.n	800c68c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800c664:	68bb      	ldr	r3, [r7, #8]
 800c666:	78db      	ldrb	r3, [r3, #3]
 800c668:	2b01      	cmp	r3, #1
 800c66a:	d10f      	bne.n	800c68c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800c66c:	69fb      	ldr	r3, [r7, #28]
 800c66e:	015a      	lsls	r2, r3, #5
 800c670:	6a3b      	ldr	r3, [r7, #32]
 800c672:	4413      	add	r3, r2
 800c674:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c678:	685b      	ldr	r3, [r3, #4]
 800c67a:	69fa      	ldr	r2, [r7, #28]
 800c67c:	0151      	lsls	r1, r2, #5
 800c67e:	6a3a      	ldr	r2, [r7, #32]
 800c680:	440a      	add	r2, r1
 800c682:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c686:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c68a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800c68c:	68bb      	ldr	r3, [r7, #8]
 800c68e:	7c9b      	ldrb	r3, [r3, #18]
 800c690:	2b01      	cmp	r3, #1
 800c692:	d162      	bne.n	800c75a <USB_HC_StartXfer+0x3ea>
 800c694:	68bb      	ldr	r3, [r7, #8]
 800c696:	78db      	ldrb	r3, [r3, #3]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d15e      	bne.n	800c75a <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800c69c:	68bb      	ldr	r3, [r7, #8]
 800c69e:	68db      	ldr	r3, [r3, #12]
 800c6a0:	3b01      	subs	r3, #1
 800c6a2:	2b03      	cmp	r3, #3
 800c6a4:	d858      	bhi.n	800c758 <USB_HC_StartXfer+0x3e8>
 800c6a6:	a201      	add	r2, pc, #4	@ (adr r2, 800c6ac <USB_HC_StartXfer+0x33c>)
 800c6a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6ac:	0800c6bd 	.word	0x0800c6bd
 800c6b0:	0800c6df 	.word	0x0800c6df
 800c6b4:	0800c701 	.word	0x0800c701
 800c6b8:	0800c723 	.word	0x0800c723
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800c6bc:	69fb      	ldr	r3, [r7, #28]
 800c6be:	015a      	lsls	r2, r3, #5
 800c6c0:	6a3b      	ldr	r3, [r7, #32]
 800c6c2:	4413      	add	r3, r2
 800c6c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c6c8:	685b      	ldr	r3, [r3, #4]
 800c6ca:	69fa      	ldr	r2, [r7, #28]
 800c6cc:	0151      	lsls	r1, r2, #5
 800c6ce:	6a3a      	ldr	r2, [r7, #32]
 800c6d0:	440a      	add	r2, r1
 800c6d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c6d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c6da:	6053      	str	r3, [r2, #4]
          break;
 800c6dc:	e03d      	b.n	800c75a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800c6de:	69fb      	ldr	r3, [r7, #28]
 800c6e0:	015a      	lsls	r2, r3, #5
 800c6e2:	6a3b      	ldr	r3, [r7, #32]
 800c6e4:	4413      	add	r3, r2
 800c6e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c6ea:	685b      	ldr	r3, [r3, #4]
 800c6ec:	69fa      	ldr	r2, [r7, #28]
 800c6ee:	0151      	lsls	r1, r2, #5
 800c6f0:	6a3a      	ldr	r2, [r7, #32]
 800c6f2:	440a      	add	r2, r1
 800c6f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c6f8:	f043 030e 	orr.w	r3, r3, #14
 800c6fc:	6053      	str	r3, [r2, #4]
          break;
 800c6fe:	e02c      	b.n	800c75a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800c700:	69fb      	ldr	r3, [r7, #28]
 800c702:	015a      	lsls	r2, r3, #5
 800c704:	6a3b      	ldr	r3, [r7, #32]
 800c706:	4413      	add	r3, r2
 800c708:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c70c:	685b      	ldr	r3, [r3, #4]
 800c70e:	69fa      	ldr	r2, [r7, #28]
 800c710:	0151      	lsls	r1, r2, #5
 800c712:	6a3a      	ldr	r2, [r7, #32]
 800c714:	440a      	add	r2, r1
 800c716:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c71a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c71e:	6053      	str	r3, [r2, #4]
          break;
 800c720:	e01b      	b.n	800c75a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800c722:	69fb      	ldr	r3, [r7, #28]
 800c724:	015a      	lsls	r2, r3, #5
 800c726:	6a3b      	ldr	r3, [r7, #32]
 800c728:	4413      	add	r3, r2
 800c72a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c72e:	685b      	ldr	r3, [r3, #4]
 800c730:	69fa      	ldr	r2, [r7, #28]
 800c732:	0151      	lsls	r1, r2, #5
 800c734:	6a3a      	ldr	r2, [r7, #32]
 800c736:	440a      	add	r2, r1
 800c738:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c73c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c740:	6053      	str	r3, [r2, #4]
          break;
 800c742:	e00a      	b.n	800c75a <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800c744:	69fb      	ldr	r3, [r7, #28]
 800c746:	015a      	lsls	r2, r3, #5
 800c748:	6a3b      	ldr	r3, [r7, #32]
 800c74a:	4413      	add	r3, r2
 800c74c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c750:	461a      	mov	r2, r3
 800c752:	2300      	movs	r3, #0
 800c754:	6053      	str	r3, [r2, #4]
 800c756:	e000      	b.n	800c75a <USB_HC_StartXfer+0x3ea>
          break;
 800c758:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800c75a:	69fb      	ldr	r3, [r7, #28]
 800c75c:	015a      	lsls	r2, r3, #5
 800c75e:	6a3b      	ldr	r3, [r7, #32]
 800c760:	4413      	add	r3, r2
 800c762:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800c76a:	693b      	ldr	r3, [r7, #16]
 800c76c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c770:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800c772:	68bb      	ldr	r3, [r7, #8]
 800c774:	78db      	ldrb	r3, [r3, #3]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d004      	beq.n	800c784 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800c77a:	693b      	ldr	r3, [r7, #16]
 800c77c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c780:	613b      	str	r3, [r7, #16]
 800c782:	e003      	b.n	800c78c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800c784:	693b      	ldr	r3, [r7, #16]
 800c786:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c78a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800c78c:	693b      	ldr	r3, [r7, #16]
 800c78e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800c792:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800c794:	69fb      	ldr	r3, [r7, #28]
 800c796:	015a      	lsls	r2, r3, #5
 800c798:	6a3b      	ldr	r3, [r7, #32]
 800c79a:	4413      	add	r3, r2
 800c79c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c7a0:	461a      	mov	r2, r3
 800c7a2:	693b      	ldr	r3, [r7, #16]
 800c7a4:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800c7a6:	79fb      	ldrb	r3, [r7, #7]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d003      	beq.n	800c7b4 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	e055      	b.n	800c85c <USB_HC_StartXfer+0x4ec>
 800c7b0:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800c7b4:	68bb      	ldr	r3, [r7, #8]
 800c7b6:	78db      	ldrb	r3, [r3, #3]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d14e      	bne.n	800c85a <USB_HC_StartXfer+0x4ea>
 800c7bc:	68bb      	ldr	r3, [r7, #8]
 800c7be:	6a1b      	ldr	r3, [r3, #32]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d04a      	beq.n	800c85a <USB_HC_StartXfer+0x4ea>
 800c7c4:	68bb      	ldr	r3, [r7, #8]
 800c7c6:	79db      	ldrb	r3, [r3, #7]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d146      	bne.n	800c85a <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800c7cc:	68bb      	ldr	r3, [r7, #8]
 800c7ce:	7c9b      	ldrb	r3, [r3, #18]
 800c7d0:	2b03      	cmp	r3, #3
 800c7d2:	d831      	bhi.n	800c838 <USB_HC_StartXfer+0x4c8>
 800c7d4:	a201      	add	r2, pc, #4	@ (adr r2, 800c7dc <USB_HC_StartXfer+0x46c>)
 800c7d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7da:	bf00      	nop
 800c7dc:	0800c7ed 	.word	0x0800c7ed
 800c7e0:	0800c811 	.word	0x0800c811
 800c7e4:	0800c7ed 	.word	0x0800c7ed
 800c7e8:	0800c811 	.word	0x0800c811
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800c7ec:	68bb      	ldr	r3, [r7, #8]
 800c7ee:	6a1b      	ldr	r3, [r3, #32]
 800c7f0:	3303      	adds	r3, #3
 800c7f2:	089b      	lsrs	r3, r3, #2
 800c7f4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800c7f6:	8afa      	ldrh	r2, [r7, #22]
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7fc:	b29b      	uxth	r3, r3
 800c7fe:	429a      	cmp	r2, r3
 800c800:	d91c      	bls.n	800c83c <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	699b      	ldr	r3, [r3, #24]
 800c806:	f043 0220 	orr.w	r2, r3, #32
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	619a      	str	r2, [r3, #24]
        }
        break;
 800c80e:	e015      	b.n	800c83c <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800c810:	68bb      	ldr	r3, [r7, #8]
 800c812:	6a1b      	ldr	r3, [r3, #32]
 800c814:	3303      	adds	r3, #3
 800c816:	089b      	lsrs	r3, r3, #2
 800c818:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800c81a:	8afa      	ldrh	r2, [r7, #22]
 800c81c:	6a3b      	ldr	r3, [r7, #32]
 800c81e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c822:	691b      	ldr	r3, [r3, #16]
 800c824:	b29b      	uxth	r3, r3
 800c826:	429a      	cmp	r2, r3
 800c828:	d90a      	bls.n	800c840 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	699b      	ldr	r3, [r3, #24]
 800c82e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	619a      	str	r2, [r3, #24]
        }
        break;
 800c836:	e003      	b.n	800c840 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800c838:	bf00      	nop
 800c83a:	e002      	b.n	800c842 <USB_HC_StartXfer+0x4d2>
        break;
 800c83c:	bf00      	nop
 800c83e:	e000      	b.n	800c842 <USB_HC_StartXfer+0x4d2>
        break;
 800c840:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800c842:	68bb      	ldr	r3, [r7, #8]
 800c844:	6999      	ldr	r1, [r3, #24]
 800c846:	68bb      	ldr	r3, [r7, #8]
 800c848:	785a      	ldrb	r2, [r3, #1]
 800c84a:	68bb      	ldr	r3, [r7, #8]
 800c84c:	6a1b      	ldr	r3, [r3, #32]
 800c84e:	b29b      	uxth	r3, r3
 800c850:	2000      	movs	r0, #0
 800c852:	9000      	str	r0, [sp, #0]
 800c854:	68f8      	ldr	r0, [r7, #12]
 800c856:	f7ff f9ca 	bl	800bbee <USB_WritePacket>
  }

  return HAL_OK;
 800c85a:	2300      	movs	r3, #0
}
 800c85c:	4618      	mov	r0, r3
 800c85e:	3728      	adds	r7, #40	@ 0x28
 800c860:	46bd      	mov	sp, r7
 800c862:	bd80      	pop	{r7, pc}

0800c864 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c864:	b480      	push	{r7}
 800c866:	b085      	sub	sp, #20
 800c868:	af00      	add	r7, sp, #0
 800c86a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c876:	695b      	ldr	r3, [r3, #20]
 800c878:	b29b      	uxth	r3, r3
}
 800c87a:	4618      	mov	r0, r3
 800c87c:	3714      	adds	r7, #20
 800c87e:	46bd      	mov	sp, r7
 800c880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c884:	4770      	bx	lr

0800c886 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800c886:	b480      	push	{r7}
 800c888:	b089      	sub	sp, #36	@ 0x24
 800c88a:	af00      	add	r7, sp, #0
 800c88c:	6078      	str	r0, [r7, #4]
 800c88e:	460b      	mov	r3, r1
 800c890:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800c896:	78fb      	ldrb	r3, [r7, #3]
 800c898:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800c89a:	2300      	movs	r3, #0
 800c89c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800c89e:	69bb      	ldr	r3, [r7, #24]
 800c8a0:	015a      	lsls	r2, r3, #5
 800c8a2:	69fb      	ldr	r3, [r7, #28]
 800c8a4:	4413      	add	r3, r2
 800c8a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	0c9b      	lsrs	r3, r3, #18
 800c8ae:	f003 0303 	and.w	r3, r3, #3
 800c8b2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800c8b4:	69bb      	ldr	r3, [r7, #24]
 800c8b6:	015a      	lsls	r2, r3, #5
 800c8b8:	69fb      	ldr	r3, [r7, #28]
 800c8ba:	4413      	add	r3, r2
 800c8bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	0fdb      	lsrs	r3, r3, #31
 800c8c4:	f003 0301 	and.w	r3, r3, #1
 800c8c8:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800c8ca:	69bb      	ldr	r3, [r7, #24]
 800c8cc:	015a      	lsls	r2, r3, #5
 800c8ce:	69fb      	ldr	r3, [r7, #28]
 800c8d0:	4413      	add	r3, r2
 800c8d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c8d6:	685b      	ldr	r3, [r3, #4]
 800c8d8:	0fdb      	lsrs	r3, r3, #31
 800c8da:	f003 0301 	and.w	r3, r3, #1
 800c8de:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	689b      	ldr	r3, [r3, #8]
 800c8e4:	f003 0320 	and.w	r3, r3, #32
 800c8e8:	2b20      	cmp	r3, #32
 800c8ea:	d10d      	bne.n	800c908 <USB_HC_Halt+0x82>
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d10a      	bne.n	800c908 <USB_HC_Halt+0x82>
 800c8f2:	693b      	ldr	r3, [r7, #16]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d005      	beq.n	800c904 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800c8f8:	697b      	ldr	r3, [r7, #20]
 800c8fa:	2b01      	cmp	r3, #1
 800c8fc:	d002      	beq.n	800c904 <USB_HC_Halt+0x7e>
 800c8fe:	697b      	ldr	r3, [r7, #20]
 800c900:	2b03      	cmp	r3, #3
 800c902:	d101      	bne.n	800c908 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800c904:	2300      	movs	r3, #0
 800c906:	e0d8      	b.n	800caba <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800c908:	697b      	ldr	r3, [r7, #20]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d002      	beq.n	800c914 <USB_HC_Halt+0x8e>
 800c90e:	697b      	ldr	r3, [r7, #20]
 800c910:	2b02      	cmp	r3, #2
 800c912:	d173      	bne.n	800c9fc <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800c914:	69bb      	ldr	r3, [r7, #24]
 800c916:	015a      	lsls	r2, r3, #5
 800c918:	69fb      	ldr	r3, [r7, #28]
 800c91a:	4413      	add	r3, r2
 800c91c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	69ba      	ldr	r2, [r7, #24]
 800c924:	0151      	lsls	r1, r2, #5
 800c926:	69fa      	ldr	r2, [r7, #28]
 800c928:	440a      	add	r2, r1
 800c92a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c92e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c932:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	689b      	ldr	r3, [r3, #8]
 800c938:	f003 0320 	and.w	r3, r3, #32
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d14a      	bne.n	800c9d6 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c944:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d133      	bne.n	800c9b4 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800c94c:	69bb      	ldr	r3, [r7, #24]
 800c94e:	015a      	lsls	r2, r3, #5
 800c950:	69fb      	ldr	r3, [r7, #28]
 800c952:	4413      	add	r3, r2
 800c954:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	69ba      	ldr	r2, [r7, #24]
 800c95c:	0151      	lsls	r1, r2, #5
 800c95e:	69fa      	ldr	r2, [r7, #28]
 800c960:	440a      	add	r2, r1
 800c962:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c966:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c96a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c96c:	69bb      	ldr	r3, [r7, #24]
 800c96e:	015a      	lsls	r2, r3, #5
 800c970:	69fb      	ldr	r3, [r7, #28]
 800c972:	4413      	add	r3, r2
 800c974:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	69ba      	ldr	r2, [r7, #24]
 800c97c:	0151      	lsls	r1, r2, #5
 800c97e:	69fa      	ldr	r2, [r7, #28]
 800c980:	440a      	add	r2, r1
 800c982:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c986:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800c98a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800c98c:	68bb      	ldr	r3, [r7, #8]
 800c98e:	3301      	adds	r3, #1
 800c990:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800c992:	68bb      	ldr	r3, [r7, #8]
 800c994:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c998:	d82e      	bhi.n	800c9f8 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800c99a:	69bb      	ldr	r3, [r7, #24]
 800c99c:	015a      	lsls	r2, r3, #5
 800c99e:	69fb      	ldr	r3, [r7, #28]
 800c9a0:	4413      	add	r3, r2
 800c9a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c9ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c9b0:	d0ec      	beq.n	800c98c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c9b2:	e081      	b.n	800cab8 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c9b4:	69bb      	ldr	r3, [r7, #24]
 800c9b6:	015a      	lsls	r2, r3, #5
 800c9b8:	69fb      	ldr	r3, [r7, #28]
 800c9ba:	4413      	add	r3, r2
 800c9bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	69ba      	ldr	r2, [r7, #24]
 800c9c4:	0151      	lsls	r1, r2, #5
 800c9c6:	69fa      	ldr	r2, [r7, #28]
 800c9c8:	440a      	add	r2, r1
 800c9ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c9ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800c9d2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c9d4:	e070      	b.n	800cab8 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c9d6:	69bb      	ldr	r3, [r7, #24]
 800c9d8:	015a      	lsls	r2, r3, #5
 800c9da:	69fb      	ldr	r3, [r7, #28]
 800c9dc:	4413      	add	r3, r2
 800c9de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	69ba      	ldr	r2, [r7, #24]
 800c9e6:	0151      	lsls	r1, r2, #5
 800c9e8:	69fa      	ldr	r2, [r7, #28]
 800c9ea:	440a      	add	r2, r1
 800c9ec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c9f0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800c9f4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c9f6:	e05f      	b.n	800cab8 <USB_HC_Halt+0x232>
            break;
 800c9f8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800c9fa:	e05d      	b.n	800cab8 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800c9fc:	69bb      	ldr	r3, [r7, #24]
 800c9fe:	015a      	lsls	r2, r3, #5
 800ca00:	69fb      	ldr	r3, [r7, #28]
 800ca02:	4413      	add	r3, r2
 800ca04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	69ba      	ldr	r2, [r7, #24]
 800ca0c:	0151      	lsls	r1, r2, #5
 800ca0e:	69fa      	ldr	r2, [r7, #28]
 800ca10:	440a      	add	r2, r1
 800ca12:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ca16:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ca1a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800ca1c:	69fb      	ldr	r3, [r7, #28]
 800ca1e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ca22:	691b      	ldr	r3, [r3, #16]
 800ca24:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d133      	bne.n	800ca94 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ca2c:	69bb      	ldr	r3, [r7, #24]
 800ca2e:	015a      	lsls	r2, r3, #5
 800ca30:	69fb      	ldr	r3, [r7, #28]
 800ca32:	4413      	add	r3, r2
 800ca34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	69ba      	ldr	r2, [r7, #24]
 800ca3c:	0151      	lsls	r1, r2, #5
 800ca3e:	69fa      	ldr	r2, [r7, #28]
 800ca40:	440a      	add	r2, r1
 800ca42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ca46:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ca4a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ca4c:	69bb      	ldr	r3, [r7, #24]
 800ca4e:	015a      	lsls	r2, r3, #5
 800ca50:	69fb      	ldr	r3, [r7, #28]
 800ca52:	4413      	add	r3, r2
 800ca54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	69ba      	ldr	r2, [r7, #24]
 800ca5c:	0151      	lsls	r1, r2, #5
 800ca5e:	69fa      	ldr	r2, [r7, #28]
 800ca60:	440a      	add	r2, r1
 800ca62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ca66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ca6a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800ca6c:	68bb      	ldr	r3, [r7, #8]
 800ca6e:	3301      	adds	r3, #1
 800ca70:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800ca72:	68bb      	ldr	r3, [r7, #8]
 800ca74:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ca78:	d81d      	bhi.n	800cab6 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ca7a:	69bb      	ldr	r3, [r7, #24]
 800ca7c:	015a      	lsls	r2, r3, #5
 800ca7e:	69fb      	ldr	r3, [r7, #28]
 800ca80:	4413      	add	r3, r2
 800ca82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ca8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ca90:	d0ec      	beq.n	800ca6c <USB_HC_Halt+0x1e6>
 800ca92:	e011      	b.n	800cab8 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ca94:	69bb      	ldr	r3, [r7, #24]
 800ca96:	015a      	lsls	r2, r3, #5
 800ca98:	69fb      	ldr	r3, [r7, #28]
 800ca9a:	4413      	add	r3, r2
 800ca9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	69ba      	ldr	r2, [r7, #24]
 800caa4:	0151      	lsls	r1, r2, #5
 800caa6:	69fa      	ldr	r2, [r7, #28]
 800caa8:	440a      	add	r2, r1
 800caaa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800caae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800cab2:	6013      	str	r3, [r2, #0]
 800cab4:	e000      	b.n	800cab8 <USB_HC_Halt+0x232>
          break;
 800cab6:	bf00      	nop
    }
  }

  return HAL_OK;
 800cab8:	2300      	movs	r3, #0
}
 800caba:	4618      	mov	r0, r3
 800cabc:	3724      	adds	r7, #36	@ 0x24
 800cabe:	46bd      	mov	sp, r7
 800cac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac4:	4770      	bx	lr
	...

0800cac8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800cac8:	b480      	push	{r7}
 800caca:	b087      	sub	sp, #28
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]
 800cad0:	460b      	mov	r3, r1
 800cad2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800cad8:	78fb      	ldrb	r3, [r7, #3]
 800cada:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800cadc:	2301      	movs	r3, #1
 800cade:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	04da      	lsls	r2, r3, #19
 800cae4:	4b15      	ldr	r3, [pc, #84]	@ (800cb3c <USB_DoPing+0x74>)
 800cae6:	4013      	ands	r3, r2
 800cae8:	693a      	ldr	r2, [r7, #16]
 800caea:	0151      	lsls	r1, r2, #5
 800caec:	697a      	ldr	r2, [r7, #20]
 800caee:	440a      	add	r2, r1
 800caf0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800caf4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800caf8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800cafa:	693b      	ldr	r3, [r7, #16]
 800cafc:	015a      	lsls	r2, r3, #5
 800cafe:	697b      	ldr	r3, [r7, #20]
 800cb00:	4413      	add	r3, r2
 800cb02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800cb0a:	68bb      	ldr	r3, [r7, #8]
 800cb0c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800cb10:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800cb12:	68bb      	ldr	r3, [r7, #8]
 800cb14:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800cb18:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800cb1a:	693b      	ldr	r3, [r7, #16]
 800cb1c:	015a      	lsls	r2, r3, #5
 800cb1e:	697b      	ldr	r3, [r7, #20]
 800cb20:	4413      	add	r3, r2
 800cb22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800cb26:	461a      	mov	r2, r3
 800cb28:	68bb      	ldr	r3, [r7, #8]
 800cb2a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800cb2c:	2300      	movs	r3, #0
}
 800cb2e:	4618      	mov	r0, r3
 800cb30:	371c      	adds	r7, #28
 800cb32:	46bd      	mov	sp, r7
 800cb34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb38:	4770      	bx	lr
 800cb3a:	bf00      	nop
 800cb3c:	1ff80000 	.word	0x1ff80000

0800cb40 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b088      	sub	sp, #32
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800cb48:	2300      	movs	r3, #0
 800cb4a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800cb50:	2300      	movs	r3, #0
 800cb52:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800cb54:	6878      	ldr	r0, [r7, #4]
 800cb56:	f7fe ff8d 	bl	800ba74 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800cb5a:	2110      	movs	r1, #16
 800cb5c:	6878      	ldr	r0, [r7, #4]
 800cb5e:	f7fe ffe6 	bl	800bb2e <USB_FlushTxFifo>
 800cb62:	4603      	mov	r3, r0
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d001      	beq.n	800cb6c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800cb68:	2301      	movs	r3, #1
 800cb6a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800cb6c:	6878      	ldr	r0, [r7, #4]
 800cb6e:	f7ff f810 	bl	800bb92 <USB_FlushRxFifo>
 800cb72:	4603      	mov	r3, r0
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d001      	beq.n	800cb7c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800cb78:	2301      	movs	r3, #1
 800cb7a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	61bb      	str	r3, [r7, #24]
 800cb80:	e01f      	b.n	800cbc2 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800cb82:	69bb      	ldr	r3, [r7, #24]
 800cb84:	015a      	lsls	r2, r3, #5
 800cb86:	697b      	ldr	r3, [r7, #20]
 800cb88:	4413      	add	r3, r2
 800cb8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800cb92:	693b      	ldr	r3, [r7, #16]
 800cb94:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cb98:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800cb9a:	693b      	ldr	r3, [r7, #16]
 800cb9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cba0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800cba2:	693b      	ldr	r3, [r7, #16]
 800cba4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800cba8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800cbaa:	69bb      	ldr	r3, [r7, #24]
 800cbac:	015a      	lsls	r2, r3, #5
 800cbae:	697b      	ldr	r3, [r7, #20]
 800cbb0:	4413      	add	r3, r2
 800cbb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800cbb6:	461a      	mov	r2, r3
 800cbb8:	693b      	ldr	r3, [r7, #16]
 800cbba:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800cbbc:	69bb      	ldr	r3, [r7, #24]
 800cbbe:	3301      	adds	r3, #1
 800cbc0:	61bb      	str	r3, [r7, #24]
 800cbc2:	69bb      	ldr	r3, [r7, #24]
 800cbc4:	2b0f      	cmp	r3, #15
 800cbc6:	d9dc      	bls.n	800cb82 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800cbc8:	2300      	movs	r3, #0
 800cbca:	61bb      	str	r3, [r7, #24]
 800cbcc:	e034      	b.n	800cc38 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800cbce:	69bb      	ldr	r3, [r7, #24]
 800cbd0:	015a      	lsls	r2, r3, #5
 800cbd2:	697b      	ldr	r3, [r7, #20]
 800cbd4:	4413      	add	r3, r2
 800cbd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800cbde:	693b      	ldr	r3, [r7, #16]
 800cbe0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cbe4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800cbe6:	693b      	ldr	r3, [r7, #16]
 800cbe8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800cbec:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800cbee:	693b      	ldr	r3, [r7, #16]
 800cbf0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800cbf4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800cbf6:	69bb      	ldr	r3, [r7, #24]
 800cbf8:	015a      	lsls	r2, r3, #5
 800cbfa:	697b      	ldr	r3, [r7, #20]
 800cbfc:	4413      	add	r3, r2
 800cbfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800cc02:	461a      	mov	r2, r3
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	3301      	adds	r3, #1
 800cc0c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cc14:	d80c      	bhi.n	800cc30 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800cc16:	69bb      	ldr	r3, [r7, #24]
 800cc18:	015a      	lsls	r2, r3, #5
 800cc1a:	697b      	ldr	r3, [r7, #20]
 800cc1c:	4413      	add	r3, r2
 800cc1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cc28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cc2c:	d0ec      	beq.n	800cc08 <USB_StopHost+0xc8>
 800cc2e:	e000      	b.n	800cc32 <USB_StopHost+0xf2>
        break;
 800cc30:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800cc32:	69bb      	ldr	r3, [r7, #24]
 800cc34:	3301      	adds	r3, #1
 800cc36:	61bb      	str	r3, [r7, #24]
 800cc38:	69bb      	ldr	r3, [r7, #24]
 800cc3a:	2b0f      	cmp	r3, #15
 800cc3c:	d9c7      	bls.n	800cbce <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800cc3e:	697b      	ldr	r3, [r7, #20]
 800cc40:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800cc44:	461a      	mov	r2, r3
 800cc46:	f04f 33ff 	mov.w	r3, #4294967295
 800cc4a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	f04f 32ff 	mov.w	r2, #4294967295
 800cc52:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800cc54:	6878      	ldr	r0, [r7, #4]
 800cc56:	f7fe fefc 	bl	800ba52 <USB_EnableGlobalInt>

  return ret;
 800cc5a:	7ffb      	ldrb	r3, [r7, #31]
}
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	3720      	adds	r7, #32
 800cc60:	46bd      	mov	sp, r7
 800cc62:	bd80      	pop	{r7, pc}

0800cc64 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800cc64:	b590      	push	{r4, r7, lr}
 800cc66:	b089      	sub	sp, #36	@ 0x24
 800cc68:	af04      	add	r7, sp, #16
 800cc6a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800cc6c:	2301      	movs	r3, #1
 800cc6e:	2202      	movs	r2, #2
 800cc70:	2102      	movs	r1, #2
 800cc72:	6878      	ldr	r0, [r7, #4]
 800cc74:	f000 fc85 	bl	800d582 <USBH_FindInterface>
 800cc78:	4603      	mov	r3, r0
 800cc7a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800cc7c:	7bfb      	ldrb	r3, [r7, #15]
 800cc7e:	2bff      	cmp	r3, #255	@ 0xff
 800cc80:	d002      	beq.n	800cc88 <USBH_CDC_InterfaceInit+0x24>
 800cc82:	7bfb      	ldrb	r3, [r7, #15]
 800cc84:	2b01      	cmp	r3, #1
 800cc86:	d901      	bls.n	800cc8c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800cc88:	2302      	movs	r3, #2
 800cc8a:	e13d      	b.n	800cf08 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800cc8c:	7bfb      	ldrb	r3, [r7, #15]
 800cc8e:	4619      	mov	r1, r3
 800cc90:	6878      	ldr	r0, [r7, #4]
 800cc92:	f000 fc5a 	bl	800d54a <USBH_SelectInterface>
 800cc96:	4603      	mov	r3, r0
 800cc98:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800cc9a:	7bbb      	ldrb	r3, [r7, #14]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d001      	beq.n	800cca4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800cca0:	2302      	movs	r3, #2
 800cca2:	e131      	b.n	800cf08 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800ccaa:	2050      	movs	r0, #80	@ 0x50
 800ccac:	f002 fb56 	bl	800f35c <malloc>
 800ccb0:	4603      	mov	r3, r0
 800ccb2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ccba:	69db      	ldr	r3, [r3, #28]
 800ccbc:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800ccbe:	68bb      	ldr	r3, [r7, #8]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d101      	bne.n	800ccc8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800ccc4:	2302      	movs	r3, #2
 800ccc6:	e11f      	b.n	800cf08 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800ccc8:	2250      	movs	r2, #80	@ 0x50
 800ccca:	2100      	movs	r1, #0
 800cccc:	68b8      	ldr	r0, [r7, #8]
 800ccce:	f002 fdfb 	bl	800f8c8 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800ccd2:	7bfb      	ldrb	r3, [r7, #15]
 800ccd4:	687a      	ldr	r2, [r7, #4]
 800ccd6:	211a      	movs	r1, #26
 800ccd8:	fb01 f303 	mul.w	r3, r1, r3
 800ccdc:	4413      	add	r3, r2
 800ccde:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800cce2:	781b      	ldrb	r3, [r3, #0]
 800cce4:	b25b      	sxtb	r3, r3
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	da15      	bge.n	800cd16 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800ccea:	7bfb      	ldrb	r3, [r7, #15]
 800ccec:	687a      	ldr	r2, [r7, #4]
 800ccee:	211a      	movs	r1, #26
 800ccf0:	fb01 f303 	mul.w	r3, r1, r3
 800ccf4:	4413      	add	r3, r2
 800ccf6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800ccfa:	781a      	ldrb	r2, [r3, #0]
 800ccfc:	68bb      	ldr	r3, [r7, #8]
 800ccfe:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800cd00:	7bfb      	ldrb	r3, [r7, #15]
 800cd02:	687a      	ldr	r2, [r7, #4]
 800cd04:	211a      	movs	r1, #26
 800cd06:	fb01 f303 	mul.w	r3, r1, r3
 800cd0a:	4413      	add	r3, r2
 800cd0c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800cd10:	881a      	ldrh	r2, [r3, #0]
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800cd16:	68bb      	ldr	r3, [r7, #8]
 800cd18:	785b      	ldrb	r3, [r3, #1]
 800cd1a:	4619      	mov	r1, r3
 800cd1c:	6878      	ldr	r0, [r7, #4]
 800cd1e:	f001 ffbe 	bl	800ec9e <USBH_AllocPipe>
 800cd22:	4603      	mov	r3, r0
 800cd24:	461a      	mov	r2, r3
 800cd26:	68bb      	ldr	r3, [r7, #8]
 800cd28:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800cd2a:	68bb      	ldr	r3, [r7, #8]
 800cd2c:	7819      	ldrb	r1, [r3, #0]
 800cd2e:	68bb      	ldr	r3, [r7, #8]
 800cd30:	7858      	ldrb	r0, [r3, #1]
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800cd3e:	68ba      	ldr	r2, [r7, #8]
 800cd40:	8952      	ldrh	r2, [r2, #10]
 800cd42:	9202      	str	r2, [sp, #8]
 800cd44:	2203      	movs	r2, #3
 800cd46:	9201      	str	r2, [sp, #4]
 800cd48:	9300      	str	r3, [sp, #0]
 800cd4a:	4623      	mov	r3, r4
 800cd4c:	4602      	mov	r2, r0
 800cd4e:	6878      	ldr	r0, [r7, #4]
 800cd50:	f001 ff76 	bl	800ec40 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800cd54:	68bb      	ldr	r3, [r7, #8]
 800cd56:	781b      	ldrb	r3, [r3, #0]
 800cd58:	2200      	movs	r2, #0
 800cd5a:	4619      	mov	r1, r3
 800cd5c:	6878      	ldr	r0, [r7, #4]
 800cd5e:	f002 fa93 	bl	800f288 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800cd62:	2300      	movs	r3, #0
 800cd64:	2200      	movs	r2, #0
 800cd66:	210a      	movs	r1, #10
 800cd68:	6878      	ldr	r0, [r7, #4]
 800cd6a:	f000 fc0a 	bl	800d582 <USBH_FindInterface>
 800cd6e:	4603      	mov	r3, r0
 800cd70:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800cd72:	7bfb      	ldrb	r3, [r7, #15]
 800cd74:	2bff      	cmp	r3, #255	@ 0xff
 800cd76:	d002      	beq.n	800cd7e <USBH_CDC_InterfaceInit+0x11a>
 800cd78:	7bfb      	ldrb	r3, [r7, #15]
 800cd7a:	2b01      	cmp	r3, #1
 800cd7c:	d901      	bls.n	800cd82 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800cd7e:	2302      	movs	r3, #2
 800cd80:	e0c2      	b.n	800cf08 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800cd82:	7bfb      	ldrb	r3, [r7, #15]
 800cd84:	687a      	ldr	r2, [r7, #4]
 800cd86:	211a      	movs	r1, #26
 800cd88:	fb01 f303 	mul.w	r3, r1, r3
 800cd8c:	4413      	add	r3, r2
 800cd8e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800cd92:	781b      	ldrb	r3, [r3, #0]
 800cd94:	b25b      	sxtb	r3, r3
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	da16      	bge.n	800cdc8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800cd9a:	7bfb      	ldrb	r3, [r7, #15]
 800cd9c:	687a      	ldr	r2, [r7, #4]
 800cd9e:	211a      	movs	r1, #26
 800cda0:	fb01 f303 	mul.w	r3, r1, r3
 800cda4:	4413      	add	r3, r2
 800cda6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800cdaa:	781a      	ldrb	r2, [r3, #0]
 800cdac:	68bb      	ldr	r3, [r7, #8]
 800cdae:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800cdb0:	7bfb      	ldrb	r3, [r7, #15]
 800cdb2:	687a      	ldr	r2, [r7, #4]
 800cdb4:	211a      	movs	r1, #26
 800cdb6:	fb01 f303 	mul.w	r3, r1, r3
 800cdba:	4413      	add	r3, r2
 800cdbc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800cdc0:	881a      	ldrh	r2, [r3, #0]
 800cdc2:	68bb      	ldr	r3, [r7, #8]
 800cdc4:	835a      	strh	r2, [r3, #26]
 800cdc6:	e015      	b.n	800cdf4 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800cdc8:	7bfb      	ldrb	r3, [r7, #15]
 800cdca:	687a      	ldr	r2, [r7, #4]
 800cdcc:	211a      	movs	r1, #26
 800cdce:	fb01 f303 	mul.w	r3, r1, r3
 800cdd2:	4413      	add	r3, r2
 800cdd4:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800cdd8:	781a      	ldrb	r2, [r3, #0]
 800cdda:	68bb      	ldr	r3, [r7, #8]
 800cddc:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800cdde:	7bfb      	ldrb	r3, [r7, #15]
 800cde0:	687a      	ldr	r2, [r7, #4]
 800cde2:	211a      	movs	r1, #26
 800cde4:	fb01 f303 	mul.w	r3, r1, r3
 800cde8:	4413      	add	r3, r2
 800cdea:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800cdee:	881a      	ldrh	r2, [r3, #0]
 800cdf0:	68bb      	ldr	r3, [r7, #8]
 800cdf2:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800cdf4:	7bfb      	ldrb	r3, [r7, #15]
 800cdf6:	687a      	ldr	r2, [r7, #4]
 800cdf8:	211a      	movs	r1, #26
 800cdfa:	fb01 f303 	mul.w	r3, r1, r3
 800cdfe:	4413      	add	r3, r2
 800ce00:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800ce04:	781b      	ldrb	r3, [r3, #0]
 800ce06:	b25b      	sxtb	r3, r3
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	da16      	bge.n	800ce3a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800ce0c:	7bfb      	ldrb	r3, [r7, #15]
 800ce0e:	687a      	ldr	r2, [r7, #4]
 800ce10:	211a      	movs	r1, #26
 800ce12:	fb01 f303 	mul.w	r3, r1, r3
 800ce16:	4413      	add	r3, r2
 800ce18:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800ce1c:	781a      	ldrb	r2, [r3, #0]
 800ce1e:	68bb      	ldr	r3, [r7, #8]
 800ce20:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800ce22:	7bfb      	ldrb	r3, [r7, #15]
 800ce24:	687a      	ldr	r2, [r7, #4]
 800ce26:	211a      	movs	r1, #26
 800ce28:	fb01 f303 	mul.w	r3, r1, r3
 800ce2c:	4413      	add	r3, r2
 800ce2e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800ce32:	881a      	ldrh	r2, [r3, #0]
 800ce34:	68bb      	ldr	r3, [r7, #8]
 800ce36:	835a      	strh	r2, [r3, #26]
 800ce38:	e015      	b.n	800ce66 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800ce3a:	7bfb      	ldrb	r3, [r7, #15]
 800ce3c:	687a      	ldr	r2, [r7, #4]
 800ce3e:	211a      	movs	r1, #26
 800ce40:	fb01 f303 	mul.w	r3, r1, r3
 800ce44:	4413      	add	r3, r2
 800ce46:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800ce4a:	781a      	ldrb	r2, [r3, #0]
 800ce4c:	68bb      	ldr	r3, [r7, #8]
 800ce4e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800ce50:	7bfb      	ldrb	r3, [r7, #15]
 800ce52:	687a      	ldr	r2, [r7, #4]
 800ce54:	211a      	movs	r1, #26
 800ce56:	fb01 f303 	mul.w	r3, r1, r3
 800ce5a:	4413      	add	r3, r2
 800ce5c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800ce60:	881a      	ldrh	r2, [r3, #0]
 800ce62:	68bb      	ldr	r3, [r7, #8]
 800ce64:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800ce66:	68bb      	ldr	r3, [r7, #8]
 800ce68:	7b9b      	ldrb	r3, [r3, #14]
 800ce6a:	4619      	mov	r1, r3
 800ce6c:	6878      	ldr	r0, [r7, #4]
 800ce6e:	f001 ff16 	bl	800ec9e <USBH_AllocPipe>
 800ce72:	4603      	mov	r3, r0
 800ce74:	461a      	mov	r2, r3
 800ce76:	68bb      	ldr	r3, [r7, #8]
 800ce78:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	7bdb      	ldrb	r3, [r3, #15]
 800ce7e:	4619      	mov	r1, r3
 800ce80:	6878      	ldr	r0, [r7, #4]
 800ce82:	f001 ff0c 	bl	800ec9e <USBH_AllocPipe>
 800ce86:	4603      	mov	r3, r0
 800ce88:	461a      	mov	r2, r3
 800ce8a:	68bb      	ldr	r3, [r7, #8]
 800ce8c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	7b59      	ldrb	r1, [r3, #13]
 800ce92:	68bb      	ldr	r3, [r7, #8]
 800ce94:	7b98      	ldrb	r0, [r3, #14]
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800cea2:	68ba      	ldr	r2, [r7, #8]
 800cea4:	8b12      	ldrh	r2, [r2, #24]
 800cea6:	9202      	str	r2, [sp, #8]
 800cea8:	2202      	movs	r2, #2
 800ceaa:	9201      	str	r2, [sp, #4]
 800ceac:	9300      	str	r3, [sp, #0]
 800ceae:	4623      	mov	r3, r4
 800ceb0:	4602      	mov	r2, r0
 800ceb2:	6878      	ldr	r0, [r7, #4]
 800ceb4:	f001 fec4 	bl	800ec40 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800ceb8:	68bb      	ldr	r3, [r7, #8]
 800ceba:	7b19      	ldrb	r1, [r3, #12]
 800cebc:	68bb      	ldr	r3, [r7, #8]
 800cebe:	7bd8      	ldrb	r0, [r3, #15]
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800cecc:	68ba      	ldr	r2, [r7, #8]
 800cece:	8b52      	ldrh	r2, [r2, #26]
 800ced0:	9202      	str	r2, [sp, #8]
 800ced2:	2202      	movs	r2, #2
 800ced4:	9201      	str	r2, [sp, #4]
 800ced6:	9300      	str	r3, [sp, #0]
 800ced8:	4623      	mov	r3, r4
 800ceda:	4602      	mov	r2, r0
 800cedc:	6878      	ldr	r0, [r7, #4]
 800cede:	f001 feaf 	bl	800ec40 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800cee2:	68bb      	ldr	r3, [r7, #8]
 800cee4:	2200      	movs	r2, #0
 800cee6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800ceea:	68bb      	ldr	r3, [r7, #8]
 800ceec:	7b5b      	ldrb	r3, [r3, #13]
 800ceee:	2200      	movs	r2, #0
 800cef0:	4619      	mov	r1, r3
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	f002 f9c8 	bl	800f288 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800cef8:	68bb      	ldr	r3, [r7, #8]
 800cefa:	7b1b      	ldrb	r3, [r3, #12]
 800cefc:	2200      	movs	r2, #0
 800cefe:	4619      	mov	r1, r3
 800cf00:	6878      	ldr	r0, [r7, #4]
 800cf02:	f002 f9c1 	bl	800f288 <USBH_LL_SetToggle>

  return USBH_OK;
 800cf06:	2300      	movs	r3, #0
}
 800cf08:	4618      	mov	r0, r3
 800cf0a:	3714      	adds	r7, #20
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	bd90      	pop	{r4, r7, pc}

0800cf10 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800cf10:	b580      	push	{r7, lr}
 800cf12:	b084      	sub	sp, #16
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800cf1e:	69db      	ldr	r3, [r3, #28]
 800cf20:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	781b      	ldrb	r3, [r3, #0]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d00e      	beq.n	800cf48 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	781b      	ldrb	r3, [r3, #0]
 800cf2e:	4619      	mov	r1, r3
 800cf30:	6878      	ldr	r0, [r7, #4]
 800cf32:	f001 fea4 	bl	800ec7e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	781b      	ldrb	r3, [r3, #0]
 800cf3a:	4619      	mov	r1, r3
 800cf3c:	6878      	ldr	r0, [r7, #4]
 800cf3e:	f001 fecf 	bl	800ece0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	2200      	movs	r2, #0
 800cf46:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	7b1b      	ldrb	r3, [r3, #12]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d00e      	beq.n	800cf6e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	7b1b      	ldrb	r3, [r3, #12]
 800cf54:	4619      	mov	r1, r3
 800cf56:	6878      	ldr	r0, [r7, #4]
 800cf58:	f001 fe91 	bl	800ec7e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	7b1b      	ldrb	r3, [r3, #12]
 800cf60:	4619      	mov	r1, r3
 800cf62:	6878      	ldr	r0, [r7, #4]
 800cf64:	f001 febc 	bl	800ece0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	7b5b      	ldrb	r3, [r3, #13]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d00e      	beq.n	800cf94 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	7b5b      	ldrb	r3, [r3, #13]
 800cf7a:	4619      	mov	r1, r3
 800cf7c:	6878      	ldr	r0, [r7, #4]
 800cf7e:	f001 fe7e 	bl	800ec7e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	7b5b      	ldrb	r3, [r3, #13]
 800cf86:	4619      	mov	r1, r3
 800cf88:	6878      	ldr	r0, [r7, #4]
 800cf8a:	f001 fea9 	bl	800ece0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	2200      	movs	r2, #0
 800cf92:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800cf9a:	69db      	ldr	r3, [r3, #28]
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d00b      	beq.n	800cfb8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800cfa6:	69db      	ldr	r3, [r3, #28]
 800cfa8:	4618      	mov	r0, r3
 800cfaa:	f002 f9df 	bl	800f36c <free>
    phost->pActiveClass->pData = 0U;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800cfb8:	2300      	movs	r3, #0
}
 800cfba:	4618      	mov	r0, r3
 800cfbc:	3710      	adds	r7, #16
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	bd80      	pop	{r7, pc}

0800cfc2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800cfc2:	b580      	push	{r7, lr}
 800cfc4:	b084      	sub	sp, #16
 800cfc6:	af00      	add	r7, sp, #0
 800cfc8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800cfd0:	69db      	ldr	r3, [r3, #28]
 800cfd2:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	3340      	adds	r3, #64	@ 0x40
 800cfd8:	4619      	mov	r1, r3
 800cfda:	6878      	ldr	r0, [r7, #4]
 800cfdc:	f000 f8b1 	bl	800d142 <GetLineCoding>
 800cfe0:	4603      	mov	r3, r0
 800cfe2:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800cfe4:	7afb      	ldrb	r3, [r7, #11]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d105      	bne.n	800cff6 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800cff0:	2102      	movs	r1, #2
 800cff2:	6878      	ldr	r0, [r7, #4]
 800cff4:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800cff6:	7afb      	ldrb	r3, [r7, #11]
}
 800cff8:	4618      	mov	r0, r3
 800cffa:	3710      	adds	r7, #16
 800cffc:	46bd      	mov	sp, r7
 800cffe:	bd80      	pop	{r7, pc}

0800d000 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800d000:	b580      	push	{r7, lr}
 800d002:	b084      	sub	sp, #16
 800d004:	af00      	add	r7, sp, #0
 800d006:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800d008:	2301      	movs	r3, #1
 800d00a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800d00c:	2300      	movs	r3, #0
 800d00e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d016:	69db      	ldr	r3, [r3, #28]
 800d018:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800d01a:	68bb      	ldr	r3, [r7, #8]
 800d01c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800d020:	2b04      	cmp	r3, #4
 800d022:	d877      	bhi.n	800d114 <USBH_CDC_Process+0x114>
 800d024:	a201      	add	r2, pc, #4	@ (adr r2, 800d02c <USBH_CDC_Process+0x2c>)
 800d026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d02a:	bf00      	nop
 800d02c:	0800d041 	.word	0x0800d041
 800d030:	0800d047 	.word	0x0800d047
 800d034:	0800d077 	.word	0x0800d077
 800d038:	0800d0eb 	.word	0x0800d0eb
 800d03c:	0800d0f9 	.word	0x0800d0f9
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800d040:	2300      	movs	r3, #0
 800d042:	73fb      	strb	r3, [r7, #15]
      break;
 800d044:	e06d      	b.n	800d122 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800d046:	68bb      	ldr	r3, [r7, #8]
 800d048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d04a:	4619      	mov	r1, r3
 800d04c:	6878      	ldr	r0, [r7, #4]
 800d04e:	f000 f897 	bl	800d180 <SetLineCoding>
 800d052:	4603      	mov	r3, r0
 800d054:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800d056:	7bbb      	ldrb	r3, [r7, #14]
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d104      	bne.n	800d066 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800d05c:	68bb      	ldr	r3, [r7, #8]
 800d05e:	2202      	movs	r2, #2
 800d060:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800d064:	e058      	b.n	800d118 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800d066:	7bbb      	ldrb	r3, [r7, #14]
 800d068:	2b01      	cmp	r3, #1
 800d06a:	d055      	beq.n	800d118 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800d06c:	68bb      	ldr	r3, [r7, #8]
 800d06e:	2204      	movs	r2, #4
 800d070:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800d074:	e050      	b.n	800d118 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	3340      	adds	r3, #64	@ 0x40
 800d07a:	4619      	mov	r1, r3
 800d07c:	6878      	ldr	r0, [r7, #4]
 800d07e:	f000 f860 	bl	800d142 <GetLineCoding>
 800d082:	4603      	mov	r3, r0
 800d084:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800d086:	7bbb      	ldrb	r3, [r7, #14]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d126      	bne.n	800d0da <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800d08c:	68bb      	ldr	r3, [r7, #8]
 800d08e:	2200      	movs	r2, #0
 800d090:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800d094:	68bb      	ldr	r3, [r7, #8]
 800d096:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800d09a:	68bb      	ldr	r3, [r7, #8]
 800d09c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d09e:	791b      	ldrb	r3, [r3, #4]
 800d0a0:	429a      	cmp	r2, r3
 800d0a2:	d13b      	bne.n	800d11c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800d0a4:	68bb      	ldr	r3, [r7, #8]
 800d0a6:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800d0aa:	68bb      	ldr	r3, [r7, #8]
 800d0ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d0ae:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800d0b0:	429a      	cmp	r2, r3
 800d0b2:	d133      	bne.n	800d11c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800d0b4:	68bb      	ldr	r3, [r7, #8]
 800d0b6:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800d0ba:	68bb      	ldr	r3, [r7, #8]
 800d0bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d0be:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800d0c0:	429a      	cmp	r2, r3
 800d0c2:	d12b      	bne.n	800d11c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800d0c4:	68bb      	ldr	r3, [r7, #8]
 800d0c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d0c8:	68bb      	ldr	r3, [r7, #8]
 800d0ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d0cc:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800d0ce:	429a      	cmp	r2, r3
 800d0d0:	d124      	bne.n	800d11c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800d0d2:	6878      	ldr	r0, [r7, #4]
 800d0d4:	f000 f958 	bl	800d388 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800d0d8:	e020      	b.n	800d11c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800d0da:	7bbb      	ldrb	r3, [r7, #14]
 800d0dc:	2b01      	cmp	r3, #1
 800d0de:	d01d      	beq.n	800d11c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800d0e0:	68bb      	ldr	r3, [r7, #8]
 800d0e2:	2204      	movs	r2, #4
 800d0e4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800d0e8:	e018      	b.n	800d11c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800d0ea:	6878      	ldr	r0, [r7, #4]
 800d0ec:	f000 f867 	bl	800d1be <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800d0f0:	6878      	ldr	r0, [r7, #4]
 800d0f2:	f000 f8da 	bl	800d2aa <CDC_ProcessReception>
      break;
 800d0f6:	e014      	b.n	800d122 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800d0f8:	2100      	movs	r1, #0
 800d0fa:	6878      	ldr	r0, [r7, #4]
 800d0fc:	f001 f81a 	bl	800e134 <USBH_ClrFeature>
 800d100:	4603      	mov	r3, r0
 800d102:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800d104:	7bbb      	ldrb	r3, [r7, #14]
 800d106:	2b00      	cmp	r3, #0
 800d108:	d10a      	bne.n	800d120 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800d10a:	68bb      	ldr	r3, [r7, #8]
 800d10c:	2200      	movs	r2, #0
 800d10e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800d112:	e005      	b.n	800d120 <USBH_CDC_Process+0x120>

    default:
      break;
 800d114:	bf00      	nop
 800d116:	e004      	b.n	800d122 <USBH_CDC_Process+0x122>
      break;
 800d118:	bf00      	nop
 800d11a:	e002      	b.n	800d122 <USBH_CDC_Process+0x122>
      break;
 800d11c:	bf00      	nop
 800d11e:	e000      	b.n	800d122 <USBH_CDC_Process+0x122>
      break;
 800d120:	bf00      	nop

  }

  return status;
 800d122:	7bfb      	ldrb	r3, [r7, #15]
}
 800d124:	4618      	mov	r0, r3
 800d126:	3710      	adds	r7, #16
 800d128:	46bd      	mov	sp, r7
 800d12a:	bd80      	pop	{r7, pc}

0800d12c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800d12c:	b480      	push	{r7}
 800d12e:	b083      	sub	sp, #12
 800d130:	af00      	add	r7, sp, #0
 800d132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800d134:	2300      	movs	r3, #0
}
 800d136:	4618      	mov	r0, r3
 800d138:	370c      	adds	r7, #12
 800d13a:	46bd      	mov	sp, r7
 800d13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d140:	4770      	bx	lr

0800d142 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800d142:	b580      	push	{r7, lr}
 800d144:	b082      	sub	sp, #8
 800d146:	af00      	add	r7, sp, #0
 800d148:	6078      	str	r0, [r7, #4]
 800d14a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	22a1      	movs	r2, #161	@ 0xa1
 800d150:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	2221      	movs	r2, #33	@ 0x21
 800d156:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	2200      	movs	r2, #0
 800d15c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	2200      	movs	r2, #0
 800d162:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	2207      	movs	r2, #7
 800d168:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	2207      	movs	r2, #7
 800d16e:	4619      	mov	r1, r3
 800d170:	6878      	ldr	r0, [r7, #4]
 800d172:	f001 fb14 	bl	800e79e <USBH_CtlReq>
 800d176:	4603      	mov	r3, r0
}
 800d178:	4618      	mov	r0, r3
 800d17a:	3708      	adds	r7, #8
 800d17c:	46bd      	mov	sp, r7
 800d17e:	bd80      	pop	{r7, pc}

0800d180 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800d180:	b580      	push	{r7, lr}
 800d182:	b082      	sub	sp, #8
 800d184:	af00      	add	r7, sp, #0
 800d186:	6078      	str	r0, [r7, #4]
 800d188:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	2221      	movs	r2, #33	@ 0x21
 800d18e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	2220      	movs	r2, #32
 800d194:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	2200      	movs	r2, #0
 800d19a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	2200      	movs	r2, #0
 800d1a0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	2207      	movs	r2, #7
 800d1a6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800d1a8:	683b      	ldr	r3, [r7, #0]
 800d1aa:	2207      	movs	r2, #7
 800d1ac:	4619      	mov	r1, r3
 800d1ae:	6878      	ldr	r0, [r7, #4]
 800d1b0:	f001 faf5 	bl	800e79e <USBH_CtlReq>
 800d1b4:	4603      	mov	r3, r0
}
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	3708      	adds	r7, #8
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	bd80      	pop	{r7, pc}

0800d1be <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800d1be:	b580      	push	{r7, lr}
 800d1c0:	b086      	sub	sp, #24
 800d1c2:	af02      	add	r7, sp, #8
 800d1c4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d1cc:	69db      	ldr	r3, [r3, #28]
 800d1ce:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800d1da:	2b01      	cmp	r3, #1
 800d1dc:	d002      	beq.n	800d1e4 <CDC_ProcessTransmission+0x26>
 800d1de:	2b02      	cmp	r3, #2
 800d1e0:	d023      	beq.n	800d22a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800d1e2:	e05e      	b.n	800d2a2 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1e8:	68fa      	ldr	r2, [r7, #12]
 800d1ea:	8b12      	ldrh	r2, [r2, #24]
 800d1ec:	4293      	cmp	r3, r2
 800d1ee:	d90b      	bls.n	800d208 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	69d9      	ldr	r1, [r3, #28]
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	8b1a      	ldrh	r2, [r3, #24]
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	7b5b      	ldrb	r3, [r3, #13]
 800d1fc:	2001      	movs	r0, #1
 800d1fe:	9000      	str	r0, [sp, #0]
 800d200:	6878      	ldr	r0, [r7, #4]
 800d202:	f001 fcda 	bl	800ebba <USBH_BulkSendData>
 800d206:	e00b      	b.n	800d220 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800d210:	b29a      	uxth	r2, r3
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	7b5b      	ldrb	r3, [r3, #13]
 800d216:	2001      	movs	r0, #1
 800d218:	9000      	str	r0, [sp, #0]
 800d21a:	6878      	ldr	r0, [r7, #4]
 800d21c:	f001 fccd 	bl	800ebba <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	2202      	movs	r2, #2
 800d224:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800d228:	e03b      	b.n	800d2a2 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	7b5b      	ldrb	r3, [r3, #13]
 800d22e:	4619      	mov	r1, r3
 800d230:	6878      	ldr	r0, [r7, #4]
 800d232:	f001 fff1 	bl	800f218 <USBH_LL_GetURBState>
 800d236:	4603      	mov	r3, r0
 800d238:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800d23a:	7afb      	ldrb	r3, [r7, #11]
 800d23c:	2b01      	cmp	r3, #1
 800d23e:	d128      	bne.n	800d292 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d244:	68fa      	ldr	r2, [r7, #12]
 800d246:	8b12      	ldrh	r2, [r2, #24]
 800d248:	4293      	cmp	r3, r2
 800d24a:	d90e      	bls.n	800d26a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d250:	68fa      	ldr	r2, [r7, #12]
 800d252:	8b12      	ldrh	r2, [r2, #24]
 800d254:	1a9a      	subs	r2, r3, r2
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	69db      	ldr	r3, [r3, #28]
 800d25e:	68fa      	ldr	r2, [r7, #12]
 800d260:	8b12      	ldrh	r2, [r2, #24]
 800d262:	441a      	add	r2, r3
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	61da      	str	r2, [r3, #28]
 800d268:	e002      	b.n	800d270 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	2200      	movs	r2, #0
 800d26e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d274:	2b00      	cmp	r3, #0
 800d276:	d004      	beq.n	800d282 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	2201      	movs	r2, #1
 800d27c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800d280:	e00e      	b.n	800d2a0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	2200      	movs	r2, #0
 800d286:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800d28a:	6878      	ldr	r0, [r7, #4]
 800d28c:	f000 f868 	bl	800d360 <USBH_CDC_TransmitCallback>
      break;
 800d290:	e006      	b.n	800d2a0 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800d292:	7afb      	ldrb	r3, [r7, #11]
 800d294:	2b02      	cmp	r3, #2
 800d296:	d103      	bne.n	800d2a0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	2201      	movs	r2, #1
 800d29c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800d2a0:	bf00      	nop
  }
}
 800d2a2:	bf00      	nop
 800d2a4:	3710      	adds	r7, #16
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	bd80      	pop	{r7, pc}

0800d2aa <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800d2aa:	b580      	push	{r7, lr}
 800d2ac:	b086      	sub	sp, #24
 800d2ae:	af00      	add	r7, sp, #0
 800d2b0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d2b8:	69db      	ldr	r3, [r3, #28]
 800d2ba:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d2bc:	2300      	movs	r3, #0
 800d2be:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800d2c0:	697b      	ldr	r3, [r7, #20]
 800d2c2:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800d2c6:	2b03      	cmp	r3, #3
 800d2c8:	d002      	beq.n	800d2d0 <CDC_ProcessReception+0x26>
 800d2ca:	2b04      	cmp	r3, #4
 800d2cc:	d00e      	beq.n	800d2ec <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800d2ce:	e043      	b.n	800d358 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800d2d0:	697b      	ldr	r3, [r7, #20]
 800d2d2:	6a19      	ldr	r1, [r3, #32]
 800d2d4:	697b      	ldr	r3, [r7, #20]
 800d2d6:	8b5a      	ldrh	r2, [r3, #26]
 800d2d8:	697b      	ldr	r3, [r7, #20]
 800d2da:	7b1b      	ldrb	r3, [r3, #12]
 800d2dc:	6878      	ldr	r0, [r7, #4]
 800d2de:	f001 fc91 	bl	800ec04 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800d2e2:	697b      	ldr	r3, [r7, #20]
 800d2e4:	2204      	movs	r2, #4
 800d2e6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800d2ea:	e035      	b.n	800d358 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800d2ec:	697b      	ldr	r3, [r7, #20]
 800d2ee:	7b1b      	ldrb	r3, [r3, #12]
 800d2f0:	4619      	mov	r1, r3
 800d2f2:	6878      	ldr	r0, [r7, #4]
 800d2f4:	f001 ff90 	bl	800f218 <USBH_LL_GetURBState>
 800d2f8:	4603      	mov	r3, r0
 800d2fa:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800d2fc:	7cfb      	ldrb	r3, [r7, #19]
 800d2fe:	2b01      	cmp	r3, #1
 800d300:	d129      	bne.n	800d356 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800d302:	697b      	ldr	r3, [r7, #20]
 800d304:	7b1b      	ldrb	r3, [r3, #12]
 800d306:	4619      	mov	r1, r3
 800d308:	6878      	ldr	r0, [r7, #4]
 800d30a:	f001 fef3 	bl	800f0f4 <USBH_LL_GetLastXferSize>
 800d30e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800d310:	697b      	ldr	r3, [r7, #20]
 800d312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d314:	68fa      	ldr	r2, [r7, #12]
 800d316:	429a      	cmp	r2, r3
 800d318:	d016      	beq.n	800d348 <CDC_ProcessReception+0x9e>
 800d31a:	697b      	ldr	r3, [r7, #20]
 800d31c:	8b5b      	ldrh	r3, [r3, #26]
 800d31e:	461a      	mov	r2, r3
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	4293      	cmp	r3, r2
 800d324:	d110      	bne.n	800d348 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800d326:	697b      	ldr	r3, [r7, #20]
 800d328:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	1ad2      	subs	r2, r2, r3
 800d32e:	697b      	ldr	r3, [r7, #20]
 800d330:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800d332:	697b      	ldr	r3, [r7, #20]
 800d334:	6a1a      	ldr	r2, [r3, #32]
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	441a      	add	r2, r3
 800d33a:	697b      	ldr	r3, [r7, #20]
 800d33c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800d33e:	697b      	ldr	r3, [r7, #20]
 800d340:	2203      	movs	r2, #3
 800d342:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800d346:	e006      	b.n	800d356 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800d348:	697b      	ldr	r3, [r7, #20]
 800d34a:	2200      	movs	r2, #0
 800d34c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800d350:	6878      	ldr	r0, [r7, #4]
 800d352:	f000 f80f 	bl	800d374 <USBH_CDC_ReceiveCallback>
      break;
 800d356:	bf00      	nop
  }
}
 800d358:	bf00      	nop
 800d35a:	3718      	adds	r7, #24
 800d35c:	46bd      	mov	sp, r7
 800d35e:	bd80      	pop	{r7, pc}

0800d360 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800d360:	b480      	push	{r7}
 800d362:	b083      	sub	sp, #12
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800d368:	bf00      	nop
 800d36a:	370c      	adds	r7, #12
 800d36c:	46bd      	mov	sp, r7
 800d36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d372:	4770      	bx	lr

0800d374 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800d374:	b480      	push	{r7}
 800d376:	b083      	sub	sp, #12
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800d37c:	bf00      	nop
 800d37e:	370c      	adds	r7, #12
 800d380:	46bd      	mov	sp, r7
 800d382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d386:	4770      	bx	lr

0800d388 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800d388:	b480      	push	{r7}
 800d38a:	b083      	sub	sp, #12
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800d390:	bf00      	nop
 800d392:	370c      	adds	r7, #12
 800d394:	46bd      	mov	sp, r7
 800d396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d39a:	4770      	bx	lr

0800d39c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800d39c:	b580      	push	{r7, lr}
 800d39e:	b084      	sub	sp, #16
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	60f8      	str	r0, [r7, #12]
 800d3a4:	60b9      	str	r1, [r7, #8]
 800d3a6:	4613      	mov	r3, r2
 800d3a8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d101      	bne.n	800d3b4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800d3b0:	2302      	movs	r3, #2
 800d3b2:	e029      	b.n	800d408 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	79fa      	ldrb	r2, [r7, #7]
 800d3b8:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	2200      	movs	r2, #0
 800d3c0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	2200      	movs	r2, #0
 800d3c8:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800d3cc:	68f8      	ldr	r0, [r7, #12]
 800d3ce:	f000 f81f 	bl	800d410 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	2200      	movs	r2, #0
 800d3de:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800d3f2:	68bb      	ldr	r3, [r7, #8]
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d003      	beq.n	800d400 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	68ba      	ldr	r2, [r7, #8]
 800d3fc:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800d400:	68f8      	ldr	r0, [r7, #12]
 800d402:	f001 fdc3 	bl	800ef8c <USBH_LL_Init>

  return USBH_OK;
 800d406:	2300      	movs	r3, #0
}
 800d408:	4618      	mov	r0, r3
 800d40a:	3710      	adds	r7, #16
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}

0800d410 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b084      	sub	sp, #16
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800d418:	2300      	movs	r3, #0
 800d41a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d41c:	2300      	movs	r3, #0
 800d41e:	60fb      	str	r3, [r7, #12]
 800d420:	e009      	b.n	800d436 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800d422:	687a      	ldr	r2, [r7, #4]
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	33e0      	adds	r3, #224	@ 0xe0
 800d428:	009b      	lsls	r3, r3, #2
 800d42a:	4413      	add	r3, r2
 800d42c:	2200      	movs	r2, #0
 800d42e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	3301      	adds	r3, #1
 800d434:	60fb      	str	r3, [r7, #12]
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	2b0f      	cmp	r3, #15
 800d43a:	d9f2      	bls.n	800d422 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d43c:	2300      	movs	r3, #0
 800d43e:	60fb      	str	r3, [r7, #12]
 800d440:	e009      	b.n	800d456 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800d442:	687a      	ldr	r2, [r7, #4]
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	4413      	add	r3, r2
 800d448:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800d44c:	2200      	movs	r2, #0
 800d44e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	3301      	adds	r3, #1
 800d454:	60fb      	str	r3, [r7, #12]
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d45c:	d3f1      	bcc.n	800d442 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	2200      	movs	r2, #0
 800d462:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	2200      	movs	r2, #0
 800d468:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	2201      	movs	r2, #1
 800d46e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	2200      	movs	r2, #0
 800d474:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	2201      	movs	r2, #1
 800d47c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	2240      	movs	r2, #64	@ 0x40
 800d482:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	2200      	movs	r2, #0
 800d488:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	2200      	movs	r2, #0
 800d48e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	2201      	movs	r2, #1
 800d496:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	2200      	movs	r2, #0
 800d49e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	331c      	adds	r3, #28
 800d4ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d4b2:	2100      	movs	r1, #0
 800d4b4:	4618      	mov	r0, r3
 800d4b6:	f002 fa07 	bl	800f8c8 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800d4c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d4c4:	2100      	movs	r1, #0
 800d4c6:	4618      	mov	r0, r3
 800d4c8:	f002 f9fe 	bl	800f8c8 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800d4d2:	2212      	movs	r2, #18
 800d4d4:	2100      	movs	r1, #0
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	f002 f9f6 	bl	800f8c8 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800d4e2:	223e      	movs	r2, #62	@ 0x3e
 800d4e4:	2100      	movs	r1, #0
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	f002 f9ee 	bl	800f8c8 <memset>

  return USBH_OK;
 800d4ec:	2300      	movs	r3, #0
}
 800d4ee:	4618      	mov	r0, r3
 800d4f0:	3710      	adds	r7, #16
 800d4f2:	46bd      	mov	sp, r7
 800d4f4:	bd80      	pop	{r7, pc}

0800d4f6 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800d4f6:	b480      	push	{r7}
 800d4f8:	b085      	sub	sp, #20
 800d4fa:	af00      	add	r7, sp, #0
 800d4fc:	6078      	str	r0, [r7, #4]
 800d4fe:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800d500:	2300      	movs	r3, #0
 800d502:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800d504:	683b      	ldr	r3, [r7, #0]
 800d506:	2b00      	cmp	r3, #0
 800d508:	d016      	beq.n	800d538 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800d510:	2b00      	cmp	r3, #0
 800d512:	d10e      	bne.n	800d532 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800d51a:	1c59      	adds	r1, r3, #1
 800d51c:	687a      	ldr	r2, [r7, #4]
 800d51e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800d522:	687a      	ldr	r2, [r7, #4]
 800d524:	33de      	adds	r3, #222	@ 0xde
 800d526:	6839      	ldr	r1, [r7, #0]
 800d528:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800d52c:	2300      	movs	r3, #0
 800d52e:	73fb      	strb	r3, [r7, #15]
 800d530:	e004      	b.n	800d53c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800d532:	2302      	movs	r3, #2
 800d534:	73fb      	strb	r3, [r7, #15]
 800d536:	e001      	b.n	800d53c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800d538:	2302      	movs	r3, #2
 800d53a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d53c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d53e:	4618      	mov	r0, r3
 800d540:	3714      	adds	r7, #20
 800d542:	46bd      	mov	sp, r7
 800d544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d548:	4770      	bx	lr

0800d54a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800d54a:	b480      	push	{r7}
 800d54c:	b085      	sub	sp, #20
 800d54e:	af00      	add	r7, sp, #0
 800d550:	6078      	str	r0, [r7, #4]
 800d552:	460b      	mov	r3, r1
 800d554:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800d556:	2300      	movs	r3, #0
 800d558:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800d560:	78fa      	ldrb	r2, [r7, #3]
 800d562:	429a      	cmp	r2, r3
 800d564:	d204      	bcs.n	800d570 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	78fa      	ldrb	r2, [r7, #3]
 800d56a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800d56e:	e001      	b.n	800d574 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800d570:	2302      	movs	r3, #2
 800d572:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d574:	7bfb      	ldrb	r3, [r7, #15]
}
 800d576:	4618      	mov	r0, r3
 800d578:	3714      	adds	r7, #20
 800d57a:	46bd      	mov	sp, r7
 800d57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d580:	4770      	bx	lr

0800d582 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800d582:	b480      	push	{r7}
 800d584:	b087      	sub	sp, #28
 800d586:	af00      	add	r7, sp, #0
 800d588:	6078      	str	r0, [r7, #4]
 800d58a:	4608      	mov	r0, r1
 800d58c:	4611      	mov	r1, r2
 800d58e:	461a      	mov	r2, r3
 800d590:	4603      	mov	r3, r0
 800d592:	70fb      	strb	r3, [r7, #3]
 800d594:	460b      	mov	r3, r1
 800d596:	70bb      	strb	r3, [r7, #2]
 800d598:	4613      	mov	r3, r2
 800d59a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800d59c:	2300      	movs	r3, #0
 800d59e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800d5a0:	2300      	movs	r3, #0
 800d5a2:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800d5aa:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d5ac:	e025      	b.n	800d5fa <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800d5ae:	7dfb      	ldrb	r3, [r7, #23]
 800d5b0:	221a      	movs	r2, #26
 800d5b2:	fb02 f303 	mul.w	r3, r2, r3
 800d5b6:	3308      	adds	r3, #8
 800d5b8:	68fa      	ldr	r2, [r7, #12]
 800d5ba:	4413      	add	r3, r2
 800d5bc:	3302      	adds	r3, #2
 800d5be:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800d5c0:	693b      	ldr	r3, [r7, #16]
 800d5c2:	795b      	ldrb	r3, [r3, #5]
 800d5c4:	78fa      	ldrb	r2, [r7, #3]
 800d5c6:	429a      	cmp	r2, r3
 800d5c8:	d002      	beq.n	800d5d0 <USBH_FindInterface+0x4e>
 800d5ca:	78fb      	ldrb	r3, [r7, #3]
 800d5cc:	2bff      	cmp	r3, #255	@ 0xff
 800d5ce:	d111      	bne.n	800d5f4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d5d0:	693b      	ldr	r3, [r7, #16]
 800d5d2:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800d5d4:	78ba      	ldrb	r2, [r7, #2]
 800d5d6:	429a      	cmp	r2, r3
 800d5d8:	d002      	beq.n	800d5e0 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d5da:	78bb      	ldrb	r3, [r7, #2]
 800d5dc:	2bff      	cmp	r3, #255	@ 0xff
 800d5de:	d109      	bne.n	800d5f4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d5e0:	693b      	ldr	r3, [r7, #16]
 800d5e2:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d5e4:	787a      	ldrb	r2, [r7, #1]
 800d5e6:	429a      	cmp	r2, r3
 800d5e8:	d002      	beq.n	800d5f0 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d5ea:	787b      	ldrb	r3, [r7, #1]
 800d5ec:	2bff      	cmp	r3, #255	@ 0xff
 800d5ee:	d101      	bne.n	800d5f4 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800d5f0:	7dfb      	ldrb	r3, [r7, #23]
 800d5f2:	e006      	b.n	800d602 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800d5f4:	7dfb      	ldrb	r3, [r7, #23]
 800d5f6:	3301      	adds	r3, #1
 800d5f8:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d5fa:	7dfb      	ldrb	r3, [r7, #23]
 800d5fc:	2b01      	cmp	r3, #1
 800d5fe:	d9d6      	bls.n	800d5ae <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800d600:	23ff      	movs	r3, #255	@ 0xff
}
 800d602:	4618      	mov	r0, r3
 800d604:	371c      	adds	r7, #28
 800d606:	46bd      	mov	sp, r7
 800d608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60c:	4770      	bx	lr

0800d60e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800d60e:	b580      	push	{r7, lr}
 800d610:	b082      	sub	sp, #8
 800d612:	af00      	add	r7, sp, #0
 800d614:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800d616:	6878      	ldr	r0, [r7, #4]
 800d618:	f001 fcf4 	bl	800f004 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800d61c:	2101      	movs	r1, #1
 800d61e:	6878      	ldr	r0, [r7, #4]
 800d620:	f001 fe0e 	bl	800f240 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800d624:	2300      	movs	r3, #0
}
 800d626:	4618      	mov	r0, r3
 800d628:	3708      	adds	r7, #8
 800d62a:	46bd      	mov	sp, r7
 800d62c:	bd80      	pop	{r7, pc}
	...

0800d630 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800d630:	b580      	push	{r7, lr}
 800d632:	b088      	sub	sp, #32
 800d634:	af04      	add	r7, sp, #16
 800d636:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800d638:	2302      	movs	r3, #2
 800d63a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800d63c:	2300      	movs	r3, #0
 800d63e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800d646:	b2db      	uxtb	r3, r3
 800d648:	2b01      	cmp	r3, #1
 800d64a:	d102      	bne.n	800d652 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	2203      	movs	r2, #3
 800d650:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	781b      	ldrb	r3, [r3, #0]
 800d656:	b2db      	uxtb	r3, r3
 800d658:	2b0b      	cmp	r3, #11
 800d65a:	f200 81bb 	bhi.w	800d9d4 <USBH_Process+0x3a4>
 800d65e:	a201      	add	r2, pc, #4	@ (adr r2, 800d664 <USBH_Process+0x34>)
 800d660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d664:	0800d695 	.word	0x0800d695
 800d668:	0800d6c7 	.word	0x0800d6c7
 800d66c:	0800d72f 	.word	0x0800d72f
 800d670:	0800d96f 	.word	0x0800d96f
 800d674:	0800d9d5 	.word	0x0800d9d5
 800d678:	0800d7cf 	.word	0x0800d7cf
 800d67c:	0800d915 	.word	0x0800d915
 800d680:	0800d805 	.word	0x0800d805
 800d684:	0800d825 	.word	0x0800d825
 800d688:	0800d843 	.word	0x0800d843
 800d68c:	0800d887 	.word	0x0800d887
 800d690:	0800d957 	.word	0x0800d957
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800d69a:	b2db      	uxtb	r3, r3
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	f000 819b 	beq.w	800d9d8 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	2201      	movs	r2, #1
 800d6a6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800d6a8:	20c8      	movs	r0, #200	@ 0xc8
 800d6aa:	f001 fe20 	bl	800f2ee <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800d6ae:	6878      	ldr	r0, [r7, #4]
 800d6b0:	f001 fd05 	bl	800f0be <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	2200      	movs	r2, #0
 800d6b8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2200      	movs	r2, #0
 800d6c0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800d6c4:	e188      	b.n	800d9d8 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800d6cc:	2b01      	cmp	r3, #1
 800d6ce:	d107      	bne.n	800d6e0 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	2200      	movs	r2, #0
 800d6d4:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	2202      	movs	r2, #2
 800d6dc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800d6de:	e18a      	b.n	800d9f6 <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800d6e6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d6ea:	d914      	bls.n	800d716 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800d6f2:	3301      	adds	r3, #1
 800d6f4:	b2da      	uxtb	r2, r3
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800d702:	2b03      	cmp	r3, #3
 800d704:	d903      	bls.n	800d70e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	220d      	movs	r2, #13
 800d70a:	701a      	strb	r2, [r3, #0]
      break;
 800d70c:	e173      	b.n	800d9f6 <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	2200      	movs	r2, #0
 800d712:	701a      	strb	r2, [r3, #0]
      break;
 800d714:	e16f      	b.n	800d9f6 <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800d71c:	f103 020a 	add.w	r2, r3, #10
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800d726:	200a      	movs	r0, #10
 800d728:	f001 fde1 	bl	800f2ee <USBH_Delay>
      break;
 800d72c:	e163      	b.n	800d9f6 <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d734:	2b00      	cmp	r3, #0
 800d736:	d005      	beq.n	800d744 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d73e:	2104      	movs	r1, #4
 800d740:	6878      	ldr	r0, [r7, #4]
 800d742:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800d744:	2064      	movs	r0, #100	@ 0x64
 800d746:	f001 fdd2 	bl	800f2ee <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800d74a:	6878      	ldr	r0, [r7, #4]
 800d74c:	f001 fc90 	bl	800f070 <USBH_LL_GetSpeed>
 800d750:	4603      	mov	r3, r0
 800d752:	461a      	mov	r2, r3
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	2205      	movs	r2, #5
 800d75e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800d760:	2100      	movs	r1, #0
 800d762:	6878      	ldr	r0, [r7, #4]
 800d764:	f001 fa9b 	bl	800ec9e <USBH_AllocPipe>
 800d768:	4603      	mov	r3, r0
 800d76a:	461a      	mov	r2, r3
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800d770:	2180      	movs	r1, #128	@ 0x80
 800d772:	6878      	ldr	r0, [r7, #4]
 800d774:	f001 fa93 	bl	800ec9e <USBH_AllocPipe>
 800d778:	4603      	mov	r3, r0
 800d77a:	461a      	mov	r2, r3
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	7919      	ldrb	r1, [r3, #4]
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800d790:	687a      	ldr	r2, [r7, #4]
 800d792:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800d794:	9202      	str	r2, [sp, #8]
 800d796:	2200      	movs	r2, #0
 800d798:	9201      	str	r2, [sp, #4]
 800d79a:	9300      	str	r3, [sp, #0]
 800d79c:	4603      	mov	r3, r0
 800d79e:	2280      	movs	r2, #128	@ 0x80
 800d7a0:	6878      	ldr	r0, [r7, #4]
 800d7a2:	f001 fa4d 	bl	800ec40 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	7959      	ldrb	r1, [r3, #5]
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800d7b6:	687a      	ldr	r2, [r7, #4]
 800d7b8:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800d7ba:	9202      	str	r2, [sp, #8]
 800d7bc:	2200      	movs	r2, #0
 800d7be:	9201      	str	r2, [sp, #4]
 800d7c0:	9300      	str	r3, [sp, #0]
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	6878      	ldr	r0, [r7, #4]
 800d7c8:	f001 fa3a 	bl	800ec40 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800d7cc:	e113      	b.n	800d9f6 <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f000 f916 	bl	800da00 <USBH_HandleEnum>
 800d7d4:	4603      	mov	r3, r0
 800d7d6:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800d7d8:	7bbb      	ldrb	r3, [r7, #14]
 800d7da:	b2db      	uxtb	r3, r3
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	f040 80fd 	bne.w	800d9dc <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	2200      	movs	r2, #0
 800d7e6:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800d7f0:	2b01      	cmp	r3, #1
 800d7f2:	d103      	bne.n	800d7fc <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	2208      	movs	r2, #8
 800d7f8:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800d7fa:	e0ef      	b.n	800d9dc <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	2207      	movs	r2, #7
 800d800:	701a      	strb	r2, [r3, #0]
      break;
 800d802:	e0eb      	b.n	800d9dc <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	f000 80e8 	beq.w	800d9e0 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d816:	2101      	movs	r1, #1
 800d818:	6878      	ldr	r0, [r7, #4]
 800d81a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	2208      	movs	r2, #8
 800d820:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800d822:	e0dd      	b.n	800d9e0 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800d82a:	4619      	mov	r1, r3
 800d82c:	6878      	ldr	r0, [r7, #4]
 800d82e:	f000 fc3a 	bl	800e0a6 <USBH_SetCfg>
 800d832:	4603      	mov	r3, r0
 800d834:	2b00      	cmp	r3, #0
 800d836:	f040 80d5 	bne.w	800d9e4 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	2209      	movs	r2, #9
 800d83e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800d840:	e0d0      	b.n	800d9e4 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800d848:	f003 0320 	and.w	r3, r3, #32
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d016      	beq.n	800d87e <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800d850:	2101      	movs	r1, #1
 800d852:	6878      	ldr	r0, [r7, #4]
 800d854:	f000 fc4a 	bl	800e0ec <USBH_SetFeature>
 800d858:	4603      	mov	r3, r0
 800d85a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800d85c:	7bbb      	ldrb	r3, [r7, #14]
 800d85e:	b2db      	uxtb	r3, r3
 800d860:	2b00      	cmp	r3, #0
 800d862:	d103      	bne.n	800d86c <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	220a      	movs	r2, #10
 800d868:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800d86a:	e0bd      	b.n	800d9e8 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 800d86c:	7bbb      	ldrb	r3, [r7, #14]
 800d86e:	b2db      	uxtb	r3, r3
 800d870:	2b03      	cmp	r3, #3
 800d872:	f040 80b9 	bne.w	800d9e8 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	220a      	movs	r2, #10
 800d87a:	701a      	strb	r2, [r3, #0]
      break;
 800d87c:	e0b4      	b.n	800d9e8 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	220a      	movs	r2, #10
 800d882:	701a      	strb	r2, [r3, #0]
      break;
 800d884:	e0b0      	b.n	800d9e8 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	f000 80ad 	beq.w	800d9ec <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	2200      	movs	r2, #0
 800d896:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800d89a:	2300      	movs	r3, #0
 800d89c:	73fb      	strb	r3, [r7, #15]
 800d89e:	e016      	b.n	800d8ce <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800d8a0:	7bfa      	ldrb	r2, [r7, #15]
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	32de      	adds	r2, #222	@ 0xde
 800d8a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d8aa:	791a      	ldrb	r2, [r3, #4]
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800d8b2:	429a      	cmp	r2, r3
 800d8b4:	d108      	bne.n	800d8c8 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 800d8b6:	7bfa      	ldrb	r2, [r7, #15]
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	32de      	adds	r2, #222	@ 0xde
 800d8bc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800d8c6:	e005      	b.n	800d8d4 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800d8c8:	7bfb      	ldrb	r3, [r7, #15]
 800d8ca:	3301      	adds	r3, #1
 800d8cc:	73fb      	strb	r3, [r7, #15]
 800d8ce:	7bfb      	ldrb	r3, [r7, #15]
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d0e5      	beq.n	800d8a0 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d016      	beq.n	800d90c <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d8e4:	689b      	ldr	r3, [r3, #8]
 800d8e6:	6878      	ldr	r0, [r7, #4]
 800d8e8:	4798      	blx	r3
 800d8ea:	4603      	mov	r3, r0
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d109      	bne.n	800d904 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	2206      	movs	r2, #6
 800d8f4:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d8fc:	2103      	movs	r1, #3
 800d8fe:	6878      	ldr	r0, [r7, #4]
 800d900:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800d902:	e073      	b.n	800d9ec <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	220d      	movs	r2, #13
 800d908:	701a      	strb	r2, [r3, #0]
      break;
 800d90a:	e06f      	b.n	800d9ec <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	220d      	movs	r2, #13
 800d910:	701a      	strb	r2, [r3, #0]
      break;
 800d912:	e06b      	b.n	800d9ec <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d017      	beq.n	800d94e <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d924:	691b      	ldr	r3, [r3, #16]
 800d926:	6878      	ldr	r0, [r7, #4]
 800d928:	4798      	blx	r3
 800d92a:	4603      	mov	r3, r0
 800d92c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800d92e:	7bbb      	ldrb	r3, [r7, #14]
 800d930:	b2db      	uxtb	r3, r3
 800d932:	2b00      	cmp	r3, #0
 800d934:	d103      	bne.n	800d93e <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	220b      	movs	r2, #11
 800d93a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800d93c:	e058      	b.n	800d9f0 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 800d93e:	7bbb      	ldrb	r3, [r7, #14]
 800d940:	b2db      	uxtb	r3, r3
 800d942:	2b02      	cmp	r3, #2
 800d944:	d154      	bne.n	800d9f0 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	220d      	movs	r2, #13
 800d94a:	701a      	strb	r2, [r3, #0]
      break;
 800d94c:	e050      	b.n	800d9f0 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	220d      	movs	r2, #13
 800d952:	701a      	strb	r2, [r3, #0]
      break;
 800d954:	e04c      	b.n	800d9f0 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d049      	beq.n	800d9f4 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d966:	695b      	ldr	r3, [r3, #20]
 800d968:	6878      	ldr	r0, [r7, #4]
 800d96a:	4798      	blx	r3
      }
      break;
 800d96c:	e042      	b.n	800d9f4 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2200      	movs	r2, #0
 800d972:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800d976:	6878      	ldr	r0, [r7, #4]
 800d978:	f7ff fd4a 	bl	800d410 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d982:	2b00      	cmp	r3, #0
 800d984:	d009      	beq.n	800d99a <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800d98c:	68db      	ldr	r3, [r3, #12]
 800d98e:	6878      	ldr	r0, [r7, #4]
 800d990:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	2200      	movs	r2, #0
 800d996:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d005      	beq.n	800d9b0 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800d9aa:	2105      	movs	r1, #5
 800d9ac:	6878      	ldr	r0, [r7, #4]
 800d9ae:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800d9b6:	b2db      	uxtb	r3, r3
 800d9b8:	2b01      	cmp	r3, #1
 800d9ba:	d107      	bne.n	800d9cc <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	2200      	movs	r2, #0
 800d9c0:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800d9c4:	6878      	ldr	r0, [r7, #4]
 800d9c6:	f7ff fe22 	bl	800d60e <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800d9ca:	e014      	b.n	800d9f6 <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 800d9cc:	6878      	ldr	r0, [r7, #4]
 800d9ce:	f001 fb19 	bl	800f004 <USBH_LL_Start>
      break;
 800d9d2:	e010      	b.n	800d9f6 <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 800d9d4:	bf00      	nop
 800d9d6:	e00e      	b.n	800d9f6 <USBH_Process+0x3c6>
      break;
 800d9d8:	bf00      	nop
 800d9da:	e00c      	b.n	800d9f6 <USBH_Process+0x3c6>
      break;
 800d9dc:	bf00      	nop
 800d9de:	e00a      	b.n	800d9f6 <USBH_Process+0x3c6>
    break;
 800d9e0:	bf00      	nop
 800d9e2:	e008      	b.n	800d9f6 <USBH_Process+0x3c6>
      break;
 800d9e4:	bf00      	nop
 800d9e6:	e006      	b.n	800d9f6 <USBH_Process+0x3c6>
      break;
 800d9e8:	bf00      	nop
 800d9ea:	e004      	b.n	800d9f6 <USBH_Process+0x3c6>
      break;
 800d9ec:	bf00      	nop
 800d9ee:	e002      	b.n	800d9f6 <USBH_Process+0x3c6>
      break;
 800d9f0:	bf00      	nop
 800d9f2:	e000      	b.n	800d9f6 <USBH_Process+0x3c6>
      break;
 800d9f4:	bf00      	nop
  }
  return USBH_OK;
 800d9f6:	2300      	movs	r3, #0
}
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	3710      	adds	r7, #16
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	bd80      	pop	{r7, pc}

0800da00 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800da00:	b580      	push	{r7, lr}
 800da02:	b088      	sub	sp, #32
 800da04:	af04      	add	r7, sp, #16
 800da06:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800da08:	2301      	movs	r3, #1
 800da0a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800da0c:	2301      	movs	r3, #1
 800da0e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	785b      	ldrb	r3, [r3, #1]
 800da14:	2b07      	cmp	r3, #7
 800da16:	f200 81bd 	bhi.w	800dd94 <USBH_HandleEnum+0x394>
 800da1a:	a201      	add	r2, pc, #4	@ (adr r2, 800da20 <USBH_HandleEnum+0x20>)
 800da1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da20:	0800da41 	.word	0x0800da41
 800da24:	0800dafb 	.word	0x0800dafb
 800da28:	0800db65 	.word	0x0800db65
 800da2c:	0800dbef 	.word	0x0800dbef
 800da30:	0800dc59 	.word	0x0800dc59
 800da34:	0800dcc9 	.word	0x0800dcc9
 800da38:	0800dd0f 	.word	0x0800dd0f
 800da3c:	0800dd55 	.word	0x0800dd55
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800da40:	2108      	movs	r1, #8
 800da42:	6878      	ldr	r0, [r7, #4]
 800da44:	f000 fa4c 	bl	800dee0 <USBH_Get_DevDesc>
 800da48:	4603      	mov	r3, r0
 800da4a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800da4c:	7bbb      	ldrb	r3, [r7, #14]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d12e      	bne.n	800dab0 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	2201      	movs	r2, #1
 800da60:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	7919      	ldrb	r1, [r3, #4]
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800da72:	687a      	ldr	r2, [r7, #4]
 800da74:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800da76:	9202      	str	r2, [sp, #8]
 800da78:	2200      	movs	r2, #0
 800da7a:	9201      	str	r2, [sp, #4]
 800da7c:	9300      	str	r3, [sp, #0]
 800da7e:	4603      	mov	r3, r0
 800da80:	2280      	movs	r2, #128	@ 0x80
 800da82:	6878      	ldr	r0, [r7, #4]
 800da84:	f001 f8dc 	bl	800ec40 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	7959      	ldrb	r1, [r3, #5]
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800da98:	687a      	ldr	r2, [r7, #4]
 800da9a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800da9c:	9202      	str	r2, [sp, #8]
 800da9e:	2200      	movs	r2, #0
 800daa0:	9201      	str	r2, [sp, #4]
 800daa2:	9300      	str	r3, [sp, #0]
 800daa4:	4603      	mov	r3, r0
 800daa6:	2200      	movs	r2, #0
 800daa8:	6878      	ldr	r0, [r7, #4]
 800daaa:	f001 f8c9 	bl	800ec40 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800daae:	e173      	b.n	800dd98 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800dab0:	7bbb      	ldrb	r3, [r7, #14]
 800dab2:	2b03      	cmp	r3, #3
 800dab4:	f040 8170 	bne.w	800dd98 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800dabe:	3301      	adds	r3, #1
 800dac0:	b2da      	uxtb	r2, r3
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800dace:	2b03      	cmp	r3, #3
 800dad0:	d903      	bls.n	800dada <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	220d      	movs	r2, #13
 800dad6:	701a      	strb	r2, [r3, #0]
      break;
 800dad8:	e15e      	b.n	800dd98 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	795b      	ldrb	r3, [r3, #5]
 800dade:	4619      	mov	r1, r3
 800dae0:	6878      	ldr	r0, [r7, #4]
 800dae2:	f001 f8fd 	bl	800ece0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	791b      	ldrb	r3, [r3, #4]
 800daea:	4619      	mov	r1, r3
 800daec:	6878      	ldr	r0, [r7, #4]
 800daee:	f001 f8f7 	bl	800ece0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	2200      	movs	r2, #0
 800daf6:	701a      	strb	r2, [r3, #0]
      break;
 800daf8:	e14e      	b.n	800dd98 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800dafa:	2112      	movs	r1, #18
 800dafc:	6878      	ldr	r0, [r7, #4]
 800dafe:	f000 f9ef 	bl	800dee0 <USBH_Get_DevDesc>
 800db02:	4603      	mov	r3, r0
 800db04:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800db06:	7bbb      	ldrb	r3, [r7, #14]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d103      	bne.n	800db14 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	2202      	movs	r2, #2
 800db10:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800db12:	e143      	b.n	800dd9c <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800db14:	7bbb      	ldrb	r3, [r7, #14]
 800db16:	2b03      	cmp	r3, #3
 800db18:	f040 8140 	bne.w	800dd9c <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800db22:	3301      	adds	r3, #1
 800db24:	b2da      	uxtb	r2, r3
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800db32:	2b03      	cmp	r3, #3
 800db34:	d903      	bls.n	800db3e <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	220d      	movs	r2, #13
 800db3a:	701a      	strb	r2, [r3, #0]
      break;
 800db3c:	e12e      	b.n	800dd9c <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	795b      	ldrb	r3, [r3, #5]
 800db42:	4619      	mov	r1, r3
 800db44:	6878      	ldr	r0, [r7, #4]
 800db46:	f001 f8cb 	bl	800ece0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	791b      	ldrb	r3, [r3, #4]
 800db4e:	4619      	mov	r1, r3
 800db50:	6878      	ldr	r0, [r7, #4]
 800db52:	f001 f8c5 	bl	800ece0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	2200      	movs	r2, #0
 800db5a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	2200      	movs	r2, #0
 800db60:	701a      	strb	r2, [r3, #0]
      break;
 800db62:	e11b      	b.n	800dd9c <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800db64:	2101      	movs	r1, #1
 800db66:	6878      	ldr	r0, [r7, #4]
 800db68:	f000 fa79 	bl	800e05e <USBH_SetAddress>
 800db6c:	4603      	mov	r3, r0
 800db6e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800db70:	7bbb      	ldrb	r3, [r7, #14]
 800db72:	2b00      	cmp	r3, #0
 800db74:	d130      	bne.n	800dbd8 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800db76:	2002      	movs	r0, #2
 800db78:	f001 fbb9 	bl	800f2ee <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	2201      	movs	r2, #1
 800db80:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	2203      	movs	r2, #3
 800db88:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	7919      	ldrb	r1, [r3, #4]
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800db9a:	687a      	ldr	r2, [r7, #4]
 800db9c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800db9e:	9202      	str	r2, [sp, #8]
 800dba0:	2200      	movs	r2, #0
 800dba2:	9201      	str	r2, [sp, #4]
 800dba4:	9300      	str	r3, [sp, #0]
 800dba6:	4603      	mov	r3, r0
 800dba8:	2280      	movs	r2, #128	@ 0x80
 800dbaa:	6878      	ldr	r0, [r7, #4]
 800dbac:	f001 f848 	bl	800ec40 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	7959      	ldrb	r1, [r3, #5]
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800dbc0:	687a      	ldr	r2, [r7, #4]
 800dbc2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800dbc4:	9202      	str	r2, [sp, #8]
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	9201      	str	r2, [sp, #4]
 800dbca:	9300      	str	r3, [sp, #0]
 800dbcc:	4603      	mov	r3, r0
 800dbce:	2200      	movs	r2, #0
 800dbd0:	6878      	ldr	r0, [r7, #4]
 800dbd2:	f001 f835 	bl	800ec40 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800dbd6:	e0e3      	b.n	800dda0 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800dbd8:	7bbb      	ldrb	r3, [r7, #14]
 800dbda:	2b03      	cmp	r3, #3
 800dbdc:	f040 80e0 	bne.w	800dda0 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	220d      	movs	r2, #13
 800dbe4:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	2200      	movs	r2, #0
 800dbea:	705a      	strb	r2, [r3, #1]
      break;
 800dbec:	e0d8      	b.n	800dda0 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800dbee:	2109      	movs	r1, #9
 800dbf0:	6878      	ldr	r0, [r7, #4]
 800dbf2:	f000 f9a1 	bl	800df38 <USBH_Get_CfgDesc>
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800dbfa:	7bbb      	ldrb	r3, [r7, #14]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d103      	bne.n	800dc08 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	2204      	movs	r2, #4
 800dc04:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800dc06:	e0cd      	b.n	800dda4 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800dc08:	7bbb      	ldrb	r3, [r7, #14]
 800dc0a:	2b03      	cmp	r3, #3
 800dc0c:	f040 80ca 	bne.w	800dda4 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800dc16:	3301      	adds	r3, #1
 800dc18:	b2da      	uxtb	r2, r3
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800dc26:	2b03      	cmp	r3, #3
 800dc28:	d903      	bls.n	800dc32 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	220d      	movs	r2, #13
 800dc2e:	701a      	strb	r2, [r3, #0]
      break;
 800dc30:	e0b8      	b.n	800dda4 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	795b      	ldrb	r3, [r3, #5]
 800dc36:	4619      	mov	r1, r3
 800dc38:	6878      	ldr	r0, [r7, #4]
 800dc3a:	f001 f851 	bl	800ece0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	791b      	ldrb	r3, [r3, #4]
 800dc42:	4619      	mov	r1, r3
 800dc44:	6878      	ldr	r0, [r7, #4]
 800dc46:	f001 f84b 	bl	800ece0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	2200      	movs	r2, #0
 800dc4e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	2200      	movs	r2, #0
 800dc54:	701a      	strb	r2, [r3, #0]
      break;
 800dc56:	e0a5      	b.n	800dda4 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800dc5e:	4619      	mov	r1, r3
 800dc60:	6878      	ldr	r0, [r7, #4]
 800dc62:	f000 f969 	bl	800df38 <USBH_Get_CfgDesc>
 800dc66:	4603      	mov	r3, r0
 800dc68:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800dc6a:	7bbb      	ldrb	r3, [r7, #14]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d103      	bne.n	800dc78 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	2205      	movs	r2, #5
 800dc74:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800dc76:	e097      	b.n	800dda8 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800dc78:	7bbb      	ldrb	r3, [r7, #14]
 800dc7a:	2b03      	cmp	r3, #3
 800dc7c:	f040 8094 	bne.w	800dda8 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800dc86:	3301      	adds	r3, #1
 800dc88:	b2da      	uxtb	r2, r3
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800dc96:	2b03      	cmp	r3, #3
 800dc98:	d903      	bls.n	800dca2 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	220d      	movs	r2, #13
 800dc9e:	701a      	strb	r2, [r3, #0]
      break;
 800dca0:	e082      	b.n	800dda8 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	795b      	ldrb	r3, [r3, #5]
 800dca6:	4619      	mov	r1, r3
 800dca8:	6878      	ldr	r0, [r7, #4]
 800dcaa:	f001 f819 	bl	800ece0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	791b      	ldrb	r3, [r3, #4]
 800dcb2:	4619      	mov	r1, r3
 800dcb4:	6878      	ldr	r0, [r7, #4]
 800dcb6:	f001 f813 	bl	800ece0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	2200      	movs	r2, #0
 800dcbe:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	701a      	strb	r2, [r3, #0]
      break;
 800dcc6:	e06f      	b.n	800dda8 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d019      	beq.n	800dd06 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800dcde:	23ff      	movs	r3, #255	@ 0xff
 800dce0:	6878      	ldr	r0, [r7, #4]
 800dce2:	f000 f953 	bl	800df8c <USBH_Get_StringDesc>
 800dce6:	4603      	mov	r3, r0
 800dce8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800dcea:	7bbb      	ldrb	r3, [r7, #14]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d103      	bne.n	800dcf8 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	2206      	movs	r2, #6
 800dcf4:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800dcf6:	e059      	b.n	800ddac <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800dcf8:	7bbb      	ldrb	r3, [r7, #14]
 800dcfa:	2b03      	cmp	r3, #3
 800dcfc:	d156      	bne.n	800ddac <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	2206      	movs	r2, #6
 800dd02:	705a      	strb	r2, [r3, #1]
      break;
 800dd04:	e052      	b.n	800ddac <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	2206      	movs	r2, #6
 800dd0a:	705a      	strb	r2, [r3, #1]
      break;
 800dd0c:	e04e      	b.n	800ddac <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d019      	beq.n	800dd4c <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800dd24:	23ff      	movs	r3, #255	@ 0xff
 800dd26:	6878      	ldr	r0, [r7, #4]
 800dd28:	f000 f930 	bl	800df8c <USBH_Get_StringDesc>
 800dd2c:	4603      	mov	r3, r0
 800dd2e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800dd30:	7bbb      	ldrb	r3, [r7, #14]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d103      	bne.n	800dd3e <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	2207      	movs	r2, #7
 800dd3a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800dd3c:	e038      	b.n	800ddb0 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800dd3e:	7bbb      	ldrb	r3, [r7, #14]
 800dd40:	2b03      	cmp	r3, #3
 800dd42:	d135      	bne.n	800ddb0 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	2207      	movs	r2, #7
 800dd48:	705a      	strb	r2, [r3, #1]
      break;
 800dd4a:	e031      	b.n	800ddb0 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	2207      	movs	r2, #7
 800dd50:	705a      	strb	r2, [r3, #1]
      break;
 800dd52:	e02d      	b.n	800ddb0 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d017      	beq.n	800dd8e <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800dd6a:	23ff      	movs	r3, #255	@ 0xff
 800dd6c:	6878      	ldr	r0, [r7, #4]
 800dd6e:	f000 f90d 	bl	800df8c <USBH_Get_StringDesc>
 800dd72:	4603      	mov	r3, r0
 800dd74:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800dd76:	7bbb      	ldrb	r3, [r7, #14]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d102      	bne.n	800dd82 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800dd80:	e018      	b.n	800ddb4 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800dd82:	7bbb      	ldrb	r3, [r7, #14]
 800dd84:	2b03      	cmp	r3, #3
 800dd86:	d115      	bne.n	800ddb4 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800dd88:	2300      	movs	r3, #0
 800dd8a:	73fb      	strb	r3, [r7, #15]
      break;
 800dd8c:	e012      	b.n	800ddb4 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800dd8e:	2300      	movs	r3, #0
 800dd90:	73fb      	strb	r3, [r7, #15]
      break;
 800dd92:	e00f      	b.n	800ddb4 <USBH_HandleEnum+0x3b4>

    default:
      break;
 800dd94:	bf00      	nop
 800dd96:	e00e      	b.n	800ddb6 <USBH_HandleEnum+0x3b6>
      break;
 800dd98:	bf00      	nop
 800dd9a:	e00c      	b.n	800ddb6 <USBH_HandleEnum+0x3b6>
      break;
 800dd9c:	bf00      	nop
 800dd9e:	e00a      	b.n	800ddb6 <USBH_HandleEnum+0x3b6>
      break;
 800dda0:	bf00      	nop
 800dda2:	e008      	b.n	800ddb6 <USBH_HandleEnum+0x3b6>
      break;
 800dda4:	bf00      	nop
 800dda6:	e006      	b.n	800ddb6 <USBH_HandleEnum+0x3b6>
      break;
 800dda8:	bf00      	nop
 800ddaa:	e004      	b.n	800ddb6 <USBH_HandleEnum+0x3b6>
      break;
 800ddac:	bf00      	nop
 800ddae:	e002      	b.n	800ddb6 <USBH_HandleEnum+0x3b6>
      break;
 800ddb0:	bf00      	nop
 800ddb2:	e000      	b.n	800ddb6 <USBH_HandleEnum+0x3b6>
      break;
 800ddb4:	bf00      	nop
  }
  return Status;
 800ddb6:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddb8:	4618      	mov	r0, r3
 800ddba:	3710      	adds	r7, #16
 800ddbc:	46bd      	mov	sp, r7
 800ddbe:	bd80      	pop	{r7, pc}

0800ddc0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800ddc0:	b480      	push	{r7}
 800ddc2:	b083      	sub	sp, #12
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
 800ddc8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	683a      	ldr	r2, [r7, #0]
 800ddce:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800ddd2:	bf00      	nop
 800ddd4:	370c      	adds	r7, #12
 800ddd6:	46bd      	mov	sp, r7
 800ddd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dddc:	4770      	bx	lr

0800ddde <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800ddde:	b580      	push	{r7, lr}
 800dde0:	b082      	sub	sp, #8
 800dde2:	af00      	add	r7, sp, #0
 800dde4:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800ddec:	1c5a      	adds	r2, r3, #1
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800ddf4:	6878      	ldr	r0, [r7, #4]
 800ddf6:	f000 f804 	bl	800de02 <USBH_HandleSof>
}
 800ddfa:	bf00      	nop
 800ddfc:	3708      	adds	r7, #8
 800ddfe:	46bd      	mov	sp, r7
 800de00:	bd80      	pop	{r7, pc}

0800de02 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800de02:	b580      	push	{r7, lr}
 800de04:	b082      	sub	sp, #8
 800de06:	af00      	add	r7, sp, #0
 800de08:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	781b      	ldrb	r3, [r3, #0]
 800de0e:	b2db      	uxtb	r3, r3
 800de10:	2b0b      	cmp	r3, #11
 800de12:	d10a      	bne.n	800de2a <USBH_HandleSof+0x28>
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d005      	beq.n	800de2a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800de24:	699b      	ldr	r3, [r3, #24]
 800de26:	6878      	ldr	r0, [r7, #4]
 800de28:	4798      	blx	r3
  }
}
 800de2a:	bf00      	nop
 800de2c:	3708      	adds	r7, #8
 800de2e:	46bd      	mov	sp, r7
 800de30:	bd80      	pop	{r7, pc}

0800de32 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800de32:	b480      	push	{r7}
 800de34:	b083      	sub	sp, #12
 800de36:	af00      	add	r7, sp, #0
 800de38:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	2201      	movs	r2, #1
 800de3e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800de42:	bf00      	nop
}
 800de44:	370c      	adds	r7, #12
 800de46:	46bd      	mov	sp, r7
 800de48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de4c:	4770      	bx	lr

0800de4e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800de4e:	b480      	push	{r7}
 800de50:	b083      	sub	sp, #12
 800de52:	af00      	add	r7, sp, #0
 800de54:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	2200      	movs	r2, #0
 800de5a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 800de5e:	bf00      	nop
}
 800de60:	370c      	adds	r7, #12
 800de62:	46bd      	mov	sp, r7
 800de64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de68:	4770      	bx	lr

0800de6a <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800de6a:	b480      	push	{r7}
 800de6c:	b083      	sub	sp, #12
 800de6e:	af00      	add	r7, sp, #0
 800de70:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	2201      	movs	r2, #1
 800de76:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	2200      	movs	r2, #0
 800de7e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	2200      	movs	r2, #0
 800de86:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800de8a:	2300      	movs	r3, #0
}
 800de8c:	4618      	mov	r0, r3
 800de8e:	370c      	adds	r7, #12
 800de90:	46bd      	mov	sp, r7
 800de92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de96:	4770      	bx	lr

0800de98 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800de98:	b580      	push	{r7, lr}
 800de9a:	b082      	sub	sp, #8
 800de9c:	af00      	add	r7, sp, #0
 800de9e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	2201      	movs	r2, #1
 800dea4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	2200      	movs	r2, #0
 800deac:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	2200      	movs	r2, #0
 800deb4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800deb8:	6878      	ldr	r0, [r7, #4]
 800deba:	f001 f8be 	bl	800f03a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	791b      	ldrb	r3, [r3, #4]
 800dec2:	4619      	mov	r1, r3
 800dec4:	6878      	ldr	r0, [r7, #4]
 800dec6:	f000 ff0b 	bl	800ece0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	795b      	ldrb	r3, [r3, #5]
 800dece:	4619      	mov	r1, r3
 800ded0:	6878      	ldr	r0, [r7, #4]
 800ded2:	f000 ff05 	bl	800ece0 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800ded6:	2300      	movs	r3, #0
}
 800ded8:	4618      	mov	r0, r3
 800deda:	3708      	adds	r7, #8
 800dedc:	46bd      	mov	sp, r7
 800dede:	bd80      	pop	{r7, pc}

0800dee0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800dee0:	b580      	push	{r7, lr}
 800dee2:	b086      	sub	sp, #24
 800dee4:	af02      	add	r7, sp, #8
 800dee6:	6078      	str	r0, [r7, #4]
 800dee8:	460b      	mov	r3, r1
 800deea:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800deec:	887b      	ldrh	r3, [r7, #2]
 800deee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800def2:	d901      	bls.n	800def8 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800def4:	2303      	movs	r3, #3
 800def6:	e01b      	b.n	800df30 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800defe:	887b      	ldrh	r3, [r7, #2]
 800df00:	9300      	str	r3, [sp, #0]
 800df02:	4613      	mov	r3, r2
 800df04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800df08:	2100      	movs	r1, #0
 800df0a:	6878      	ldr	r0, [r7, #4]
 800df0c:	f000 f872 	bl	800dff4 <USBH_GetDescriptor>
 800df10:	4603      	mov	r3, r0
 800df12:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800df14:	7bfb      	ldrb	r3, [r7, #15]
 800df16:	2b00      	cmp	r3, #0
 800df18:	d109      	bne.n	800df2e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800df20:	887a      	ldrh	r2, [r7, #2]
 800df22:	4619      	mov	r1, r3
 800df24:	6878      	ldr	r0, [r7, #4]
 800df26:	f000 f929 	bl	800e17c <USBH_ParseDevDesc>
 800df2a:	4603      	mov	r3, r0
 800df2c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800df2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800df30:	4618      	mov	r0, r3
 800df32:	3710      	adds	r7, #16
 800df34:	46bd      	mov	sp, r7
 800df36:	bd80      	pop	{r7, pc}

0800df38 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800df38:	b580      	push	{r7, lr}
 800df3a:	b086      	sub	sp, #24
 800df3c:	af02      	add	r7, sp, #8
 800df3e:	6078      	str	r0, [r7, #4]
 800df40:	460b      	mov	r3, r1
 800df42:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	331c      	adds	r3, #28
 800df48:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800df4a:	887b      	ldrh	r3, [r7, #2]
 800df4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800df50:	d901      	bls.n	800df56 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800df52:	2303      	movs	r3, #3
 800df54:	e016      	b.n	800df84 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800df56:	887b      	ldrh	r3, [r7, #2]
 800df58:	9300      	str	r3, [sp, #0]
 800df5a:	68bb      	ldr	r3, [r7, #8]
 800df5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800df60:	2100      	movs	r1, #0
 800df62:	6878      	ldr	r0, [r7, #4]
 800df64:	f000 f846 	bl	800dff4 <USBH_GetDescriptor>
 800df68:	4603      	mov	r3, r0
 800df6a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800df6c:	7bfb      	ldrb	r3, [r7, #15]
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d107      	bne.n	800df82 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800df72:	887b      	ldrh	r3, [r7, #2]
 800df74:	461a      	mov	r2, r3
 800df76:	68b9      	ldr	r1, [r7, #8]
 800df78:	6878      	ldr	r0, [r7, #4]
 800df7a:	f000 f9af 	bl	800e2dc <USBH_ParseCfgDesc>
 800df7e:	4603      	mov	r3, r0
 800df80:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800df82:	7bfb      	ldrb	r3, [r7, #15]
}
 800df84:	4618      	mov	r0, r3
 800df86:	3710      	adds	r7, #16
 800df88:	46bd      	mov	sp, r7
 800df8a:	bd80      	pop	{r7, pc}

0800df8c <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b088      	sub	sp, #32
 800df90:	af02      	add	r7, sp, #8
 800df92:	60f8      	str	r0, [r7, #12]
 800df94:	607a      	str	r2, [r7, #4]
 800df96:	461a      	mov	r2, r3
 800df98:	460b      	mov	r3, r1
 800df9a:	72fb      	strb	r3, [r7, #11]
 800df9c:	4613      	mov	r3, r2
 800df9e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800dfa0:	893b      	ldrh	r3, [r7, #8]
 800dfa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dfa6:	d802      	bhi.n	800dfae <USBH_Get_StringDesc+0x22>
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d101      	bne.n	800dfb2 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800dfae:	2303      	movs	r3, #3
 800dfb0:	e01c      	b.n	800dfec <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800dfb2:	7afb      	ldrb	r3, [r7, #11]
 800dfb4:	b29b      	uxth	r3, r3
 800dfb6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800dfba:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800dfc2:	893b      	ldrh	r3, [r7, #8]
 800dfc4:	9300      	str	r3, [sp, #0]
 800dfc6:	460b      	mov	r3, r1
 800dfc8:	2100      	movs	r1, #0
 800dfca:	68f8      	ldr	r0, [r7, #12]
 800dfcc:	f000 f812 	bl	800dff4 <USBH_GetDescriptor>
 800dfd0:	4603      	mov	r3, r0
 800dfd2:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800dfd4:	7dfb      	ldrb	r3, [r7, #23]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d107      	bne.n	800dfea <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800dfe0:	893a      	ldrh	r2, [r7, #8]
 800dfe2:	6879      	ldr	r1, [r7, #4]
 800dfe4:	4618      	mov	r0, r3
 800dfe6:	f000 fb8d 	bl	800e704 <USBH_ParseStringDesc>
  }

  return status;
 800dfea:	7dfb      	ldrb	r3, [r7, #23]
}
 800dfec:	4618      	mov	r0, r3
 800dfee:	3718      	adds	r7, #24
 800dff0:	46bd      	mov	sp, r7
 800dff2:	bd80      	pop	{r7, pc}

0800dff4 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800dff4:	b580      	push	{r7, lr}
 800dff6:	b084      	sub	sp, #16
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	60f8      	str	r0, [r7, #12]
 800dffc:	607b      	str	r3, [r7, #4]
 800dffe:	460b      	mov	r3, r1
 800e000:	72fb      	strb	r3, [r7, #11]
 800e002:	4613      	mov	r3, r2
 800e004:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	789b      	ldrb	r3, [r3, #2]
 800e00a:	2b01      	cmp	r3, #1
 800e00c:	d11c      	bne.n	800e048 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800e00e:	7afb      	ldrb	r3, [r7, #11]
 800e010:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e014:	b2da      	uxtb	r2, r3
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	2206      	movs	r2, #6
 800e01e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	893a      	ldrh	r2, [r7, #8]
 800e024:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800e026:	893b      	ldrh	r3, [r7, #8]
 800e028:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800e02c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e030:	d104      	bne.n	800e03c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	f240 4209 	movw	r2, #1033	@ 0x409
 800e038:	829a      	strh	r2, [r3, #20]
 800e03a:	e002      	b.n	800e042 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	2200      	movs	r2, #0
 800e040:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	8b3a      	ldrh	r2, [r7, #24]
 800e046:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800e048:	8b3b      	ldrh	r3, [r7, #24]
 800e04a:	461a      	mov	r2, r3
 800e04c:	6879      	ldr	r1, [r7, #4]
 800e04e:	68f8      	ldr	r0, [r7, #12]
 800e050:	f000 fba5 	bl	800e79e <USBH_CtlReq>
 800e054:	4603      	mov	r3, r0
}
 800e056:	4618      	mov	r0, r3
 800e058:	3710      	adds	r7, #16
 800e05a:	46bd      	mov	sp, r7
 800e05c:	bd80      	pop	{r7, pc}

0800e05e <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800e05e:	b580      	push	{r7, lr}
 800e060:	b082      	sub	sp, #8
 800e062:	af00      	add	r7, sp, #0
 800e064:	6078      	str	r0, [r7, #4]
 800e066:	460b      	mov	r3, r1
 800e068:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	789b      	ldrb	r3, [r3, #2]
 800e06e:	2b01      	cmp	r3, #1
 800e070:	d10f      	bne.n	800e092 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	2200      	movs	r2, #0
 800e076:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	2205      	movs	r2, #5
 800e07c:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800e07e:	78fb      	ldrb	r3, [r7, #3]
 800e080:	b29a      	uxth	r2, r3
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	2200      	movs	r2, #0
 800e08a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	2200      	movs	r2, #0
 800e090:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800e092:	2200      	movs	r2, #0
 800e094:	2100      	movs	r1, #0
 800e096:	6878      	ldr	r0, [r7, #4]
 800e098:	f000 fb81 	bl	800e79e <USBH_CtlReq>
 800e09c:	4603      	mov	r3, r0
}
 800e09e:	4618      	mov	r0, r3
 800e0a0:	3708      	adds	r7, #8
 800e0a2:	46bd      	mov	sp, r7
 800e0a4:	bd80      	pop	{r7, pc}

0800e0a6 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800e0a6:	b580      	push	{r7, lr}
 800e0a8:	b082      	sub	sp, #8
 800e0aa:	af00      	add	r7, sp, #0
 800e0ac:	6078      	str	r0, [r7, #4]
 800e0ae:	460b      	mov	r3, r1
 800e0b0:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	789b      	ldrb	r3, [r3, #2]
 800e0b6:	2b01      	cmp	r3, #1
 800e0b8:	d10e      	bne.n	800e0d8 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	2200      	movs	r2, #0
 800e0be:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	2209      	movs	r2, #9
 800e0c4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	887a      	ldrh	r2, [r7, #2]
 800e0ca:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	2200      	movs	r2, #0
 800e0d0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	2200      	movs	r2, #0
 800e0d6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800e0d8:	2200      	movs	r2, #0
 800e0da:	2100      	movs	r1, #0
 800e0dc:	6878      	ldr	r0, [r7, #4]
 800e0de:	f000 fb5e 	bl	800e79e <USBH_CtlReq>
 800e0e2:	4603      	mov	r3, r0
}
 800e0e4:	4618      	mov	r0, r3
 800e0e6:	3708      	adds	r7, #8
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	bd80      	pop	{r7, pc}

0800e0ec <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b082      	sub	sp, #8
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
 800e0f4:	460b      	mov	r3, r1
 800e0f6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	789b      	ldrb	r3, [r3, #2]
 800e0fc:	2b01      	cmp	r3, #1
 800e0fe:	d10f      	bne.n	800e120 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	2200      	movs	r2, #0
 800e104:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	2203      	movs	r2, #3
 800e10a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800e10c:	78fb      	ldrb	r3, [r7, #3]
 800e10e:	b29a      	uxth	r2, r3
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	2200      	movs	r2, #0
 800e118:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	2200      	movs	r2, #0
 800e11e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800e120:	2200      	movs	r2, #0
 800e122:	2100      	movs	r1, #0
 800e124:	6878      	ldr	r0, [r7, #4]
 800e126:	f000 fb3a 	bl	800e79e <USBH_CtlReq>
 800e12a:	4603      	mov	r3, r0
}
 800e12c:	4618      	mov	r0, r3
 800e12e:	3708      	adds	r7, #8
 800e130:	46bd      	mov	sp, r7
 800e132:	bd80      	pop	{r7, pc}

0800e134 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800e134:	b580      	push	{r7, lr}
 800e136:	b082      	sub	sp, #8
 800e138:	af00      	add	r7, sp, #0
 800e13a:	6078      	str	r0, [r7, #4]
 800e13c:	460b      	mov	r3, r1
 800e13e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	789b      	ldrb	r3, [r3, #2]
 800e144:	2b01      	cmp	r3, #1
 800e146:	d10f      	bne.n	800e168 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	2202      	movs	r2, #2
 800e14c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	2201      	movs	r2, #1
 800e152:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	2200      	movs	r2, #0
 800e158:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800e15a:	78fb      	ldrb	r3, [r7, #3]
 800e15c:	b29a      	uxth	r2, r3
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	2200      	movs	r2, #0
 800e166:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800e168:	2200      	movs	r2, #0
 800e16a:	2100      	movs	r1, #0
 800e16c:	6878      	ldr	r0, [r7, #4]
 800e16e:	f000 fb16 	bl	800e79e <USBH_CtlReq>
 800e172:	4603      	mov	r3, r0
}
 800e174:	4618      	mov	r0, r3
 800e176:	3708      	adds	r7, #8
 800e178:	46bd      	mov	sp, r7
 800e17a:	bd80      	pop	{r7, pc}

0800e17c <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800e17c:	b480      	push	{r7}
 800e17e:	b087      	sub	sp, #28
 800e180:	af00      	add	r7, sp, #0
 800e182:	60f8      	str	r0, [r7, #12]
 800e184:	60b9      	str	r1, [r7, #8]
 800e186:	4613      	mov	r3, r2
 800e188:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800e190:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800e192:	2300      	movs	r3, #0
 800e194:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800e196:	68bb      	ldr	r3, [r7, #8]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d101      	bne.n	800e1a0 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800e19c:	2302      	movs	r3, #2
 800e19e:	e094      	b.n	800e2ca <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800e1a0:	68bb      	ldr	r3, [r7, #8]
 800e1a2:	781a      	ldrb	r2, [r3, #0]
 800e1a4:	693b      	ldr	r3, [r7, #16]
 800e1a6:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800e1a8:	68bb      	ldr	r3, [r7, #8]
 800e1aa:	785a      	ldrb	r2, [r3, #1]
 800e1ac:	693b      	ldr	r3, [r7, #16]
 800e1ae:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800e1b0:	68bb      	ldr	r3, [r7, #8]
 800e1b2:	3302      	adds	r3, #2
 800e1b4:	781b      	ldrb	r3, [r3, #0]
 800e1b6:	461a      	mov	r2, r3
 800e1b8:	68bb      	ldr	r3, [r7, #8]
 800e1ba:	3303      	adds	r3, #3
 800e1bc:	781b      	ldrb	r3, [r3, #0]
 800e1be:	021b      	lsls	r3, r3, #8
 800e1c0:	b29b      	uxth	r3, r3
 800e1c2:	4313      	orrs	r3, r2
 800e1c4:	b29a      	uxth	r2, r3
 800e1c6:	693b      	ldr	r3, [r7, #16]
 800e1c8:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800e1ca:	68bb      	ldr	r3, [r7, #8]
 800e1cc:	791a      	ldrb	r2, [r3, #4]
 800e1ce:	693b      	ldr	r3, [r7, #16]
 800e1d0:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800e1d2:	68bb      	ldr	r3, [r7, #8]
 800e1d4:	795a      	ldrb	r2, [r3, #5]
 800e1d6:	693b      	ldr	r3, [r7, #16]
 800e1d8:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800e1da:	68bb      	ldr	r3, [r7, #8]
 800e1dc:	799a      	ldrb	r2, [r3, #6]
 800e1de:	693b      	ldr	r3, [r7, #16]
 800e1e0:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800e1e2:	68bb      	ldr	r3, [r7, #8]
 800e1e4:	79da      	ldrb	r2, [r3, #7]
 800e1e6:	693b      	ldr	r3, [r7, #16]
 800e1e8:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d004      	beq.n	800e1fe <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800e1fa:	2b01      	cmp	r3, #1
 800e1fc:	d11b      	bne.n	800e236 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800e1fe:	693b      	ldr	r3, [r7, #16]
 800e200:	79db      	ldrb	r3, [r3, #7]
 800e202:	2b20      	cmp	r3, #32
 800e204:	dc0f      	bgt.n	800e226 <USBH_ParseDevDesc+0xaa>
 800e206:	2b08      	cmp	r3, #8
 800e208:	db0f      	blt.n	800e22a <USBH_ParseDevDesc+0xae>
 800e20a:	3b08      	subs	r3, #8
 800e20c:	4a32      	ldr	r2, [pc, #200]	@ (800e2d8 <USBH_ParseDevDesc+0x15c>)
 800e20e:	fa22 f303 	lsr.w	r3, r2, r3
 800e212:	f003 0301 	and.w	r3, r3, #1
 800e216:	2b00      	cmp	r3, #0
 800e218:	bf14      	ite	ne
 800e21a:	2301      	movne	r3, #1
 800e21c:	2300      	moveq	r3, #0
 800e21e:	b2db      	uxtb	r3, r3
 800e220:	2b00      	cmp	r3, #0
 800e222:	d106      	bne.n	800e232 <USBH_ParseDevDesc+0xb6>
 800e224:	e001      	b.n	800e22a <USBH_ParseDevDesc+0xae>
 800e226:	2b40      	cmp	r3, #64	@ 0x40
 800e228:	d003      	beq.n	800e232 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800e22a:	693b      	ldr	r3, [r7, #16]
 800e22c:	2208      	movs	r2, #8
 800e22e:	71da      	strb	r2, [r3, #7]
        break;
 800e230:	e000      	b.n	800e234 <USBH_ParseDevDesc+0xb8>
        break;
 800e232:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800e234:	e00e      	b.n	800e254 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800e23c:	2b02      	cmp	r3, #2
 800e23e:	d107      	bne.n	800e250 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800e240:	693b      	ldr	r3, [r7, #16]
 800e242:	79db      	ldrb	r3, [r3, #7]
 800e244:	2b08      	cmp	r3, #8
 800e246:	d005      	beq.n	800e254 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800e248:	693b      	ldr	r3, [r7, #16]
 800e24a:	2208      	movs	r2, #8
 800e24c:	71da      	strb	r2, [r3, #7]
 800e24e:	e001      	b.n	800e254 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800e250:	2303      	movs	r3, #3
 800e252:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800e254:	88fb      	ldrh	r3, [r7, #6]
 800e256:	2b08      	cmp	r3, #8
 800e258:	d936      	bls.n	800e2c8 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800e25a:	68bb      	ldr	r3, [r7, #8]
 800e25c:	3308      	adds	r3, #8
 800e25e:	781b      	ldrb	r3, [r3, #0]
 800e260:	461a      	mov	r2, r3
 800e262:	68bb      	ldr	r3, [r7, #8]
 800e264:	3309      	adds	r3, #9
 800e266:	781b      	ldrb	r3, [r3, #0]
 800e268:	021b      	lsls	r3, r3, #8
 800e26a:	b29b      	uxth	r3, r3
 800e26c:	4313      	orrs	r3, r2
 800e26e:	b29a      	uxth	r2, r3
 800e270:	693b      	ldr	r3, [r7, #16]
 800e272:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800e274:	68bb      	ldr	r3, [r7, #8]
 800e276:	330a      	adds	r3, #10
 800e278:	781b      	ldrb	r3, [r3, #0]
 800e27a:	461a      	mov	r2, r3
 800e27c:	68bb      	ldr	r3, [r7, #8]
 800e27e:	330b      	adds	r3, #11
 800e280:	781b      	ldrb	r3, [r3, #0]
 800e282:	021b      	lsls	r3, r3, #8
 800e284:	b29b      	uxth	r3, r3
 800e286:	4313      	orrs	r3, r2
 800e288:	b29a      	uxth	r2, r3
 800e28a:	693b      	ldr	r3, [r7, #16]
 800e28c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800e28e:	68bb      	ldr	r3, [r7, #8]
 800e290:	330c      	adds	r3, #12
 800e292:	781b      	ldrb	r3, [r3, #0]
 800e294:	461a      	mov	r2, r3
 800e296:	68bb      	ldr	r3, [r7, #8]
 800e298:	330d      	adds	r3, #13
 800e29a:	781b      	ldrb	r3, [r3, #0]
 800e29c:	021b      	lsls	r3, r3, #8
 800e29e:	b29b      	uxth	r3, r3
 800e2a0:	4313      	orrs	r3, r2
 800e2a2:	b29a      	uxth	r2, r3
 800e2a4:	693b      	ldr	r3, [r7, #16]
 800e2a6:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800e2a8:	68bb      	ldr	r3, [r7, #8]
 800e2aa:	7b9a      	ldrb	r2, [r3, #14]
 800e2ac:	693b      	ldr	r3, [r7, #16]
 800e2ae:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800e2b0:	68bb      	ldr	r3, [r7, #8]
 800e2b2:	7bda      	ldrb	r2, [r3, #15]
 800e2b4:	693b      	ldr	r3, [r7, #16]
 800e2b6:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800e2b8:	68bb      	ldr	r3, [r7, #8]
 800e2ba:	7c1a      	ldrb	r2, [r3, #16]
 800e2bc:	693b      	ldr	r3, [r7, #16]
 800e2be:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800e2c0:	68bb      	ldr	r3, [r7, #8]
 800e2c2:	7c5a      	ldrb	r2, [r3, #17]
 800e2c4:	693b      	ldr	r3, [r7, #16]
 800e2c6:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800e2c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	371c      	adds	r7, #28
 800e2ce:	46bd      	mov	sp, r7
 800e2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2d4:	4770      	bx	lr
 800e2d6:	bf00      	nop
 800e2d8:	01000101 	.word	0x01000101

0800e2dc <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800e2dc:	b580      	push	{r7, lr}
 800e2de:	b08c      	sub	sp, #48	@ 0x30
 800e2e0:	af00      	add	r7, sp, #0
 800e2e2:	60f8      	str	r0, [r7, #12]
 800e2e4:	60b9      	str	r1, [r7, #8]
 800e2e6:	4613      	mov	r3, r2
 800e2e8:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800e2f0:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800e2f8:	2300      	movs	r3, #0
 800e2fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800e2fe:	2300      	movs	r3, #0
 800e300:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800e304:	68bb      	ldr	r3, [r7, #8]
 800e306:	2b00      	cmp	r3, #0
 800e308:	d101      	bne.n	800e30e <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800e30a:	2302      	movs	r3, #2
 800e30c:	e0da      	b.n	800e4c4 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800e30e:	68bb      	ldr	r3, [r7, #8]
 800e310:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800e312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e314:	781b      	ldrb	r3, [r3, #0]
 800e316:	2b09      	cmp	r3, #9
 800e318:	d002      	beq.n	800e320 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800e31a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e31c:	2209      	movs	r2, #9
 800e31e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800e320:	68bb      	ldr	r3, [r7, #8]
 800e322:	781a      	ldrb	r2, [r3, #0]
 800e324:	6a3b      	ldr	r3, [r7, #32]
 800e326:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800e328:	68bb      	ldr	r3, [r7, #8]
 800e32a:	785a      	ldrb	r2, [r3, #1]
 800e32c:	6a3b      	ldr	r3, [r7, #32]
 800e32e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800e330:	68bb      	ldr	r3, [r7, #8]
 800e332:	3302      	adds	r3, #2
 800e334:	781b      	ldrb	r3, [r3, #0]
 800e336:	461a      	mov	r2, r3
 800e338:	68bb      	ldr	r3, [r7, #8]
 800e33a:	3303      	adds	r3, #3
 800e33c:	781b      	ldrb	r3, [r3, #0]
 800e33e:	021b      	lsls	r3, r3, #8
 800e340:	b29b      	uxth	r3, r3
 800e342:	4313      	orrs	r3, r2
 800e344:	b29b      	uxth	r3, r3
 800e346:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e34a:	bf28      	it	cs
 800e34c:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800e350:	b29a      	uxth	r2, r3
 800e352:	6a3b      	ldr	r3, [r7, #32]
 800e354:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800e356:	68bb      	ldr	r3, [r7, #8]
 800e358:	791a      	ldrb	r2, [r3, #4]
 800e35a:	6a3b      	ldr	r3, [r7, #32]
 800e35c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800e35e:	68bb      	ldr	r3, [r7, #8]
 800e360:	795a      	ldrb	r2, [r3, #5]
 800e362:	6a3b      	ldr	r3, [r7, #32]
 800e364:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800e366:	68bb      	ldr	r3, [r7, #8]
 800e368:	799a      	ldrb	r2, [r3, #6]
 800e36a:	6a3b      	ldr	r3, [r7, #32]
 800e36c:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800e36e:	68bb      	ldr	r3, [r7, #8]
 800e370:	79da      	ldrb	r2, [r3, #7]
 800e372:	6a3b      	ldr	r3, [r7, #32]
 800e374:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800e376:	68bb      	ldr	r3, [r7, #8]
 800e378:	7a1a      	ldrb	r2, [r3, #8]
 800e37a:	6a3b      	ldr	r3, [r7, #32]
 800e37c:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800e37e:	88fb      	ldrh	r3, [r7, #6]
 800e380:	2b09      	cmp	r3, #9
 800e382:	f240 809d 	bls.w	800e4c0 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 800e386:	2309      	movs	r3, #9
 800e388:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800e38a:	2300      	movs	r3, #0
 800e38c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800e38e:	e081      	b.n	800e494 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800e390:	f107 0316 	add.w	r3, r7, #22
 800e394:	4619      	mov	r1, r3
 800e396:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e398:	f000 f9e7 	bl	800e76a <USBH_GetNextDesc>
 800e39c:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800e39e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3a0:	785b      	ldrb	r3, [r3, #1]
 800e3a2:	2b04      	cmp	r3, #4
 800e3a4:	d176      	bne.n	800e494 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800e3a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3a8:	781b      	ldrb	r3, [r3, #0]
 800e3aa:	2b09      	cmp	r3, #9
 800e3ac:	d002      	beq.n	800e3b4 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800e3ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3b0:	2209      	movs	r2, #9
 800e3b2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800e3b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e3b8:	221a      	movs	r2, #26
 800e3ba:	fb02 f303 	mul.w	r3, r2, r3
 800e3be:	3308      	adds	r3, #8
 800e3c0:	6a3a      	ldr	r2, [r7, #32]
 800e3c2:	4413      	add	r3, r2
 800e3c4:	3302      	adds	r3, #2
 800e3c6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800e3c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e3ca:	69f8      	ldr	r0, [r7, #28]
 800e3cc:	f000 f87e 	bl	800e4cc <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800e3d0:	2300      	movs	r3, #0
 800e3d2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800e3d6:	2300      	movs	r3, #0
 800e3d8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e3da:	e043      	b.n	800e464 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800e3dc:	f107 0316 	add.w	r3, r7, #22
 800e3e0:	4619      	mov	r1, r3
 800e3e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e3e4:	f000 f9c1 	bl	800e76a <USBH_GetNextDesc>
 800e3e8:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800e3ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3ec:	785b      	ldrb	r3, [r3, #1]
 800e3ee:	2b05      	cmp	r3, #5
 800e3f0:	d138      	bne.n	800e464 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800e3f2:	69fb      	ldr	r3, [r7, #28]
 800e3f4:	795b      	ldrb	r3, [r3, #5]
 800e3f6:	2b01      	cmp	r3, #1
 800e3f8:	d113      	bne.n	800e422 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800e3fa:	69fb      	ldr	r3, [r7, #28]
 800e3fc:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800e3fe:	2b02      	cmp	r3, #2
 800e400:	d003      	beq.n	800e40a <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800e402:	69fb      	ldr	r3, [r7, #28]
 800e404:	799b      	ldrb	r3, [r3, #6]
 800e406:	2b03      	cmp	r3, #3
 800e408:	d10b      	bne.n	800e422 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800e40a:	69fb      	ldr	r3, [r7, #28]
 800e40c:	79db      	ldrb	r3, [r3, #7]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d10b      	bne.n	800e42a <USBH_ParseCfgDesc+0x14e>
 800e412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e414:	781b      	ldrb	r3, [r3, #0]
 800e416:	2b09      	cmp	r3, #9
 800e418:	d007      	beq.n	800e42a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800e41a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e41c:	2209      	movs	r2, #9
 800e41e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800e420:	e003      	b.n	800e42a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800e422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e424:	2207      	movs	r2, #7
 800e426:	701a      	strb	r2, [r3, #0]
 800e428:	e000      	b.n	800e42c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800e42a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800e42c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e430:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800e434:	3201      	adds	r2, #1
 800e436:	00d2      	lsls	r2, r2, #3
 800e438:	211a      	movs	r1, #26
 800e43a:	fb01 f303 	mul.w	r3, r1, r3
 800e43e:	4413      	add	r3, r2
 800e440:	3308      	adds	r3, #8
 800e442:	6a3a      	ldr	r2, [r7, #32]
 800e444:	4413      	add	r3, r2
 800e446:	3304      	adds	r3, #4
 800e448:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800e44a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e44c:	69b9      	ldr	r1, [r7, #24]
 800e44e:	68f8      	ldr	r0, [r7, #12]
 800e450:	f000 f870 	bl	800e534 <USBH_ParseEPDesc>
 800e454:	4603      	mov	r3, r0
 800e456:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800e45a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e45e:	3301      	adds	r3, #1
 800e460:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e464:	69fb      	ldr	r3, [r7, #28]
 800e466:	791b      	ldrb	r3, [r3, #4]
 800e468:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800e46c:	429a      	cmp	r2, r3
 800e46e:	d204      	bcs.n	800e47a <USBH_ParseCfgDesc+0x19e>
 800e470:	6a3b      	ldr	r3, [r7, #32]
 800e472:	885a      	ldrh	r2, [r3, #2]
 800e474:	8afb      	ldrh	r3, [r7, #22]
 800e476:	429a      	cmp	r2, r3
 800e478:	d8b0      	bhi.n	800e3dc <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800e47a:	69fb      	ldr	r3, [r7, #28]
 800e47c:	791b      	ldrb	r3, [r3, #4]
 800e47e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800e482:	429a      	cmp	r2, r3
 800e484:	d201      	bcs.n	800e48a <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 800e486:	2303      	movs	r3, #3
 800e488:	e01c      	b.n	800e4c4 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 800e48a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e48e:	3301      	adds	r3, #1
 800e490:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800e494:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e498:	2b01      	cmp	r3, #1
 800e49a:	d805      	bhi.n	800e4a8 <USBH_ParseCfgDesc+0x1cc>
 800e49c:	6a3b      	ldr	r3, [r7, #32]
 800e49e:	885a      	ldrh	r2, [r3, #2]
 800e4a0:	8afb      	ldrh	r3, [r7, #22]
 800e4a2:	429a      	cmp	r2, r3
 800e4a4:	f63f af74 	bhi.w	800e390 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800e4a8:	6a3b      	ldr	r3, [r7, #32]
 800e4aa:	791b      	ldrb	r3, [r3, #4]
 800e4ac:	2b02      	cmp	r3, #2
 800e4ae:	bf28      	it	cs
 800e4b0:	2302      	movcs	r3, #2
 800e4b2:	b2db      	uxtb	r3, r3
 800e4b4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800e4b8:	429a      	cmp	r2, r3
 800e4ba:	d201      	bcs.n	800e4c0 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 800e4bc:	2303      	movs	r3, #3
 800e4be:	e001      	b.n	800e4c4 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 800e4c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800e4c4:	4618      	mov	r0, r3
 800e4c6:	3730      	adds	r7, #48	@ 0x30
 800e4c8:	46bd      	mov	sp, r7
 800e4ca:	bd80      	pop	{r7, pc}

0800e4cc <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800e4cc:	b480      	push	{r7}
 800e4ce:	b083      	sub	sp, #12
 800e4d0:	af00      	add	r7, sp, #0
 800e4d2:	6078      	str	r0, [r7, #4]
 800e4d4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800e4d6:	683b      	ldr	r3, [r7, #0]
 800e4d8:	781a      	ldrb	r2, [r3, #0]
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800e4de:	683b      	ldr	r3, [r7, #0]
 800e4e0:	785a      	ldrb	r2, [r3, #1]
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800e4e6:	683b      	ldr	r3, [r7, #0]
 800e4e8:	789a      	ldrb	r2, [r3, #2]
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800e4ee:	683b      	ldr	r3, [r7, #0]
 800e4f0:	78da      	ldrb	r2, [r3, #3]
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 800e4f6:	683b      	ldr	r3, [r7, #0]
 800e4f8:	3304      	adds	r3, #4
 800e4fa:	781b      	ldrb	r3, [r3, #0]
 800e4fc:	2b02      	cmp	r3, #2
 800e4fe:	bf28      	it	cs
 800e500:	2302      	movcs	r3, #2
 800e502:	b2da      	uxtb	r2, r3
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800e508:	683b      	ldr	r3, [r7, #0]
 800e50a:	795a      	ldrb	r2, [r3, #5]
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800e510:	683b      	ldr	r3, [r7, #0]
 800e512:	799a      	ldrb	r2, [r3, #6]
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800e518:	683b      	ldr	r3, [r7, #0]
 800e51a:	79da      	ldrb	r2, [r3, #7]
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800e520:	683b      	ldr	r3, [r7, #0]
 800e522:	7a1a      	ldrb	r2, [r3, #8]
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	721a      	strb	r2, [r3, #8]
}
 800e528:	bf00      	nop
 800e52a:	370c      	adds	r7, #12
 800e52c:	46bd      	mov	sp, r7
 800e52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e532:	4770      	bx	lr

0800e534 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800e534:	b480      	push	{r7}
 800e536:	b087      	sub	sp, #28
 800e538:	af00      	add	r7, sp, #0
 800e53a:	60f8      	str	r0, [r7, #12]
 800e53c:	60b9      	str	r1, [r7, #8]
 800e53e:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800e540:	2300      	movs	r3, #0
 800e542:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	781a      	ldrb	r2, [r3, #0]
 800e548:	68bb      	ldr	r3, [r7, #8]
 800e54a:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	785a      	ldrb	r2, [r3, #1]
 800e550:	68bb      	ldr	r3, [r7, #8]
 800e552:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	789a      	ldrb	r2, [r3, #2]
 800e558:	68bb      	ldr	r3, [r7, #8]
 800e55a:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	78da      	ldrb	r2, [r3, #3]
 800e560:	68bb      	ldr	r3, [r7, #8]
 800e562:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	3304      	adds	r3, #4
 800e568:	781b      	ldrb	r3, [r3, #0]
 800e56a:	461a      	mov	r2, r3
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	3305      	adds	r3, #5
 800e570:	781b      	ldrb	r3, [r3, #0]
 800e572:	021b      	lsls	r3, r3, #8
 800e574:	b29b      	uxth	r3, r3
 800e576:	4313      	orrs	r3, r2
 800e578:	b29a      	uxth	r2, r3
 800e57a:	68bb      	ldr	r3, [r7, #8]
 800e57c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	799a      	ldrb	r2, [r3, #6]
 800e582:	68bb      	ldr	r3, [r7, #8]
 800e584:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800e586:	68bb      	ldr	r3, [r7, #8]
 800e588:	889b      	ldrh	r3, [r3, #4]
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d009      	beq.n	800e5a2 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800e58e:	68bb      	ldr	r3, [r7, #8]
 800e590:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800e592:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e596:	d804      	bhi.n	800e5a2 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800e598:	68bb      	ldr	r3, [r7, #8]
 800e59a:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800e59c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e5a0:	d901      	bls.n	800e5a6 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800e5a2:	2303      	movs	r3, #3
 800e5a4:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d136      	bne.n	800e61e <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800e5b0:	68bb      	ldr	r3, [r7, #8]
 800e5b2:	78db      	ldrb	r3, [r3, #3]
 800e5b4:	f003 0303 	and.w	r3, r3, #3
 800e5b8:	2b02      	cmp	r3, #2
 800e5ba:	d108      	bne.n	800e5ce <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800e5bc:	68bb      	ldr	r3, [r7, #8]
 800e5be:	889b      	ldrh	r3, [r3, #4]
 800e5c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e5c4:	f240 8097 	bls.w	800e6f6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800e5c8:	2303      	movs	r3, #3
 800e5ca:	75fb      	strb	r3, [r7, #23]
 800e5cc:	e093      	b.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800e5ce:	68bb      	ldr	r3, [r7, #8]
 800e5d0:	78db      	ldrb	r3, [r3, #3]
 800e5d2:	f003 0303 	and.w	r3, r3, #3
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d107      	bne.n	800e5ea <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800e5da:	68bb      	ldr	r3, [r7, #8]
 800e5dc:	889b      	ldrh	r3, [r3, #4]
 800e5de:	2b40      	cmp	r3, #64	@ 0x40
 800e5e0:	f240 8089 	bls.w	800e6f6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800e5e4:	2303      	movs	r3, #3
 800e5e6:	75fb      	strb	r3, [r7, #23]
 800e5e8:	e085      	b.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800e5ea:	68bb      	ldr	r3, [r7, #8]
 800e5ec:	78db      	ldrb	r3, [r3, #3]
 800e5ee:	f003 0303 	and.w	r3, r3, #3
 800e5f2:	2b01      	cmp	r3, #1
 800e5f4:	d005      	beq.n	800e602 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800e5f6:	68bb      	ldr	r3, [r7, #8]
 800e5f8:	78db      	ldrb	r3, [r3, #3]
 800e5fa:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800e5fe:	2b03      	cmp	r3, #3
 800e600:	d10a      	bne.n	800e618 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800e602:	68bb      	ldr	r3, [r7, #8]
 800e604:	799b      	ldrb	r3, [r3, #6]
 800e606:	2b00      	cmp	r3, #0
 800e608:	d003      	beq.n	800e612 <USBH_ParseEPDesc+0xde>
 800e60a:	68bb      	ldr	r3, [r7, #8]
 800e60c:	799b      	ldrb	r3, [r3, #6]
 800e60e:	2b10      	cmp	r3, #16
 800e610:	d970      	bls.n	800e6f4 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800e612:	2303      	movs	r3, #3
 800e614:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800e616:	e06d      	b.n	800e6f4 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800e618:	2303      	movs	r3, #3
 800e61a:	75fb      	strb	r3, [r7, #23]
 800e61c:	e06b      	b.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800e624:	2b01      	cmp	r3, #1
 800e626:	d13c      	bne.n	800e6a2 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800e628:	68bb      	ldr	r3, [r7, #8]
 800e62a:	78db      	ldrb	r3, [r3, #3]
 800e62c:	f003 0303 	and.w	r3, r3, #3
 800e630:	2b02      	cmp	r3, #2
 800e632:	d005      	beq.n	800e640 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800e634:	68bb      	ldr	r3, [r7, #8]
 800e636:	78db      	ldrb	r3, [r3, #3]
 800e638:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d106      	bne.n	800e64e <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800e640:	68bb      	ldr	r3, [r7, #8]
 800e642:	889b      	ldrh	r3, [r3, #4]
 800e644:	2b40      	cmp	r3, #64	@ 0x40
 800e646:	d956      	bls.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800e648:	2303      	movs	r3, #3
 800e64a:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800e64c:	e053      	b.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800e64e:	68bb      	ldr	r3, [r7, #8]
 800e650:	78db      	ldrb	r3, [r3, #3]
 800e652:	f003 0303 	and.w	r3, r3, #3
 800e656:	2b01      	cmp	r3, #1
 800e658:	d10e      	bne.n	800e678 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800e65a:	68bb      	ldr	r3, [r7, #8]
 800e65c:	799b      	ldrb	r3, [r3, #6]
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d007      	beq.n	800e672 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800e662:	68bb      	ldr	r3, [r7, #8]
 800e664:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800e666:	2b10      	cmp	r3, #16
 800e668:	d803      	bhi.n	800e672 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800e66a:	68bb      	ldr	r3, [r7, #8]
 800e66c:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800e66e:	2b40      	cmp	r3, #64	@ 0x40
 800e670:	d941      	bls.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800e672:	2303      	movs	r3, #3
 800e674:	75fb      	strb	r3, [r7, #23]
 800e676:	e03e      	b.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800e678:	68bb      	ldr	r3, [r7, #8]
 800e67a:	78db      	ldrb	r3, [r3, #3]
 800e67c:	f003 0303 	and.w	r3, r3, #3
 800e680:	2b03      	cmp	r3, #3
 800e682:	d10b      	bne.n	800e69c <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800e684:	68bb      	ldr	r3, [r7, #8]
 800e686:	799b      	ldrb	r3, [r3, #6]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d004      	beq.n	800e696 <USBH_ParseEPDesc+0x162>
 800e68c:	68bb      	ldr	r3, [r7, #8]
 800e68e:	889b      	ldrh	r3, [r3, #4]
 800e690:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e694:	d32f      	bcc.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800e696:	2303      	movs	r3, #3
 800e698:	75fb      	strb	r3, [r7, #23]
 800e69a:	e02c      	b.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800e69c:	2303      	movs	r3, #3
 800e69e:	75fb      	strb	r3, [r7, #23]
 800e6a0:	e029      	b.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800e6a8:	2b02      	cmp	r3, #2
 800e6aa:	d120      	bne.n	800e6ee <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800e6ac:	68bb      	ldr	r3, [r7, #8]
 800e6ae:	78db      	ldrb	r3, [r3, #3]
 800e6b0:	f003 0303 	and.w	r3, r3, #3
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d106      	bne.n	800e6c6 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800e6b8:	68bb      	ldr	r3, [r7, #8]
 800e6ba:	889b      	ldrh	r3, [r3, #4]
 800e6bc:	2b08      	cmp	r3, #8
 800e6be:	d01a      	beq.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800e6c0:	2303      	movs	r3, #3
 800e6c2:	75fb      	strb	r3, [r7, #23]
 800e6c4:	e017      	b.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800e6c6:	68bb      	ldr	r3, [r7, #8]
 800e6c8:	78db      	ldrb	r3, [r3, #3]
 800e6ca:	f003 0303 	and.w	r3, r3, #3
 800e6ce:	2b03      	cmp	r3, #3
 800e6d0:	d10a      	bne.n	800e6e8 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800e6d2:	68bb      	ldr	r3, [r7, #8]
 800e6d4:	799b      	ldrb	r3, [r3, #6]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d003      	beq.n	800e6e2 <USBH_ParseEPDesc+0x1ae>
 800e6da:	68bb      	ldr	r3, [r7, #8]
 800e6dc:	889b      	ldrh	r3, [r3, #4]
 800e6de:	2b08      	cmp	r3, #8
 800e6e0:	d909      	bls.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800e6e2:	2303      	movs	r3, #3
 800e6e4:	75fb      	strb	r3, [r7, #23]
 800e6e6:	e006      	b.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800e6e8:	2303      	movs	r3, #3
 800e6ea:	75fb      	strb	r3, [r7, #23]
 800e6ec:	e003      	b.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800e6ee:	2303      	movs	r3, #3
 800e6f0:	75fb      	strb	r3, [r7, #23]
 800e6f2:	e000      	b.n	800e6f6 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800e6f4:	bf00      	nop
  }

  return status;
 800e6f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6f8:	4618      	mov	r0, r3
 800e6fa:	371c      	adds	r7, #28
 800e6fc:	46bd      	mov	sp, r7
 800e6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e702:	4770      	bx	lr

0800e704 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800e704:	b480      	push	{r7}
 800e706:	b087      	sub	sp, #28
 800e708:	af00      	add	r7, sp, #0
 800e70a:	60f8      	str	r0, [r7, #12]
 800e70c:	60b9      	str	r1, [r7, #8]
 800e70e:	4613      	mov	r3, r2
 800e710:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	3301      	adds	r3, #1
 800e716:	781b      	ldrb	r3, [r3, #0]
 800e718:	2b03      	cmp	r3, #3
 800e71a:	d120      	bne.n	800e75e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	781b      	ldrb	r3, [r3, #0]
 800e720:	1e9a      	subs	r2, r3, #2
 800e722:	88fb      	ldrh	r3, [r7, #6]
 800e724:	4293      	cmp	r3, r2
 800e726:	bf28      	it	cs
 800e728:	4613      	movcs	r3, r2
 800e72a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	3302      	adds	r3, #2
 800e730:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800e732:	2300      	movs	r3, #0
 800e734:	82fb      	strh	r3, [r7, #22]
 800e736:	e00b      	b.n	800e750 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800e738:	8afb      	ldrh	r3, [r7, #22]
 800e73a:	68fa      	ldr	r2, [r7, #12]
 800e73c:	4413      	add	r3, r2
 800e73e:	781a      	ldrb	r2, [r3, #0]
 800e740:	68bb      	ldr	r3, [r7, #8]
 800e742:	701a      	strb	r2, [r3, #0]
      pdest++;
 800e744:	68bb      	ldr	r3, [r7, #8]
 800e746:	3301      	adds	r3, #1
 800e748:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800e74a:	8afb      	ldrh	r3, [r7, #22]
 800e74c:	3302      	adds	r3, #2
 800e74e:	82fb      	strh	r3, [r7, #22]
 800e750:	8afa      	ldrh	r2, [r7, #22]
 800e752:	8abb      	ldrh	r3, [r7, #20]
 800e754:	429a      	cmp	r2, r3
 800e756:	d3ef      	bcc.n	800e738 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800e758:	68bb      	ldr	r3, [r7, #8]
 800e75a:	2200      	movs	r2, #0
 800e75c:	701a      	strb	r2, [r3, #0]
  }
}
 800e75e:	bf00      	nop
 800e760:	371c      	adds	r7, #28
 800e762:	46bd      	mov	sp, r7
 800e764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e768:	4770      	bx	lr

0800e76a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800e76a:	b480      	push	{r7}
 800e76c:	b085      	sub	sp, #20
 800e76e:	af00      	add	r7, sp, #0
 800e770:	6078      	str	r0, [r7, #4]
 800e772:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800e774:	683b      	ldr	r3, [r7, #0]
 800e776:	881b      	ldrh	r3, [r3, #0]
 800e778:	687a      	ldr	r2, [r7, #4]
 800e77a:	7812      	ldrb	r2, [r2, #0]
 800e77c:	4413      	add	r3, r2
 800e77e:	b29a      	uxth	r2, r3
 800e780:	683b      	ldr	r3, [r7, #0]
 800e782:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	781b      	ldrb	r3, [r3, #0]
 800e788:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	4413      	add	r3, r2
 800e78e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800e790:	68fb      	ldr	r3, [r7, #12]
}
 800e792:	4618      	mov	r0, r3
 800e794:	3714      	adds	r7, #20
 800e796:	46bd      	mov	sp, r7
 800e798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e79c:	4770      	bx	lr

0800e79e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800e79e:	b580      	push	{r7, lr}
 800e7a0:	b086      	sub	sp, #24
 800e7a2:	af00      	add	r7, sp, #0
 800e7a4:	60f8      	str	r0, [r7, #12]
 800e7a6:	60b9      	str	r1, [r7, #8]
 800e7a8:	4613      	mov	r3, r2
 800e7aa:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800e7ac:	2301      	movs	r3, #1
 800e7ae:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	789b      	ldrb	r3, [r3, #2]
 800e7b4:	2b01      	cmp	r3, #1
 800e7b6:	d002      	beq.n	800e7be <USBH_CtlReq+0x20>
 800e7b8:	2b02      	cmp	r3, #2
 800e7ba:	d00f      	beq.n	800e7dc <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800e7bc:	e027      	b.n	800e80e <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	68ba      	ldr	r2, [r7, #8]
 800e7c2:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	88fa      	ldrh	r2, [r7, #6]
 800e7c8:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800e7ca:	68fb      	ldr	r3, [r7, #12]
 800e7cc:	2201      	movs	r2, #1
 800e7ce:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	2202      	movs	r2, #2
 800e7d4:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800e7d6:	2301      	movs	r3, #1
 800e7d8:	75fb      	strb	r3, [r7, #23]
      break;
 800e7da:	e018      	b.n	800e80e <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800e7dc:	68f8      	ldr	r0, [r7, #12]
 800e7de:	f000 f81b 	bl	800e818 <USBH_HandleControl>
 800e7e2:	4603      	mov	r3, r0
 800e7e4:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800e7e6:	7dfb      	ldrb	r3, [r7, #23]
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d002      	beq.n	800e7f2 <USBH_CtlReq+0x54>
 800e7ec:	7dfb      	ldrb	r3, [r7, #23]
 800e7ee:	2b03      	cmp	r3, #3
 800e7f0:	d106      	bne.n	800e800 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	2201      	movs	r2, #1
 800e7f6:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	2200      	movs	r2, #0
 800e7fc:	761a      	strb	r2, [r3, #24]
      break;
 800e7fe:	e005      	b.n	800e80c <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800e800:	7dfb      	ldrb	r3, [r7, #23]
 800e802:	2b02      	cmp	r3, #2
 800e804:	d102      	bne.n	800e80c <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	2201      	movs	r2, #1
 800e80a:	709a      	strb	r2, [r3, #2]
      break;
 800e80c:	bf00      	nop
  }
  return status;
 800e80e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e810:	4618      	mov	r0, r3
 800e812:	3718      	adds	r7, #24
 800e814:	46bd      	mov	sp, r7
 800e816:	bd80      	pop	{r7, pc}

0800e818 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800e818:	b580      	push	{r7, lr}
 800e81a:	b086      	sub	sp, #24
 800e81c:	af02      	add	r7, sp, #8
 800e81e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800e820:	2301      	movs	r3, #1
 800e822:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800e824:	2300      	movs	r3, #0
 800e826:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	7e1b      	ldrb	r3, [r3, #24]
 800e82c:	3b01      	subs	r3, #1
 800e82e:	2b0a      	cmp	r3, #10
 800e830:	f200 8156 	bhi.w	800eae0 <USBH_HandleControl+0x2c8>
 800e834:	a201      	add	r2, pc, #4	@ (adr r2, 800e83c <USBH_HandleControl+0x24>)
 800e836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e83a:	bf00      	nop
 800e83c:	0800e869 	.word	0x0800e869
 800e840:	0800e883 	.word	0x0800e883
 800e844:	0800e8ed 	.word	0x0800e8ed
 800e848:	0800e913 	.word	0x0800e913
 800e84c:	0800e94b 	.word	0x0800e94b
 800e850:	0800e975 	.word	0x0800e975
 800e854:	0800e9c7 	.word	0x0800e9c7
 800e858:	0800e9e9 	.word	0x0800e9e9
 800e85c:	0800ea25 	.word	0x0800ea25
 800e860:	0800ea4b 	.word	0x0800ea4b
 800e864:	0800ea89 	.word	0x0800ea89
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	f103 0110 	add.w	r1, r3, #16
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	795b      	ldrb	r3, [r3, #5]
 800e872:	461a      	mov	r2, r3
 800e874:	6878      	ldr	r0, [r7, #4]
 800e876:	f000 f943 	bl	800eb00 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	2202      	movs	r2, #2
 800e87e:	761a      	strb	r2, [r3, #24]
      break;
 800e880:	e139      	b.n	800eaf6 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	795b      	ldrb	r3, [r3, #5]
 800e886:	4619      	mov	r1, r3
 800e888:	6878      	ldr	r0, [r7, #4]
 800e88a:	f000 fcc5 	bl	800f218 <USBH_LL_GetURBState>
 800e88e:	4603      	mov	r3, r0
 800e890:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800e892:	7bbb      	ldrb	r3, [r7, #14]
 800e894:	2b01      	cmp	r3, #1
 800e896:	d11e      	bne.n	800e8d6 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	7c1b      	ldrb	r3, [r3, #16]
 800e89c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e8a0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	8adb      	ldrh	r3, [r3, #22]
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d00a      	beq.n	800e8c0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800e8aa:	7b7b      	ldrb	r3, [r7, #13]
 800e8ac:	2b80      	cmp	r3, #128	@ 0x80
 800e8ae:	d103      	bne.n	800e8b8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	2203      	movs	r2, #3
 800e8b4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800e8b6:	e115      	b.n	800eae4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	2205      	movs	r2, #5
 800e8bc:	761a      	strb	r2, [r3, #24]
      break;
 800e8be:	e111      	b.n	800eae4 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800e8c0:	7b7b      	ldrb	r3, [r7, #13]
 800e8c2:	2b80      	cmp	r3, #128	@ 0x80
 800e8c4:	d103      	bne.n	800e8ce <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	2209      	movs	r2, #9
 800e8ca:	761a      	strb	r2, [r3, #24]
      break;
 800e8cc:	e10a      	b.n	800eae4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	2207      	movs	r2, #7
 800e8d2:	761a      	strb	r2, [r3, #24]
      break;
 800e8d4:	e106      	b.n	800eae4 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800e8d6:	7bbb      	ldrb	r3, [r7, #14]
 800e8d8:	2b04      	cmp	r3, #4
 800e8da:	d003      	beq.n	800e8e4 <USBH_HandleControl+0xcc>
 800e8dc:	7bbb      	ldrb	r3, [r7, #14]
 800e8de:	2b02      	cmp	r3, #2
 800e8e0:	f040 8100 	bne.w	800eae4 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	220b      	movs	r2, #11
 800e8e8:	761a      	strb	r2, [r3, #24]
      break;
 800e8ea:	e0fb      	b.n	800eae4 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800e8f2:	b29a      	uxth	r2, r3
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	6899      	ldr	r1, [r3, #8]
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	899a      	ldrh	r2, [r3, #12]
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	791b      	ldrb	r3, [r3, #4]
 800e904:	6878      	ldr	r0, [r7, #4]
 800e906:	f000 f93a 	bl	800eb7e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	2204      	movs	r2, #4
 800e90e:	761a      	strb	r2, [r3, #24]
      break;
 800e910:	e0f1      	b.n	800eaf6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	791b      	ldrb	r3, [r3, #4]
 800e916:	4619      	mov	r1, r3
 800e918:	6878      	ldr	r0, [r7, #4]
 800e91a:	f000 fc7d 	bl	800f218 <USBH_LL_GetURBState>
 800e91e:	4603      	mov	r3, r0
 800e920:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800e922:	7bbb      	ldrb	r3, [r7, #14]
 800e924:	2b01      	cmp	r3, #1
 800e926:	d102      	bne.n	800e92e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	2209      	movs	r2, #9
 800e92c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800e92e:	7bbb      	ldrb	r3, [r7, #14]
 800e930:	2b05      	cmp	r3, #5
 800e932:	d102      	bne.n	800e93a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800e934:	2303      	movs	r3, #3
 800e936:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800e938:	e0d6      	b.n	800eae8 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800e93a:	7bbb      	ldrb	r3, [r7, #14]
 800e93c:	2b04      	cmp	r3, #4
 800e93e:	f040 80d3 	bne.w	800eae8 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	220b      	movs	r2, #11
 800e946:	761a      	strb	r2, [r3, #24]
      break;
 800e948:	e0ce      	b.n	800eae8 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	6899      	ldr	r1, [r3, #8]
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	899a      	ldrh	r2, [r3, #12]
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	795b      	ldrb	r3, [r3, #5]
 800e956:	2001      	movs	r0, #1
 800e958:	9000      	str	r0, [sp, #0]
 800e95a:	6878      	ldr	r0, [r7, #4]
 800e95c:	f000 f8ea 	bl	800eb34 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800e966:	b29a      	uxth	r2, r3
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	2206      	movs	r2, #6
 800e970:	761a      	strb	r2, [r3, #24]
      break;
 800e972:	e0c0      	b.n	800eaf6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	795b      	ldrb	r3, [r3, #5]
 800e978:	4619      	mov	r1, r3
 800e97a:	6878      	ldr	r0, [r7, #4]
 800e97c:	f000 fc4c 	bl	800f218 <USBH_LL_GetURBState>
 800e980:	4603      	mov	r3, r0
 800e982:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800e984:	7bbb      	ldrb	r3, [r7, #14]
 800e986:	2b01      	cmp	r3, #1
 800e988:	d103      	bne.n	800e992 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	2207      	movs	r2, #7
 800e98e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800e990:	e0ac      	b.n	800eaec <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800e992:	7bbb      	ldrb	r3, [r7, #14]
 800e994:	2b05      	cmp	r3, #5
 800e996:	d105      	bne.n	800e9a4 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	220c      	movs	r2, #12
 800e99c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800e99e:	2303      	movs	r3, #3
 800e9a0:	73fb      	strb	r3, [r7, #15]
      break;
 800e9a2:	e0a3      	b.n	800eaec <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800e9a4:	7bbb      	ldrb	r3, [r7, #14]
 800e9a6:	2b02      	cmp	r3, #2
 800e9a8:	d103      	bne.n	800e9b2 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	2205      	movs	r2, #5
 800e9ae:	761a      	strb	r2, [r3, #24]
      break;
 800e9b0:	e09c      	b.n	800eaec <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800e9b2:	7bbb      	ldrb	r3, [r7, #14]
 800e9b4:	2b04      	cmp	r3, #4
 800e9b6:	f040 8099 	bne.w	800eaec <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	220b      	movs	r2, #11
 800e9be:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800e9c0:	2302      	movs	r3, #2
 800e9c2:	73fb      	strb	r3, [r7, #15]
      break;
 800e9c4:	e092      	b.n	800eaec <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	791b      	ldrb	r3, [r3, #4]
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	2100      	movs	r1, #0
 800e9ce:	6878      	ldr	r0, [r7, #4]
 800e9d0:	f000 f8d5 	bl	800eb7e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800e9da:	b29a      	uxth	r2, r3
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	2208      	movs	r2, #8
 800e9e4:	761a      	strb	r2, [r3, #24]

      break;
 800e9e6:	e086      	b.n	800eaf6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	791b      	ldrb	r3, [r3, #4]
 800e9ec:	4619      	mov	r1, r3
 800e9ee:	6878      	ldr	r0, [r7, #4]
 800e9f0:	f000 fc12 	bl	800f218 <USBH_LL_GetURBState>
 800e9f4:	4603      	mov	r3, r0
 800e9f6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800e9f8:	7bbb      	ldrb	r3, [r7, #14]
 800e9fa:	2b01      	cmp	r3, #1
 800e9fc:	d105      	bne.n	800ea0a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	220d      	movs	r2, #13
 800ea02:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800ea04:	2300      	movs	r3, #0
 800ea06:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800ea08:	e072      	b.n	800eaf0 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800ea0a:	7bbb      	ldrb	r3, [r7, #14]
 800ea0c:	2b04      	cmp	r3, #4
 800ea0e:	d103      	bne.n	800ea18 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	220b      	movs	r2, #11
 800ea14:	761a      	strb	r2, [r3, #24]
      break;
 800ea16:	e06b      	b.n	800eaf0 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800ea18:	7bbb      	ldrb	r3, [r7, #14]
 800ea1a:	2b05      	cmp	r3, #5
 800ea1c:	d168      	bne.n	800eaf0 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800ea1e:	2303      	movs	r3, #3
 800ea20:	73fb      	strb	r3, [r7, #15]
      break;
 800ea22:	e065      	b.n	800eaf0 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	795b      	ldrb	r3, [r3, #5]
 800ea28:	2201      	movs	r2, #1
 800ea2a:	9200      	str	r2, [sp, #0]
 800ea2c:	2200      	movs	r2, #0
 800ea2e:	2100      	movs	r1, #0
 800ea30:	6878      	ldr	r0, [r7, #4]
 800ea32:	f000 f87f 	bl	800eb34 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800ea3c:	b29a      	uxth	r2, r3
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	220a      	movs	r2, #10
 800ea46:	761a      	strb	r2, [r3, #24]
      break;
 800ea48:	e055      	b.n	800eaf6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	795b      	ldrb	r3, [r3, #5]
 800ea4e:	4619      	mov	r1, r3
 800ea50:	6878      	ldr	r0, [r7, #4]
 800ea52:	f000 fbe1 	bl	800f218 <USBH_LL_GetURBState>
 800ea56:	4603      	mov	r3, r0
 800ea58:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800ea5a:	7bbb      	ldrb	r3, [r7, #14]
 800ea5c:	2b01      	cmp	r3, #1
 800ea5e:	d105      	bne.n	800ea6c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800ea60:	2300      	movs	r3, #0
 800ea62:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	220d      	movs	r2, #13
 800ea68:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800ea6a:	e043      	b.n	800eaf4 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ea6c:	7bbb      	ldrb	r3, [r7, #14]
 800ea6e:	2b02      	cmp	r3, #2
 800ea70:	d103      	bne.n	800ea7a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	2209      	movs	r2, #9
 800ea76:	761a      	strb	r2, [r3, #24]
      break;
 800ea78:	e03c      	b.n	800eaf4 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800ea7a:	7bbb      	ldrb	r3, [r7, #14]
 800ea7c:	2b04      	cmp	r3, #4
 800ea7e:	d139      	bne.n	800eaf4 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	220b      	movs	r2, #11
 800ea84:	761a      	strb	r2, [r3, #24]
      break;
 800ea86:	e035      	b.n	800eaf4 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	7e5b      	ldrb	r3, [r3, #25]
 800ea8c:	3301      	adds	r3, #1
 800ea8e:	b2da      	uxtb	r2, r3
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	765a      	strb	r2, [r3, #25]
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	7e5b      	ldrb	r3, [r3, #25]
 800ea98:	2b02      	cmp	r3, #2
 800ea9a:	d806      	bhi.n	800eaaa <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	2201      	movs	r2, #1
 800eaa0:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	2201      	movs	r2, #1
 800eaa6:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800eaa8:	e025      	b.n	800eaf6 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800eab0:	2106      	movs	r1, #6
 800eab2:	6878      	ldr	r0, [r7, #4]
 800eab4:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	2200      	movs	r2, #0
 800eaba:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	795b      	ldrb	r3, [r3, #5]
 800eac0:	4619      	mov	r1, r3
 800eac2:	6878      	ldr	r0, [r7, #4]
 800eac4:	f000 f90c 	bl	800ece0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	791b      	ldrb	r3, [r3, #4]
 800eacc:	4619      	mov	r1, r3
 800eace:	6878      	ldr	r0, [r7, #4]
 800ead0:	f000 f906 	bl	800ece0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	2200      	movs	r2, #0
 800ead8:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800eada:	2302      	movs	r3, #2
 800eadc:	73fb      	strb	r3, [r7, #15]
      break;
 800eade:	e00a      	b.n	800eaf6 <USBH_HandleControl+0x2de>

    default:
      break;
 800eae0:	bf00      	nop
 800eae2:	e008      	b.n	800eaf6 <USBH_HandleControl+0x2de>
      break;
 800eae4:	bf00      	nop
 800eae6:	e006      	b.n	800eaf6 <USBH_HandleControl+0x2de>
      break;
 800eae8:	bf00      	nop
 800eaea:	e004      	b.n	800eaf6 <USBH_HandleControl+0x2de>
      break;
 800eaec:	bf00      	nop
 800eaee:	e002      	b.n	800eaf6 <USBH_HandleControl+0x2de>
      break;
 800eaf0:	bf00      	nop
 800eaf2:	e000      	b.n	800eaf6 <USBH_HandleControl+0x2de>
      break;
 800eaf4:	bf00      	nop
  }

  return status;
 800eaf6:	7bfb      	ldrb	r3, [r7, #15]
}
 800eaf8:	4618      	mov	r0, r3
 800eafa:	3710      	adds	r7, #16
 800eafc:	46bd      	mov	sp, r7
 800eafe:	bd80      	pop	{r7, pc}

0800eb00 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800eb00:	b580      	push	{r7, lr}
 800eb02:	b088      	sub	sp, #32
 800eb04:	af04      	add	r7, sp, #16
 800eb06:	60f8      	str	r0, [r7, #12]
 800eb08:	60b9      	str	r1, [r7, #8]
 800eb0a:	4613      	mov	r3, r2
 800eb0c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800eb0e:	79f9      	ldrb	r1, [r7, #7]
 800eb10:	2300      	movs	r3, #0
 800eb12:	9303      	str	r3, [sp, #12]
 800eb14:	2308      	movs	r3, #8
 800eb16:	9302      	str	r3, [sp, #8]
 800eb18:	68bb      	ldr	r3, [r7, #8]
 800eb1a:	9301      	str	r3, [sp, #4]
 800eb1c:	2300      	movs	r3, #0
 800eb1e:	9300      	str	r3, [sp, #0]
 800eb20:	2300      	movs	r3, #0
 800eb22:	2200      	movs	r2, #0
 800eb24:	68f8      	ldr	r0, [r7, #12]
 800eb26:	f000 fb46 	bl	800f1b6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800eb2a:	2300      	movs	r3, #0
}
 800eb2c:	4618      	mov	r0, r3
 800eb2e:	3710      	adds	r7, #16
 800eb30:	46bd      	mov	sp, r7
 800eb32:	bd80      	pop	{r7, pc}

0800eb34 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800eb34:	b580      	push	{r7, lr}
 800eb36:	b088      	sub	sp, #32
 800eb38:	af04      	add	r7, sp, #16
 800eb3a:	60f8      	str	r0, [r7, #12]
 800eb3c:	60b9      	str	r1, [r7, #8]
 800eb3e:	4611      	mov	r1, r2
 800eb40:	461a      	mov	r2, r3
 800eb42:	460b      	mov	r3, r1
 800eb44:	80fb      	strh	r3, [r7, #6]
 800eb46:	4613      	mov	r3, r2
 800eb48:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d001      	beq.n	800eb58 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800eb54:	2300      	movs	r3, #0
 800eb56:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800eb58:	7979      	ldrb	r1, [r7, #5]
 800eb5a:	7e3b      	ldrb	r3, [r7, #24]
 800eb5c:	9303      	str	r3, [sp, #12]
 800eb5e:	88fb      	ldrh	r3, [r7, #6]
 800eb60:	9302      	str	r3, [sp, #8]
 800eb62:	68bb      	ldr	r3, [r7, #8]
 800eb64:	9301      	str	r3, [sp, #4]
 800eb66:	2301      	movs	r3, #1
 800eb68:	9300      	str	r3, [sp, #0]
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	68f8      	ldr	r0, [r7, #12]
 800eb70:	f000 fb21 	bl	800f1b6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800eb74:	2300      	movs	r3, #0
}
 800eb76:	4618      	mov	r0, r3
 800eb78:	3710      	adds	r7, #16
 800eb7a:	46bd      	mov	sp, r7
 800eb7c:	bd80      	pop	{r7, pc}

0800eb7e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800eb7e:	b580      	push	{r7, lr}
 800eb80:	b088      	sub	sp, #32
 800eb82:	af04      	add	r7, sp, #16
 800eb84:	60f8      	str	r0, [r7, #12]
 800eb86:	60b9      	str	r1, [r7, #8]
 800eb88:	4611      	mov	r1, r2
 800eb8a:	461a      	mov	r2, r3
 800eb8c:	460b      	mov	r3, r1
 800eb8e:	80fb      	strh	r3, [r7, #6]
 800eb90:	4613      	mov	r3, r2
 800eb92:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800eb94:	7979      	ldrb	r1, [r7, #5]
 800eb96:	2300      	movs	r3, #0
 800eb98:	9303      	str	r3, [sp, #12]
 800eb9a:	88fb      	ldrh	r3, [r7, #6]
 800eb9c:	9302      	str	r3, [sp, #8]
 800eb9e:	68bb      	ldr	r3, [r7, #8]
 800eba0:	9301      	str	r3, [sp, #4]
 800eba2:	2301      	movs	r3, #1
 800eba4:	9300      	str	r3, [sp, #0]
 800eba6:	2300      	movs	r3, #0
 800eba8:	2201      	movs	r2, #1
 800ebaa:	68f8      	ldr	r0, [r7, #12]
 800ebac:	f000 fb03 	bl	800f1b6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ebb0:	2300      	movs	r3, #0

}
 800ebb2:	4618      	mov	r0, r3
 800ebb4:	3710      	adds	r7, #16
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	bd80      	pop	{r7, pc}

0800ebba <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800ebba:	b580      	push	{r7, lr}
 800ebbc:	b088      	sub	sp, #32
 800ebbe:	af04      	add	r7, sp, #16
 800ebc0:	60f8      	str	r0, [r7, #12]
 800ebc2:	60b9      	str	r1, [r7, #8]
 800ebc4:	4611      	mov	r1, r2
 800ebc6:	461a      	mov	r2, r3
 800ebc8:	460b      	mov	r3, r1
 800ebca:	80fb      	strh	r3, [r7, #6]
 800ebcc:	4613      	mov	r3, r2
 800ebce:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ebd6:	2b00      	cmp	r3, #0
 800ebd8:	d001      	beq.n	800ebde <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800ebda:	2300      	movs	r3, #0
 800ebdc:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ebde:	7979      	ldrb	r1, [r7, #5]
 800ebe0:	7e3b      	ldrb	r3, [r7, #24]
 800ebe2:	9303      	str	r3, [sp, #12]
 800ebe4:	88fb      	ldrh	r3, [r7, #6]
 800ebe6:	9302      	str	r3, [sp, #8]
 800ebe8:	68bb      	ldr	r3, [r7, #8]
 800ebea:	9301      	str	r3, [sp, #4]
 800ebec:	2301      	movs	r3, #1
 800ebee:	9300      	str	r3, [sp, #0]
 800ebf0:	2302      	movs	r3, #2
 800ebf2:	2200      	movs	r2, #0
 800ebf4:	68f8      	ldr	r0, [r7, #12]
 800ebf6:	f000 fade 	bl	800f1b6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800ebfa:	2300      	movs	r3, #0
}
 800ebfc:	4618      	mov	r0, r3
 800ebfe:	3710      	adds	r7, #16
 800ec00:	46bd      	mov	sp, r7
 800ec02:	bd80      	pop	{r7, pc}

0800ec04 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800ec04:	b580      	push	{r7, lr}
 800ec06:	b088      	sub	sp, #32
 800ec08:	af04      	add	r7, sp, #16
 800ec0a:	60f8      	str	r0, [r7, #12]
 800ec0c:	60b9      	str	r1, [r7, #8]
 800ec0e:	4611      	mov	r1, r2
 800ec10:	461a      	mov	r2, r3
 800ec12:	460b      	mov	r3, r1
 800ec14:	80fb      	strh	r3, [r7, #6]
 800ec16:	4613      	mov	r3, r2
 800ec18:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ec1a:	7979      	ldrb	r1, [r7, #5]
 800ec1c:	2300      	movs	r3, #0
 800ec1e:	9303      	str	r3, [sp, #12]
 800ec20:	88fb      	ldrh	r3, [r7, #6]
 800ec22:	9302      	str	r3, [sp, #8]
 800ec24:	68bb      	ldr	r3, [r7, #8]
 800ec26:	9301      	str	r3, [sp, #4]
 800ec28:	2301      	movs	r3, #1
 800ec2a:	9300      	str	r3, [sp, #0]
 800ec2c:	2302      	movs	r3, #2
 800ec2e:	2201      	movs	r2, #1
 800ec30:	68f8      	ldr	r0, [r7, #12]
 800ec32:	f000 fac0 	bl	800f1b6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ec36:	2300      	movs	r3, #0
}
 800ec38:	4618      	mov	r0, r3
 800ec3a:	3710      	adds	r7, #16
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	bd80      	pop	{r7, pc}

0800ec40 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ec40:	b580      	push	{r7, lr}
 800ec42:	b086      	sub	sp, #24
 800ec44:	af04      	add	r7, sp, #16
 800ec46:	6078      	str	r0, [r7, #4]
 800ec48:	4608      	mov	r0, r1
 800ec4a:	4611      	mov	r1, r2
 800ec4c:	461a      	mov	r2, r3
 800ec4e:	4603      	mov	r3, r0
 800ec50:	70fb      	strb	r3, [r7, #3]
 800ec52:	460b      	mov	r3, r1
 800ec54:	70bb      	strb	r3, [r7, #2]
 800ec56:	4613      	mov	r3, r2
 800ec58:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800ec5a:	7878      	ldrb	r0, [r7, #1]
 800ec5c:	78ba      	ldrb	r2, [r7, #2]
 800ec5e:	78f9      	ldrb	r1, [r7, #3]
 800ec60:	8b3b      	ldrh	r3, [r7, #24]
 800ec62:	9302      	str	r3, [sp, #8]
 800ec64:	7d3b      	ldrb	r3, [r7, #20]
 800ec66:	9301      	str	r3, [sp, #4]
 800ec68:	7c3b      	ldrb	r3, [r7, #16]
 800ec6a:	9300      	str	r3, [sp, #0]
 800ec6c:	4603      	mov	r3, r0
 800ec6e:	6878      	ldr	r0, [r7, #4]
 800ec70:	f000 fa53 	bl	800f11a <USBH_LL_OpenPipe>

  return USBH_OK;
 800ec74:	2300      	movs	r3, #0
}
 800ec76:	4618      	mov	r0, r3
 800ec78:	3708      	adds	r7, #8
 800ec7a:	46bd      	mov	sp, r7
 800ec7c:	bd80      	pop	{r7, pc}

0800ec7e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800ec7e:	b580      	push	{r7, lr}
 800ec80:	b082      	sub	sp, #8
 800ec82:	af00      	add	r7, sp, #0
 800ec84:	6078      	str	r0, [r7, #4]
 800ec86:	460b      	mov	r3, r1
 800ec88:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800ec8a:	78fb      	ldrb	r3, [r7, #3]
 800ec8c:	4619      	mov	r1, r3
 800ec8e:	6878      	ldr	r0, [r7, #4]
 800ec90:	f000 fa72 	bl	800f178 <USBH_LL_ClosePipe>

  return USBH_OK;
 800ec94:	2300      	movs	r3, #0
}
 800ec96:	4618      	mov	r0, r3
 800ec98:	3708      	adds	r7, #8
 800ec9a:	46bd      	mov	sp, r7
 800ec9c:	bd80      	pop	{r7, pc}

0800ec9e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800ec9e:	b580      	push	{r7, lr}
 800eca0:	b084      	sub	sp, #16
 800eca2:	af00      	add	r7, sp, #0
 800eca4:	6078      	str	r0, [r7, #4]
 800eca6:	460b      	mov	r3, r1
 800eca8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800ecaa:	6878      	ldr	r0, [r7, #4]
 800ecac:	f000 f836 	bl	800ed1c <USBH_GetFreePipe>
 800ecb0:	4603      	mov	r3, r0
 800ecb2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800ecb4:	89fb      	ldrh	r3, [r7, #14]
 800ecb6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ecba:	4293      	cmp	r3, r2
 800ecbc:	d00a      	beq.n	800ecd4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800ecbe:	78fa      	ldrb	r2, [r7, #3]
 800ecc0:	89fb      	ldrh	r3, [r7, #14]
 800ecc2:	f003 030f 	and.w	r3, r3, #15
 800ecc6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ecca:	6879      	ldr	r1, [r7, #4]
 800eccc:	33e0      	adds	r3, #224	@ 0xe0
 800ecce:	009b      	lsls	r3, r3, #2
 800ecd0:	440b      	add	r3, r1
 800ecd2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800ecd4:	89fb      	ldrh	r3, [r7, #14]
 800ecd6:	b2db      	uxtb	r3, r3
}
 800ecd8:	4618      	mov	r0, r3
 800ecda:	3710      	adds	r7, #16
 800ecdc:	46bd      	mov	sp, r7
 800ecde:	bd80      	pop	{r7, pc}

0800ece0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800ece0:	b480      	push	{r7}
 800ece2:	b083      	sub	sp, #12
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	6078      	str	r0, [r7, #4]
 800ece8:	460b      	mov	r3, r1
 800ecea:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800ecec:	78fb      	ldrb	r3, [r7, #3]
 800ecee:	2b0f      	cmp	r3, #15
 800ecf0:	d80d      	bhi.n	800ed0e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800ecf2:	78fb      	ldrb	r3, [r7, #3]
 800ecf4:	687a      	ldr	r2, [r7, #4]
 800ecf6:	33e0      	adds	r3, #224	@ 0xe0
 800ecf8:	009b      	lsls	r3, r3, #2
 800ecfa:	4413      	add	r3, r2
 800ecfc:	685a      	ldr	r2, [r3, #4]
 800ecfe:	78fb      	ldrb	r3, [r7, #3]
 800ed00:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800ed04:	6879      	ldr	r1, [r7, #4]
 800ed06:	33e0      	adds	r3, #224	@ 0xe0
 800ed08:	009b      	lsls	r3, r3, #2
 800ed0a:	440b      	add	r3, r1
 800ed0c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800ed0e:	2300      	movs	r3, #0
}
 800ed10:	4618      	mov	r0, r3
 800ed12:	370c      	adds	r7, #12
 800ed14:	46bd      	mov	sp, r7
 800ed16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1a:	4770      	bx	lr

0800ed1c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800ed1c:	b480      	push	{r7}
 800ed1e:	b085      	sub	sp, #20
 800ed20:	af00      	add	r7, sp, #0
 800ed22:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800ed24:	2300      	movs	r3, #0
 800ed26:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800ed28:	2300      	movs	r3, #0
 800ed2a:	73fb      	strb	r3, [r7, #15]
 800ed2c:	e00f      	b.n	800ed4e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800ed2e:	7bfb      	ldrb	r3, [r7, #15]
 800ed30:	687a      	ldr	r2, [r7, #4]
 800ed32:	33e0      	adds	r3, #224	@ 0xe0
 800ed34:	009b      	lsls	r3, r3, #2
 800ed36:	4413      	add	r3, r2
 800ed38:	685b      	ldr	r3, [r3, #4]
 800ed3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d102      	bne.n	800ed48 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800ed42:	7bfb      	ldrb	r3, [r7, #15]
 800ed44:	b29b      	uxth	r3, r3
 800ed46:	e007      	b.n	800ed58 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800ed48:	7bfb      	ldrb	r3, [r7, #15]
 800ed4a:	3301      	adds	r3, #1
 800ed4c:	73fb      	strb	r3, [r7, #15]
 800ed4e:	7bfb      	ldrb	r3, [r7, #15]
 800ed50:	2b0f      	cmp	r3, #15
 800ed52:	d9ec      	bls.n	800ed2e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800ed54:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800ed58:	4618      	mov	r0, r3
 800ed5a:	3714      	adds	r7, #20
 800ed5c:	46bd      	mov	sp, r7
 800ed5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed62:	4770      	bx	lr

0800ed64 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800ed64:	b580      	push	{r7, lr}
 800ed66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800ed68:	2201      	movs	r2, #1
 800ed6a:	490e      	ldr	r1, [pc, #56]	@ (800eda4 <MX_USB_HOST_Init+0x40>)
 800ed6c:	480e      	ldr	r0, [pc, #56]	@ (800eda8 <MX_USB_HOST_Init+0x44>)
 800ed6e:	f7fe fb15 	bl	800d39c <USBH_Init>
 800ed72:	4603      	mov	r3, r0
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d001      	beq.n	800ed7c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800ed78:	f7f5 fc46 	bl	8004608 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800ed7c:	490b      	ldr	r1, [pc, #44]	@ (800edac <MX_USB_HOST_Init+0x48>)
 800ed7e:	480a      	ldr	r0, [pc, #40]	@ (800eda8 <MX_USB_HOST_Init+0x44>)
 800ed80:	f7fe fbb9 	bl	800d4f6 <USBH_RegisterClass>
 800ed84:	4603      	mov	r3, r0
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d001      	beq.n	800ed8e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800ed8a:	f7f5 fc3d 	bl	8004608 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800ed8e:	4806      	ldr	r0, [pc, #24]	@ (800eda8 <MX_USB_HOST_Init+0x44>)
 800ed90:	f7fe fc3d 	bl	800d60e <USBH_Start>
 800ed94:	4603      	mov	r3, r0
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d001      	beq.n	800ed9e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800ed9a:	f7f5 fc35 	bl	8004608 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ed9e:	bf00      	nop
 800eda0:	bd80      	pop	{r7, pc}
 800eda2:	bf00      	nop
 800eda4:	0800edc5 	.word	0x0800edc5
 800eda8:	20005b54 	.word	0x20005b54
 800edac:	20001924 	.word	0x20001924

0800edb0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800edb0:	b580      	push	{r7, lr}
 800edb2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800edb4:	4802      	ldr	r0, [pc, #8]	@ (800edc0 <MX_USB_HOST_Process+0x10>)
 800edb6:	f7fe fc3b 	bl	800d630 <USBH_Process>
}
 800edba:	bf00      	nop
 800edbc:	bd80      	pop	{r7, pc}
 800edbe:	bf00      	nop
 800edc0:	20005b54 	.word	0x20005b54

0800edc4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800edc4:	b480      	push	{r7}
 800edc6:	b083      	sub	sp, #12
 800edc8:	af00      	add	r7, sp, #0
 800edca:	6078      	str	r0, [r7, #4]
 800edcc:	460b      	mov	r3, r1
 800edce:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800edd0:	78fb      	ldrb	r3, [r7, #3]
 800edd2:	3b01      	subs	r3, #1
 800edd4:	2b04      	cmp	r3, #4
 800edd6:	d819      	bhi.n	800ee0c <USBH_UserProcess+0x48>
 800edd8:	a201      	add	r2, pc, #4	@ (adr r2, 800ede0 <USBH_UserProcess+0x1c>)
 800edda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edde:	bf00      	nop
 800ede0:	0800ee0d 	.word	0x0800ee0d
 800ede4:	0800edfd 	.word	0x0800edfd
 800ede8:	0800ee0d 	.word	0x0800ee0d
 800edec:	0800ee05 	.word	0x0800ee05
 800edf0:	0800edf5 	.word	0x0800edf5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800edf4:	4b09      	ldr	r3, [pc, #36]	@ (800ee1c <USBH_UserProcess+0x58>)
 800edf6:	2203      	movs	r2, #3
 800edf8:	701a      	strb	r2, [r3, #0]
  break;
 800edfa:	e008      	b.n	800ee0e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800edfc:	4b07      	ldr	r3, [pc, #28]	@ (800ee1c <USBH_UserProcess+0x58>)
 800edfe:	2202      	movs	r2, #2
 800ee00:	701a      	strb	r2, [r3, #0]
  break;
 800ee02:	e004      	b.n	800ee0e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800ee04:	4b05      	ldr	r3, [pc, #20]	@ (800ee1c <USBH_UserProcess+0x58>)
 800ee06:	2201      	movs	r2, #1
 800ee08:	701a      	strb	r2, [r3, #0]
  break;
 800ee0a:	e000      	b.n	800ee0e <USBH_UserProcess+0x4a>

  default:
  break;
 800ee0c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800ee0e:	bf00      	nop
 800ee10:	370c      	adds	r7, #12
 800ee12:	46bd      	mov	sp, r7
 800ee14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee18:	4770      	bx	lr
 800ee1a:	bf00      	nop
 800ee1c:	20005f2c 	.word	0x20005f2c

0800ee20 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800ee20:	b580      	push	{r7, lr}
 800ee22:	b08a      	sub	sp, #40	@ 0x28
 800ee24:	af00      	add	r7, sp, #0
 800ee26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ee28:	f107 0314 	add.w	r3, r7, #20
 800ee2c:	2200      	movs	r2, #0
 800ee2e:	601a      	str	r2, [r3, #0]
 800ee30:	605a      	str	r2, [r3, #4]
 800ee32:	609a      	str	r2, [r3, #8]
 800ee34:	60da      	str	r2, [r3, #12]
 800ee36:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ee40:	d147      	bne.n	800eed2 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ee42:	2300      	movs	r3, #0
 800ee44:	613b      	str	r3, [r7, #16]
 800ee46:	4b25      	ldr	r3, [pc, #148]	@ (800eedc <HAL_HCD_MspInit+0xbc>)
 800ee48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee4a:	4a24      	ldr	r2, [pc, #144]	@ (800eedc <HAL_HCD_MspInit+0xbc>)
 800ee4c:	f043 0301 	orr.w	r3, r3, #1
 800ee50:	6313      	str	r3, [r2, #48]	@ 0x30
 800ee52:	4b22      	ldr	r3, [pc, #136]	@ (800eedc <HAL_HCD_MspInit+0xbc>)
 800ee54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee56:	f003 0301 	and.w	r3, r3, #1
 800ee5a:	613b      	str	r3, [r7, #16]
 800ee5c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800ee5e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ee62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ee64:	2300      	movs	r3, #0
 800ee66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee68:	2300      	movs	r3, #0
 800ee6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800ee6c:	f107 0314 	add.w	r3, r7, #20
 800ee70:	4619      	mov	r1, r3
 800ee72:	481b      	ldr	r0, [pc, #108]	@ (800eee0 <HAL_HCD_MspInit+0xc0>)
 800ee74:	f7f8 ffb6 	bl	8007de4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800ee78:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800ee7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ee7e:	2302      	movs	r3, #2
 800ee80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee82:	2300      	movs	r3, #0
 800ee84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ee86:	2300      	movs	r3, #0
 800ee88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ee8a:	230a      	movs	r3, #10
 800ee8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ee8e:	f107 0314 	add.w	r3, r7, #20
 800ee92:	4619      	mov	r1, r3
 800ee94:	4812      	ldr	r0, [pc, #72]	@ (800eee0 <HAL_HCD_MspInit+0xc0>)
 800ee96:	f7f8 ffa5 	bl	8007de4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ee9a:	4b10      	ldr	r3, [pc, #64]	@ (800eedc <HAL_HCD_MspInit+0xbc>)
 800ee9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee9e:	4a0f      	ldr	r2, [pc, #60]	@ (800eedc <HAL_HCD_MspInit+0xbc>)
 800eea0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eea4:	6353      	str	r3, [r2, #52]	@ 0x34
 800eea6:	2300      	movs	r3, #0
 800eea8:	60fb      	str	r3, [r7, #12]
 800eeaa:	4b0c      	ldr	r3, [pc, #48]	@ (800eedc <HAL_HCD_MspInit+0xbc>)
 800eeac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eeae:	4a0b      	ldr	r2, [pc, #44]	@ (800eedc <HAL_HCD_MspInit+0xbc>)
 800eeb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800eeb4:	6453      	str	r3, [r2, #68]	@ 0x44
 800eeb6:	4b09      	ldr	r3, [pc, #36]	@ (800eedc <HAL_HCD_MspInit+0xbc>)
 800eeb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eeba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800eebe:	60fb      	str	r3, [r7, #12]
 800eec0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800eec2:	2200      	movs	r2, #0
 800eec4:	2100      	movs	r1, #0
 800eec6:	2043      	movs	r0, #67	@ 0x43
 800eec8:	f7f8 fc7d 	bl	80077c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800eecc:	2043      	movs	r0, #67	@ 0x43
 800eece:	f7f8 fc96 	bl	80077fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800eed2:	bf00      	nop
 800eed4:	3728      	adds	r7, #40	@ 0x28
 800eed6:	46bd      	mov	sp, r7
 800eed8:	bd80      	pop	{r7, pc}
 800eeda:	bf00      	nop
 800eedc:	40023800 	.word	0x40023800
 800eee0:	40020000 	.word	0x40020000

0800eee4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800eee4:	b580      	push	{r7, lr}
 800eee6:	b082      	sub	sp, #8
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800eef2:	4618      	mov	r0, r3
 800eef4:	f7fe ff73 	bl	800ddde <USBH_LL_IncTimer>
}
 800eef8:	bf00      	nop
 800eefa:	3708      	adds	r7, #8
 800eefc:	46bd      	mov	sp, r7
 800eefe:	bd80      	pop	{r7, pc}

0800ef00 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ef00:	b580      	push	{r7, lr}
 800ef02:	b082      	sub	sp, #8
 800ef04:	af00      	add	r7, sp, #0
 800ef06:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ef0e:	4618      	mov	r0, r3
 800ef10:	f7fe ffab 	bl	800de6a <USBH_LL_Connect>
}
 800ef14:	bf00      	nop
 800ef16:	3708      	adds	r7, #8
 800ef18:	46bd      	mov	sp, r7
 800ef1a:	bd80      	pop	{r7, pc}

0800ef1c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ef1c:	b580      	push	{r7, lr}
 800ef1e:	b082      	sub	sp, #8
 800ef20:	af00      	add	r7, sp, #0
 800ef22:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ef2a:	4618      	mov	r0, r3
 800ef2c:	f7fe ffb4 	bl	800de98 <USBH_LL_Disconnect>
}
 800ef30:	bf00      	nop
 800ef32:	3708      	adds	r7, #8
 800ef34:	46bd      	mov	sp, r7
 800ef36:	bd80      	pop	{r7, pc}

0800ef38 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800ef38:	b480      	push	{r7}
 800ef3a:	b083      	sub	sp, #12
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	6078      	str	r0, [r7, #4]
 800ef40:	460b      	mov	r3, r1
 800ef42:	70fb      	strb	r3, [r7, #3]
 800ef44:	4613      	mov	r3, r2
 800ef46:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800ef48:	bf00      	nop
 800ef4a:	370c      	adds	r7, #12
 800ef4c:	46bd      	mov	sp, r7
 800ef4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef52:	4770      	bx	lr

0800ef54 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ef54:	b580      	push	{r7, lr}
 800ef56:	b082      	sub	sp, #8
 800ef58:	af00      	add	r7, sp, #0
 800ef5a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ef62:	4618      	mov	r0, r3
 800ef64:	f7fe ff65 	bl	800de32 <USBH_LL_PortEnabled>
}
 800ef68:	bf00      	nop
 800ef6a:	3708      	adds	r7, #8
 800ef6c:	46bd      	mov	sp, r7
 800ef6e:	bd80      	pop	{r7, pc}

0800ef70 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ef70:	b580      	push	{r7, lr}
 800ef72:	b082      	sub	sp, #8
 800ef74:	af00      	add	r7, sp, #0
 800ef76:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ef7e:	4618      	mov	r0, r3
 800ef80:	f7fe ff65 	bl	800de4e <USBH_LL_PortDisabled>
}
 800ef84:	bf00      	nop
 800ef86:	3708      	adds	r7, #8
 800ef88:	46bd      	mov	sp, r7
 800ef8a:	bd80      	pop	{r7, pc}

0800ef8c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800ef8c:	b580      	push	{r7, lr}
 800ef8e:	b082      	sub	sp, #8
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800ef9a:	2b01      	cmp	r3, #1
 800ef9c:	d12a      	bne.n	800eff4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800ef9e:	4a18      	ldr	r2, [pc, #96]	@ (800f000 <USBH_LL_Init+0x74>)
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	4a15      	ldr	r2, [pc, #84]	@ (800f000 <USBH_LL_Init+0x74>)
 800efaa:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800efae:	4b14      	ldr	r3, [pc, #80]	@ (800f000 <USBH_LL_Init+0x74>)
 800efb0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800efb4:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800efb6:	4b12      	ldr	r3, [pc, #72]	@ (800f000 <USBH_LL_Init+0x74>)
 800efb8:	2208      	movs	r2, #8
 800efba:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800efbc:	4b10      	ldr	r3, [pc, #64]	@ (800f000 <USBH_LL_Init+0x74>)
 800efbe:	2201      	movs	r2, #1
 800efc0:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800efc2:	4b0f      	ldr	r3, [pc, #60]	@ (800f000 <USBH_LL_Init+0x74>)
 800efc4:	2200      	movs	r2, #0
 800efc6:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800efc8:	4b0d      	ldr	r3, [pc, #52]	@ (800f000 <USBH_LL_Init+0x74>)
 800efca:	2202      	movs	r2, #2
 800efcc:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800efce:	4b0c      	ldr	r3, [pc, #48]	@ (800f000 <USBH_LL_Init+0x74>)
 800efd0:	2200      	movs	r2, #0
 800efd2:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800efd4:	480a      	ldr	r0, [pc, #40]	@ (800f000 <USBH_LL_Init+0x74>)
 800efd6:	f7f9 f8d4 	bl	8008182 <HAL_HCD_Init>
 800efda:	4603      	mov	r3, r0
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d001      	beq.n	800efe4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800efe0:	f7f5 fb12 	bl	8004608 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800efe4:	4806      	ldr	r0, [pc, #24]	@ (800f000 <USBH_LL_Init+0x74>)
 800efe6:	f7f9 fd35 	bl	8008a54 <HAL_HCD_GetCurrentFrame>
 800efea:	4603      	mov	r3, r0
 800efec:	4619      	mov	r1, r3
 800efee:	6878      	ldr	r0, [r7, #4]
 800eff0:	f7fe fee6 	bl	800ddc0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800eff4:	2300      	movs	r3, #0
}
 800eff6:	4618      	mov	r0, r3
 800eff8:	3708      	adds	r7, #8
 800effa:	46bd      	mov	sp, r7
 800effc:	bd80      	pop	{r7, pc}
 800effe:	bf00      	nop
 800f000:	20005f30 	.word	0x20005f30

0800f004 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800f004:	b580      	push	{r7, lr}
 800f006:	b084      	sub	sp, #16
 800f008:	af00      	add	r7, sp, #0
 800f00a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f00c:	2300      	movs	r3, #0
 800f00e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f010:	2300      	movs	r3, #0
 800f012:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800f01a:	4618      	mov	r0, r3
 800f01c:	f7f9 fca2 	bl	8008964 <HAL_HCD_Start>
 800f020:	4603      	mov	r3, r0
 800f022:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f024:	7bfb      	ldrb	r3, [r7, #15]
 800f026:	4618      	mov	r0, r3
 800f028:	f000 f96c 	bl	800f304 <USBH_Get_USB_Status>
 800f02c:	4603      	mov	r3, r0
 800f02e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f030:	7bbb      	ldrb	r3, [r7, #14]
}
 800f032:	4618      	mov	r0, r3
 800f034:	3710      	adds	r7, #16
 800f036:	46bd      	mov	sp, r7
 800f038:	bd80      	pop	{r7, pc}

0800f03a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800f03a:	b580      	push	{r7, lr}
 800f03c:	b084      	sub	sp, #16
 800f03e:	af00      	add	r7, sp, #0
 800f040:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f042:	2300      	movs	r3, #0
 800f044:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f046:	2300      	movs	r3, #0
 800f048:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800f050:	4618      	mov	r0, r3
 800f052:	f7f9 fcaa 	bl	80089aa <HAL_HCD_Stop>
 800f056:	4603      	mov	r3, r0
 800f058:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f05a:	7bfb      	ldrb	r3, [r7, #15]
 800f05c:	4618      	mov	r0, r3
 800f05e:	f000 f951 	bl	800f304 <USBH_Get_USB_Status>
 800f062:	4603      	mov	r3, r0
 800f064:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f066:	7bbb      	ldrb	r3, [r7, #14]
}
 800f068:	4618      	mov	r0, r3
 800f06a:	3710      	adds	r7, #16
 800f06c:	46bd      	mov	sp, r7
 800f06e:	bd80      	pop	{r7, pc}

0800f070 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH Speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800f070:	b580      	push	{r7, lr}
 800f072:	b084      	sub	sp, #16
 800f074:	af00      	add	r7, sp, #0
 800f076:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800f078:	2301      	movs	r3, #1
 800f07a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800f082:	4618      	mov	r0, r3
 800f084:	f7f9 fcf4 	bl	8008a70 <HAL_HCD_GetCurrentSpeed>
 800f088:	4603      	mov	r3, r0
 800f08a:	2b02      	cmp	r3, #2
 800f08c:	d00c      	beq.n	800f0a8 <USBH_LL_GetSpeed+0x38>
 800f08e:	2b02      	cmp	r3, #2
 800f090:	d80d      	bhi.n	800f0ae <USBH_LL_GetSpeed+0x3e>
 800f092:	2b00      	cmp	r3, #0
 800f094:	d002      	beq.n	800f09c <USBH_LL_GetSpeed+0x2c>
 800f096:	2b01      	cmp	r3, #1
 800f098:	d003      	beq.n	800f0a2 <USBH_LL_GetSpeed+0x32>
 800f09a:	e008      	b.n	800f0ae <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800f09c:	2300      	movs	r3, #0
 800f09e:	73fb      	strb	r3, [r7, #15]
    break;
 800f0a0:	e008      	b.n	800f0b4 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800f0a2:	2301      	movs	r3, #1
 800f0a4:	73fb      	strb	r3, [r7, #15]
    break;
 800f0a6:	e005      	b.n	800f0b4 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800f0a8:	2302      	movs	r3, #2
 800f0aa:	73fb      	strb	r3, [r7, #15]
    break;
 800f0ac:	e002      	b.n	800f0b4 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800f0ae:	2301      	movs	r3, #1
 800f0b0:	73fb      	strb	r3, [r7, #15]
    break;
 800f0b2:	bf00      	nop
  }
  return  speed;
 800f0b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	3710      	adds	r7, #16
 800f0ba:	46bd      	mov	sp, r7
 800f0bc:	bd80      	pop	{r7, pc}

0800f0be <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800f0be:	b580      	push	{r7, lr}
 800f0c0:	b084      	sub	sp, #16
 800f0c2:	af00      	add	r7, sp, #0
 800f0c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800f0d4:	4618      	mov	r0, r3
 800f0d6:	f7f9 fc85 	bl	80089e4 <HAL_HCD_ResetPort>
 800f0da:	4603      	mov	r3, r0
 800f0dc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f0de:	7bfb      	ldrb	r3, [r7, #15]
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	f000 f90f 	bl	800f304 <USBH_Get_USB_Status>
 800f0e6:	4603      	mov	r3, r0
 800f0e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f0ea:	7bbb      	ldrb	r3, [r7, #14]
}
 800f0ec:	4618      	mov	r0, r3
 800f0ee:	3710      	adds	r7, #16
 800f0f0:	46bd      	mov	sp, r7
 800f0f2:	bd80      	pop	{r7, pc}

0800f0f4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet Size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f0f4:	b580      	push	{r7, lr}
 800f0f6:	b082      	sub	sp, #8
 800f0f8:	af00      	add	r7, sp, #0
 800f0fa:	6078      	str	r0, [r7, #4]
 800f0fc:	460b      	mov	r3, r1
 800f0fe:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800f106:	78fa      	ldrb	r2, [r7, #3]
 800f108:	4611      	mov	r1, r2
 800f10a:	4618      	mov	r0, r3
 800f10c:	f7f9 fc8d 	bl	8008a2a <HAL_HCD_HC_GetXferCount>
 800f110:	4603      	mov	r3, r0
}
 800f112:	4618      	mov	r0, r3
 800f114:	3708      	adds	r7, #8
 800f116:	46bd      	mov	sp, r7
 800f118:	bd80      	pop	{r7, pc}

0800f11a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint Max Packet Size
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800f11a:	b590      	push	{r4, r7, lr}
 800f11c:	b089      	sub	sp, #36	@ 0x24
 800f11e:	af04      	add	r7, sp, #16
 800f120:	6078      	str	r0, [r7, #4]
 800f122:	4608      	mov	r0, r1
 800f124:	4611      	mov	r1, r2
 800f126:	461a      	mov	r2, r3
 800f128:	4603      	mov	r3, r0
 800f12a:	70fb      	strb	r3, [r7, #3]
 800f12c:	460b      	mov	r3, r1
 800f12e:	70bb      	strb	r3, [r7, #2]
 800f130:	4613      	mov	r3, r2
 800f132:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f134:	2300      	movs	r3, #0
 800f136:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f138:	2300      	movs	r3, #0
 800f13a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum, dev_address, speed, ep_type, mps);
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800f142:	787c      	ldrb	r4, [r7, #1]
 800f144:	78ba      	ldrb	r2, [r7, #2]
 800f146:	78f9      	ldrb	r1, [r7, #3]
 800f148:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f14a:	9302      	str	r3, [sp, #8]
 800f14c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f150:	9301      	str	r3, [sp, #4]
 800f152:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f156:	9300      	str	r3, [sp, #0]
 800f158:	4623      	mov	r3, r4
 800f15a:	f7f9 f879 	bl	8008250 <HAL_HCD_HC_Init>
 800f15e:	4603      	mov	r3, r0
 800f160:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f162:	7bfb      	ldrb	r3, [r7, #15]
 800f164:	4618      	mov	r0, r3
 800f166:	f000 f8cd 	bl	800f304 <USBH_Get_USB_Status>
 800f16a:	4603      	mov	r3, r0
 800f16c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f16e:	7bbb      	ldrb	r3, [r7, #14]
}
 800f170:	4618      	mov	r0, r3
 800f172:	3714      	adds	r7, #20
 800f174:	46bd      	mov	sp, r7
 800f176:	bd90      	pop	{r4, r7, pc}

0800f178 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f178:	b580      	push	{r7, lr}
 800f17a:	b084      	sub	sp, #16
 800f17c:	af00      	add	r7, sp, #0
 800f17e:	6078      	str	r0, [r7, #4]
 800f180:	460b      	mov	r3, r1
 800f182:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f184:	2300      	movs	r3, #0
 800f186:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f188:	2300      	movs	r3, #0
 800f18a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800f192:	78fa      	ldrb	r2, [r7, #3]
 800f194:	4611      	mov	r1, r2
 800f196:	4618      	mov	r0, r3
 800f198:	f7f9 f912 	bl	80083c0 <HAL_HCD_HC_Halt>
 800f19c:	4603      	mov	r3, r0
 800f19e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f1a0:	7bfb      	ldrb	r3, [r7, #15]
 800f1a2:	4618      	mov	r0, r3
 800f1a4:	f000 f8ae 	bl	800f304 <USBH_Get_USB_Status>
 800f1a8:	4603      	mov	r3, r0
 800f1aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f1ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800f1ae:	4618      	mov	r0, r3
 800f1b0:	3710      	adds	r7, #16
 800f1b2:	46bd      	mov	sp, r7
 800f1b4:	bd80      	pop	{r7, pc}

0800f1b6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                    uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                    uint8_t do_ping)
{
 800f1b6:	b590      	push	{r4, r7, lr}
 800f1b8:	b089      	sub	sp, #36	@ 0x24
 800f1ba:	af04      	add	r7, sp, #16
 800f1bc:	6078      	str	r0, [r7, #4]
 800f1be:	4608      	mov	r0, r1
 800f1c0:	4611      	mov	r1, r2
 800f1c2:	461a      	mov	r2, r3
 800f1c4:	4603      	mov	r3, r0
 800f1c6:	70fb      	strb	r3, [r7, #3]
 800f1c8:	460b      	mov	r3, r1
 800f1ca:	70bb      	strb	r3, [r7, #2]
 800f1cc:	4613      	mov	r3, r2
 800f1ce:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f1d0:	2300      	movs	r3, #0
 800f1d2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f1d4:	2300      	movs	r3, #0
 800f1d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,ep_type,
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800f1de:	787c      	ldrb	r4, [r7, #1]
 800f1e0:	78ba      	ldrb	r2, [r7, #2]
 800f1e2:	78f9      	ldrb	r1, [r7, #3]
 800f1e4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800f1e8:	9303      	str	r3, [sp, #12]
 800f1ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f1ec:	9302      	str	r3, [sp, #8]
 800f1ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1f0:	9301      	str	r3, [sp, #4]
 800f1f2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f1f6:	9300      	str	r3, [sp, #0]
 800f1f8:	4623      	mov	r3, r4
 800f1fa:	f7f9 f905 	bl	8008408 <HAL_HCD_HC_SubmitRequest>
 800f1fe:	4603      	mov	r3, r0
 800f200:	73fb      	strb	r3, [r7, #15]
                                       token, pbuff, length, do_ping);

  usb_status =  USBH_Get_USB_Status(hal_status);
 800f202:	7bfb      	ldrb	r3, [r7, #15]
 800f204:	4618      	mov	r0, r3
 800f206:	f000 f87d 	bl	800f304 <USBH_Get_USB_Status>
 800f20a:	4603      	mov	r3, r0
 800f20c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f20e:	7bbb      	ldrb	r3, [r7, #14]
}
 800f210:	4618      	mov	r0, r3
 800f212:	3714      	adds	r7, #20
 800f214:	46bd      	mov	sp, r7
 800f216:	bd90      	pop	{r4, r7, pc}

0800f218 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f218:	b580      	push	{r7, lr}
 800f21a:	b082      	sub	sp, #8
 800f21c:	af00      	add	r7, sp, #0
 800f21e:	6078      	str	r0, [r7, #4]
 800f220:	460b      	mov	r3, r1
 800f222:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800f22a:	78fa      	ldrb	r2, [r7, #3]
 800f22c:	4611      	mov	r1, r2
 800f22e:	4618      	mov	r0, r3
 800f230:	f7f9 fbe6 	bl	8008a00 <HAL_HCD_HC_GetURBState>
 800f234:	4603      	mov	r3, r0
}
 800f236:	4618      	mov	r0, r3
 800f238:	3708      	adds	r7, #8
 800f23a:	46bd      	mov	sp, r7
 800f23c:	bd80      	pop	{r7, pc}
	...

0800f240 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800f240:	b580      	push	{r7, lr}
 800f242:	b082      	sub	sp, #8
 800f244:	af00      	add	r7, sp, #0
 800f246:	6078      	str	r0, [r7, #4]
 800f248:	460b      	mov	r3, r1
 800f24a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN 0 */
  if (phost->id == HOST_FS)
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800f252:	2b01      	cmp	r3, #1
 800f254:	d10d      	bne.n	800f272 <USBH_LL_DriverVBUS+0x32>
  {
    if (state == 0)
 800f256:	78fb      	ldrb	r3, [r7, #3]
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d105      	bne.n	800f268 <USBH_LL_DriverVBUS+0x28>
    {
      /* Drive high Charge pump */
      /* ToDo: Add IOE driver control */
      /* USER CODE BEGIN DRIVE_HIGH_CHARGE_FOR_FS */
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800f25c:	2200      	movs	r2, #0
 800f25e:	2101      	movs	r1, #1
 800f260:	4808      	ldr	r0, [pc, #32]	@ (800f284 <USBH_LL_DriverVBUS+0x44>)
 800f262:	f7f8 ff5b 	bl	800811c <HAL_GPIO_WritePin>
 800f266:	e004      	b.n	800f272 <USBH_LL_DriverVBUS+0x32>
    else
    {
      /* Drive low Charge pump */
      /* ToDo: Add IOE driver control */
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800f268:	2201      	movs	r2, #1
 800f26a:	2101      	movs	r1, #1
 800f26c:	4805      	ldr	r0, [pc, #20]	@ (800f284 <USBH_LL_DriverVBUS+0x44>)
 800f26e:	f7f8 ff55 	bl	800811c <HAL_GPIO_WritePin>
      /* USER CODE END DRIVE_HIGH_CHARGE_FOR_FS */
    }
  }
  /* USER CODE END 0*/
  HAL_Delay(200);
 800f272:	20c8      	movs	r0, #200	@ 0xc8
 800f274:	f7f7 faee 	bl	8006854 <HAL_Delay>
  return USBH_OK;
 800f278:	2300      	movs	r3, #0
}
 800f27a:	4618      	mov	r0, r3
 800f27c:	3708      	adds	r7, #8
 800f27e:	46bd      	mov	sp, r7
 800f280:	bd80      	pop	{r7, pc}
 800f282:	bf00      	nop
 800f284:	40020800 	.word	0x40020800

0800f288 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800f288:	b480      	push	{r7}
 800f28a:	b085      	sub	sp, #20
 800f28c:	af00      	add	r7, sp, #0
 800f28e:	6078      	str	r0, [r7, #4]
 800f290:	460b      	mov	r3, r1
 800f292:	70fb      	strb	r3, [r7, #3]
 800f294:	4613      	mov	r3, r2
 800f296:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800f29e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800f2a0:	78fa      	ldrb	r2, [r7, #3]
 800f2a2:	68f9      	ldr	r1, [r7, #12]
 800f2a4:	4613      	mov	r3, r2
 800f2a6:	011b      	lsls	r3, r3, #4
 800f2a8:	1a9b      	subs	r3, r3, r2
 800f2aa:	009b      	lsls	r3, r3, #2
 800f2ac:	440b      	add	r3, r1
 800f2ae:	3317      	adds	r3, #23
 800f2b0:	781b      	ldrb	r3, [r3, #0]
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d00a      	beq.n	800f2cc <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800f2b6:	78fa      	ldrb	r2, [r7, #3]
 800f2b8:	68f9      	ldr	r1, [r7, #12]
 800f2ba:	4613      	mov	r3, r2
 800f2bc:	011b      	lsls	r3, r3, #4
 800f2be:	1a9b      	subs	r3, r3, r2
 800f2c0:	009b      	lsls	r3, r3, #2
 800f2c2:	440b      	add	r3, r1
 800f2c4:	333c      	adds	r3, #60	@ 0x3c
 800f2c6:	78ba      	ldrb	r2, [r7, #2]
 800f2c8:	701a      	strb	r2, [r3, #0]
 800f2ca:	e009      	b.n	800f2e0 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800f2cc:	78fa      	ldrb	r2, [r7, #3]
 800f2ce:	68f9      	ldr	r1, [r7, #12]
 800f2d0:	4613      	mov	r3, r2
 800f2d2:	011b      	lsls	r3, r3, #4
 800f2d4:	1a9b      	subs	r3, r3, r2
 800f2d6:	009b      	lsls	r3, r3, #2
 800f2d8:	440b      	add	r3, r1
 800f2da:	333d      	adds	r3, #61	@ 0x3d
 800f2dc:	78ba      	ldrb	r2, [r7, #2]
 800f2de:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800f2e0:	2300      	movs	r3, #0
}
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	3714      	adds	r7, #20
 800f2e6:	46bd      	mov	sp, r7
 800f2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ec:	4770      	bx	lr

0800f2ee <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800f2ee:	b580      	push	{r7, lr}
 800f2f0:	b082      	sub	sp, #8
 800f2f2:	af00      	add	r7, sp, #0
 800f2f4:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800f2f6:	6878      	ldr	r0, [r7, #4]
 800f2f8:	f7f7 faac 	bl	8006854 <HAL_Delay>
}
 800f2fc:	bf00      	nop
 800f2fe:	3708      	adds	r7, #8
 800f300:	46bd      	mov	sp, r7
 800f302:	bd80      	pop	{r7, pc}

0800f304 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f304:	b480      	push	{r7}
 800f306:	b085      	sub	sp, #20
 800f308:	af00      	add	r7, sp, #0
 800f30a:	4603      	mov	r3, r0
 800f30c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f30e:	2300      	movs	r3, #0
 800f310:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f312:	79fb      	ldrb	r3, [r7, #7]
 800f314:	2b03      	cmp	r3, #3
 800f316:	d817      	bhi.n	800f348 <USBH_Get_USB_Status+0x44>
 800f318:	a201      	add	r2, pc, #4	@ (adr r2, 800f320 <USBH_Get_USB_Status+0x1c>)
 800f31a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f31e:	bf00      	nop
 800f320:	0800f331 	.word	0x0800f331
 800f324:	0800f337 	.word	0x0800f337
 800f328:	0800f33d 	.word	0x0800f33d
 800f32c:	0800f343 	.word	0x0800f343
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800f330:	2300      	movs	r3, #0
 800f332:	73fb      	strb	r3, [r7, #15]
    break;
 800f334:	e00b      	b.n	800f34e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800f336:	2302      	movs	r3, #2
 800f338:	73fb      	strb	r3, [r7, #15]
    break;
 800f33a:	e008      	b.n	800f34e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800f33c:	2301      	movs	r3, #1
 800f33e:	73fb      	strb	r3, [r7, #15]
    break;
 800f340:	e005      	b.n	800f34e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800f342:	2302      	movs	r3, #2
 800f344:	73fb      	strb	r3, [r7, #15]
    break;
 800f346:	e002      	b.n	800f34e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800f348:	2302      	movs	r3, #2
 800f34a:	73fb      	strb	r3, [r7, #15]
    break;
 800f34c:	bf00      	nop
  }
  return usb_status;
 800f34e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f350:	4618      	mov	r0, r3
 800f352:	3714      	adds	r7, #20
 800f354:	46bd      	mov	sp, r7
 800f356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f35a:	4770      	bx	lr

0800f35c <malloc>:
 800f35c:	4b02      	ldr	r3, [pc, #8]	@ (800f368 <malloc+0xc>)
 800f35e:	4601      	mov	r1, r0
 800f360:	6818      	ldr	r0, [r3, #0]
 800f362:	f000 b82d 	b.w	800f3c0 <_malloc_r>
 800f366:	bf00      	nop
 800f368:	20001950 	.word	0x20001950

0800f36c <free>:
 800f36c:	4b02      	ldr	r3, [pc, #8]	@ (800f378 <free+0xc>)
 800f36e:	4601      	mov	r1, r0
 800f370:	6818      	ldr	r0, [r3, #0]
 800f372:	f000 bb57 	b.w	800fa24 <_free_r>
 800f376:	bf00      	nop
 800f378:	20001950 	.word	0x20001950

0800f37c <sbrk_aligned>:
 800f37c:	b570      	push	{r4, r5, r6, lr}
 800f37e:	4e0f      	ldr	r6, [pc, #60]	@ (800f3bc <sbrk_aligned+0x40>)
 800f380:	460c      	mov	r4, r1
 800f382:	6831      	ldr	r1, [r6, #0]
 800f384:	4605      	mov	r5, r0
 800f386:	b911      	cbnz	r1, 800f38e <sbrk_aligned+0x12>
 800f388:	f000 faee 	bl	800f968 <_sbrk_r>
 800f38c:	6030      	str	r0, [r6, #0]
 800f38e:	4621      	mov	r1, r4
 800f390:	4628      	mov	r0, r5
 800f392:	f000 fae9 	bl	800f968 <_sbrk_r>
 800f396:	1c43      	adds	r3, r0, #1
 800f398:	d103      	bne.n	800f3a2 <sbrk_aligned+0x26>
 800f39a:	f04f 34ff 	mov.w	r4, #4294967295
 800f39e:	4620      	mov	r0, r4
 800f3a0:	bd70      	pop	{r4, r5, r6, pc}
 800f3a2:	1cc4      	adds	r4, r0, #3
 800f3a4:	f024 0403 	bic.w	r4, r4, #3
 800f3a8:	42a0      	cmp	r0, r4
 800f3aa:	d0f8      	beq.n	800f39e <sbrk_aligned+0x22>
 800f3ac:	1a21      	subs	r1, r4, r0
 800f3ae:	4628      	mov	r0, r5
 800f3b0:	f000 fada 	bl	800f968 <_sbrk_r>
 800f3b4:	3001      	adds	r0, #1
 800f3b6:	d1f2      	bne.n	800f39e <sbrk_aligned+0x22>
 800f3b8:	e7ef      	b.n	800f39a <sbrk_aligned+0x1e>
 800f3ba:	bf00      	nop
 800f3bc:	20006310 	.word	0x20006310

0800f3c0 <_malloc_r>:
 800f3c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f3c4:	1ccd      	adds	r5, r1, #3
 800f3c6:	f025 0503 	bic.w	r5, r5, #3
 800f3ca:	3508      	adds	r5, #8
 800f3cc:	2d0c      	cmp	r5, #12
 800f3ce:	bf38      	it	cc
 800f3d0:	250c      	movcc	r5, #12
 800f3d2:	2d00      	cmp	r5, #0
 800f3d4:	4606      	mov	r6, r0
 800f3d6:	db01      	blt.n	800f3dc <_malloc_r+0x1c>
 800f3d8:	42a9      	cmp	r1, r5
 800f3da:	d904      	bls.n	800f3e6 <_malloc_r+0x26>
 800f3dc:	230c      	movs	r3, #12
 800f3de:	6033      	str	r3, [r6, #0]
 800f3e0:	2000      	movs	r0, #0
 800f3e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f3e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f4bc <_malloc_r+0xfc>
 800f3ea:	f000 f869 	bl	800f4c0 <__malloc_lock>
 800f3ee:	f8d8 3000 	ldr.w	r3, [r8]
 800f3f2:	461c      	mov	r4, r3
 800f3f4:	bb44      	cbnz	r4, 800f448 <_malloc_r+0x88>
 800f3f6:	4629      	mov	r1, r5
 800f3f8:	4630      	mov	r0, r6
 800f3fa:	f7ff ffbf 	bl	800f37c <sbrk_aligned>
 800f3fe:	1c43      	adds	r3, r0, #1
 800f400:	4604      	mov	r4, r0
 800f402:	d158      	bne.n	800f4b6 <_malloc_r+0xf6>
 800f404:	f8d8 4000 	ldr.w	r4, [r8]
 800f408:	4627      	mov	r7, r4
 800f40a:	2f00      	cmp	r7, #0
 800f40c:	d143      	bne.n	800f496 <_malloc_r+0xd6>
 800f40e:	2c00      	cmp	r4, #0
 800f410:	d04b      	beq.n	800f4aa <_malloc_r+0xea>
 800f412:	6823      	ldr	r3, [r4, #0]
 800f414:	4639      	mov	r1, r7
 800f416:	4630      	mov	r0, r6
 800f418:	eb04 0903 	add.w	r9, r4, r3
 800f41c:	f000 faa4 	bl	800f968 <_sbrk_r>
 800f420:	4581      	cmp	r9, r0
 800f422:	d142      	bne.n	800f4aa <_malloc_r+0xea>
 800f424:	6821      	ldr	r1, [r4, #0]
 800f426:	1a6d      	subs	r5, r5, r1
 800f428:	4629      	mov	r1, r5
 800f42a:	4630      	mov	r0, r6
 800f42c:	f7ff ffa6 	bl	800f37c <sbrk_aligned>
 800f430:	3001      	adds	r0, #1
 800f432:	d03a      	beq.n	800f4aa <_malloc_r+0xea>
 800f434:	6823      	ldr	r3, [r4, #0]
 800f436:	442b      	add	r3, r5
 800f438:	6023      	str	r3, [r4, #0]
 800f43a:	f8d8 3000 	ldr.w	r3, [r8]
 800f43e:	685a      	ldr	r2, [r3, #4]
 800f440:	bb62      	cbnz	r2, 800f49c <_malloc_r+0xdc>
 800f442:	f8c8 7000 	str.w	r7, [r8]
 800f446:	e00f      	b.n	800f468 <_malloc_r+0xa8>
 800f448:	6822      	ldr	r2, [r4, #0]
 800f44a:	1b52      	subs	r2, r2, r5
 800f44c:	d420      	bmi.n	800f490 <_malloc_r+0xd0>
 800f44e:	2a0b      	cmp	r2, #11
 800f450:	d917      	bls.n	800f482 <_malloc_r+0xc2>
 800f452:	1961      	adds	r1, r4, r5
 800f454:	42a3      	cmp	r3, r4
 800f456:	6025      	str	r5, [r4, #0]
 800f458:	bf18      	it	ne
 800f45a:	6059      	strne	r1, [r3, #4]
 800f45c:	6863      	ldr	r3, [r4, #4]
 800f45e:	bf08      	it	eq
 800f460:	f8c8 1000 	streq.w	r1, [r8]
 800f464:	5162      	str	r2, [r4, r5]
 800f466:	604b      	str	r3, [r1, #4]
 800f468:	4630      	mov	r0, r6
 800f46a:	f000 f82f 	bl	800f4cc <__malloc_unlock>
 800f46e:	f104 000b 	add.w	r0, r4, #11
 800f472:	1d23      	adds	r3, r4, #4
 800f474:	f020 0007 	bic.w	r0, r0, #7
 800f478:	1ac2      	subs	r2, r0, r3
 800f47a:	bf1c      	itt	ne
 800f47c:	1a1b      	subne	r3, r3, r0
 800f47e:	50a3      	strne	r3, [r4, r2]
 800f480:	e7af      	b.n	800f3e2 <_malloc_r+0x22>
 800f482:	6862      	ldr	r2, [r4, #4]
 800f484:	42a3      	cmp	r3, r4
 800f486:	bf0c      	ite	eq
 800f488:	f8c8 2000 	streq.w	r2, [r8]
 800f48c:	605a      	strne	r2, [r3, #4]
 800f48e:	e7eb      	b.n	800f468 <_malloc_r+0xa8>
 800f490:	4623      	mov	r3, r4
 800f492:	6864      	ldr	r4, [r4, #4]
 800f494:	e7ae      	b.n	800f3f4 <_malloc_r+0x34>
 800f496:	463c      	mov	r4, r7
 800f498:	687f      	ldr	r7, [r7, #4]
 800f49a:	e7b6      	b.n	800f40a <_malloc_r+0x4a>
 800f49c:	461a      	mov	r2, r3
 800f49e:	685b      	ldr	r3, [r3, #4]
 800f4a0:	42a3      	cmp	r3, r4
 800f4a2:	d1fb      	bne.n	800f49c <_malloc_r+0xdc>
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	6053      	str	r3, [r2, #4]
 800f4a8:	e7de      	b.n	800f468 <_malloc_r+0xa8>
 800f4aa:	230c      	movs	r3, #12
 800f4ac:	6033      	str	r3, [r6, #0]
 800f4ae:	4630      	mov	r0, r6
 800f4b0:	f000 f80c 	bl	800f4cc <__malloc_unlock>
 800f4b4:	e794      	b.n	800f3e0 <_malloc_r+0x20>
 800f4b6:	6005      	str	r5, [r0, #0]
 800f4b8:	e7d6      	b.n	800f468 <_malloc_r+0xa8>
 800f4ba:	bf00      	nop
 800f4bc:	20006314 	.word	0x20006314

0800f4c0 <__malloc_lock>:
 800f4c0:	4801      	ldr	r0, [pc, #4]	@ (800f4c8 <__malloc_lock+0x8>)
 800f4c2:	f000 ba9e 	b.w	800fa02 <__retarget_lock_acquire_recursive>
 800f4c6:	bf00      	nop
 800f4c8:	20006458 	.word	0x20006458

0800f4cc <__malloc_unlock>:
 800f4cc:	4801      	ldr	r0, [pc, #4]	@ (800f4d4 <__malloc_unlock+0x8>)
 800f4ce:	f000 ba99 	b.w	800fa04 <__retarget_lock_release_recursive>
 800f4d2:	bf00      	nop
 800f4d4:	20006458 	.word	0x20006458

0800f4d8 <std>:
 800f4d8:	2300      	movs	r3, #0
 800f4da:	b510      	push	{r4, lr}
 800f4dc:	4604      	mov	r4, r0
 800f4de:	e9c0 3300 	strd	r3, r3, [r0]
 800f4e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f4e6:	6083      	str	r3, [r0, #8]
 800f4e8:	8181      	strh	r1, [r0, #12]
 800f4ea:	6643      	str	r3, [r0, #100]	@ 0x64
 800f4ec:	81c2      	strh	r2, [r0, #14]
 800f4ee:	6183      	str	r3, [r0, #24]
 800f4f0:	4619      	mov	r1, r3
 800f4f2:	2208      	movs	r2, #8
 800f4f4:	305c      	adds	r0, #92	@ 0x5c
 800f4f6:	f000 f9e7 	bl	800f8c8 <memset>
 800f4fa:	4b0d      	ldr	r3, [pc, #52]	@ (800f530 <std+0x58>)
 800f4fc:	6263      	str	r3, [r4, #36]	@ 0x24
 800f4fe:	4b0d      	ldr	r3, [pc, #52]	@ (800f534 <std+0x5c>)
 800f500:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f502:	4b0d      	ldr	r3, [pc, #52]	@ (800f538 <std+0x60>)
 800f504:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f506:	4b0d      	ldr	r3, [pc, #52]	@ (800f53c <std+0x64>)
 800f508:	6323      	str	r3, [r4, #48]	@ 0x30
 800f50a:	4b0d      	ldr	r3, [pc, #52]	@ (800f540 <std+0x68>)
 800f50c:	6224      	str	r4, [r4, #32]
 800f50e:	429c      	cmp	r4, r3
 800f510:	d006      	beq.n	800f520 <std+0x48>
 800f512:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f516:	4294      	cmp	r4, r2
 800f518:	d002      	beq.n	800f520 <std+0x48>
 800f51a:	33d0      	adds	r3, #208	@ 0xd0
 800f51c:	429c      	cmp	r4, r3
 800f51e:	d105      	bne.n	800f52c <std+0x54>
 800f520:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f528:	f000 ba6a 	b.w	800fa00 <__retarget_lock_init_recursive>
 800f52c:	bd10      	pop	{r4, pc}
 800f52e:	bf00      	nop
 800f530:	0800f719 	.word	0x0800f719
 800f534:	0800f73b 	.word	0x0800f73b
 800f538:	0800f773 	.word	0x0800f773
 800f53c:	0800f797 	.word	0x0800f797
 800f540:	20006318 	.word	0x20006318

0800f544 <stdio_exit_handler>:
 800f544:	4a02      	ldr	r2, [pc, #8]	@ (800f550 <stdio_exit_handler+0xc>)
 800f546:	4903      	ldr	r1, [pc, #12]	@ (800f554 <stdio_exit_handler+0x10>)
 800f548:	4803      	ldr	r0, [pc, #12]	@ (800f558 <stdio_exit_handler+0x14>)
 800f54a:	f000 b869 	b.w	800f620 <_fwalk_sglue>
 800f54e:	bf00      	nop
 800f550:	20001944 	.word	0x20001944
 800f554:	0800fbc1 	.word	0x0800fbc1
 800f558:	20001954 	.word	0x20001954

0800f55c <cleanup_stdio>:
 800f55c:	6841      	ldr	r1, [r0, #4]
 800f55e:	4b0c      	ldr	r3, [pc, #48]	@ (800f590 <cleanup_stdio+0x34>)
 800f560:	4299      	cmp	r1, r3
 800f562:	b510      	push	{r4, lr}
 800f564:	4604      	mov	r4, r0
 800f566:	d001      	beq.n	800f56c <cleanup_stdio+0x10>
 800f568:	f000 fb2a 	bl	800fbc0 <_fflush_r>
 800f56c:	68a1      	ldr	r1, [r4, #8]
 800f56e:	4b09      	ldr	r3, [pc, #36]	@ (800f594 <cleanup_stdio+0x38>)
 800f570:	4299      	cmp	r1, r3
 800f572:	d002      	beq.n	800f57a <cleanup_stdio+0x1e>
 800f574:	4620      	mov	r0, r4
 800f576:	f000 fb23 	bl	800fbc0 <_fflush_r>
 800f57a:	68e1      	ldr	r1, [r4, #12]
 800f57c:	4b06      	ldr	r3, [pc, #24]	@ (800f598 <cleanup_stdio+0x3c>)
 800f57e:	4299      	cmp	r1, r3
 800f580:	d004      	beq.n	800f58c <cleanup_stdio+0x30>
 800f582:	4620      	mov	r0, r4
 800f584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f588:	f000 bb1a 	b.w	800fbc0 <_fflush_r>
 800f58c:	bd10      	pop	{r4, pc}
 800f58e:	bf00      	nop
 800f590:	20006318 	.word	0x20006318
 800f594:	20006380 	.word	0x20006380
 800f598:	200063e8 	.word	0x200063e8

0800f59c <global_stdio_init.part.0>:
 800f59c:	b510      	push	{r4, lr}
 800f59e:	4b0b      	ldr	r3, [pc, #44]	@ (800f5cc <global_stdio_init.part.0+0x30>)
 800f5a0:	4c0b      	ldr	r4, [pc, #44]	@ (800f5d0 <global_stdio_init.part.0+0x34>)
 800f5a2:	4a0c      	ldr	r2, [pc, #48]	@ (800f5d4 <global_stdio_init.part.0+0x38>)
 800f5a4:	601a      	str	r2, [r3, #0]
 800f5a6:	4620      	mov	r0, r4
 800f5a8:	2200      	movs	r2, #0
 800f5aa:	2104      	movs	r1, #4
 800f5ac:	f7ff ff94 	bl	800f4d8 <std>
 800f5b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f5b4:	2201      	movs	r2, #1
 800f5b6:	2109      	movs	r1, #9
 800f5b8:	f7ff ff8e 	bl	800f4d8 <std>
 800f5bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f5c0:	2202      	movs	r2, #2
 800f5c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f5c6:	2112      	movs	r1, #18
 800f5c8:	f7ff bf86 	b.w	800f4d8 <std>
 800f5cc:	20006450 	.word	0x20006450
 800f5d0:	20006318 	.word	0x20006318
 800f5d4:	0800f545 	.word	0x0800f545

0800f5d8 <__sfp_lock_acquire>:
 800f5d8:	4801      	ldr	r0, [pc, #4]	@ (800f5e0 <__sfp_lock_acquire+0x8>)
 800f5da:	f000 ba12 	b.w	800fa02 <__retarget_lock_acquire_recursive>
 800f5de:	bf00      	nop
 800f5e0:	20006459 	.word	0x20006459

0800f5e4 <__sfp_lock_release>:
 800f5e4:	4801      	ldr	r0, [pc, #4]	@ (800f5ec <__sfp_lock_release+0x8>)
 800f5e6:	f000 ba0d 	b.w	800fa04 <__retarget_lock_release_recursive>
 800f5ea:	bf00      	nop
 800f5ec:	20006459 	.word	0x20006459

0800f5f0 <__sinit>:
 800f5f0:	b510      	push	{r4, lr}
 800f5f2:	4604      	mov	r4, r0
 800f5f4:	f7ff fff0 	bl	800f5d8 <__sfp_lock_acquire>
 800f5f8:	6a23      	ldr	r3, [r4, #32]
 800f5fa:	b11b      	cbz	r3, 800f604 <__sinit+0x14>
 800f5fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f600:	f7ff bff0 	b.w	800f5e4 <__sfp_lock_release>
 800f604:	4b04      	ldr	r3, [pc, #16]	@ (800f618 <__sinit+0x28>)
 800f606:	6223      	str	r3, [r4, #32]
 800f608:	4b04      	ldr	r3, [pc, #16]	@ (800f61c <__sinit+0x2c>)
 800f60a:	681b      	ldr	r3, [r3, #0]
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d1f5      	bne.n	800f5fc <__sinit+0xc>
 800f610:	f7ff ffc4 	bl	800f59c <global_stdio_init.part.0>
 800f614:	e7f2      	b.n	800f5fc <__sinit+0xc>
 800f616:	bf00      	nop
 800f618:	0800f55d 	.word	0x0800f55d
 800f61c:	20006450 	.word	0x20006450

0800f620 <_fwalk_sglue>:
 800f620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f624:	4607      	mov	r7, r0
 800f626:	4688      	mov	r8, r1
 800f628:	4614      	mov	r4, r2
 800f62a:	2600      	movs	r6, #0
 800f62c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f630:	f1b9 0901 	subs.w	r9, r9, #1
 800f634:	d505      	bpl.n	800f642 <_fwalk_sglue+0x22>
 800f636:	6824      	ldr	r4, [r4, #0]
 800f638:	2c00      	cmp	r4, #0
 800f63a:	d1f7      	bne.n	800f62c <_fwalk_sglue+0xc>
 800f63c:	4630      	mov	r0, r6
 800f63e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f642:	89ab      	ldrh	r3, [r5, #12]
 800f644:	2b01      	cmp	r3, #1
 800f646:	d907      	bls.n	800f658 <_fwalk_sglue+0x38>
 800f648:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f64c:	3301      	adds	r3, #1
 800f64e:	d003      	beq.n	800f658 <_fwalk_sglue+0x38>
 800f650:	4629      	mov	r1, r5
 800f652:	4638      	mov	r0, r7
 800f654:	47c0      	blx	r8
 800f656:	4306      	orrs	r6, r0
 800f658:	3568      	adds	r5, #104	@ 0x68
 800f65a:	e7e9      	b.n	800f630 <_fwalk_sglue+0x10>

0800f65c <_puts_r>:
 800f65c:	6a03      	ldr	r3, [r0, #32]
 800f65e:	b570      	push	{r4, r5, r6, lr}
 800f660:	6884      	ldr	r4, [r0, #8]
 800f662:	4605      	mov	r5, r0
 800f664:	460e      	mov	r6, r1
 800f666:	b90b      	cbnz	r3, 800f66c <_puts_r+0x10>
 800f668:	f7ff ffc2 	bl	800f5f0 <__sinit>
 800f66c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f66e:	07db      	lsls	r3, r3, #31
 800f670:	d405      	bmi.n	800f67e <_puts_r+0x22>
 800f672:	89a3      	ldrh	r3, [r4, #12]
 800f674:	0598      	lsls	r0, r3, #22
 800f676:	d402      	bmi.n	800f67e <_puts_r+0x22>
 800f678:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f67a:	f000 f9c2 	bl	800fa02 <__retarget_lock_acquire_recursive>
 800f67e:	89a3      	ldrh	r3, [r4, #12]
 800f680:	0719      	lsls	r1, r3, #28
 800f682:	d502      	bpl.n	800f68a <_puts_r+0x2e>
 800f684:	6923      	ldr	r3, [r4, #16]
 800f686:	2b00      	cmp	r3, #0
 800f688:	d135      	bne.n	800f6f6 <_puts_r+0x9a>
 800f68a:	4621      	mov	r1, r4
 800f68c:	4628      	mov	r0, r5
 800f68e:	f000 f8c5 	bl	800f81c <__swsetup_r>
 800f692:	b380      	cbz	r0, 800f6f6 <_puts_r+0x9a>
 800f694:	f04f 35ff 	mov.w	r5, #4294967295
 800f698:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f69a:	07da      	lsls	r2, r3, #31
 800f69c:	d405      	bmi.n	800f6aa <_puts_r+0x4e>
 800f69e:	89a3      	ldrh	r3, [r4, #12]
 800f6a0:	059b      	lsls	r3, r3, #22
 800f6a2:	d402      	bmi.n	800f6aa <_puts_r+0x4e>
 800f6a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f6a6:	f000 f9ad 	bl	800fa04 <__retarget_lock_release_recursive>
 800f6aa:	4628      	mov	r0, r5
 800f6ac:	bd70      	pop	{r4, r5, r6, pc}
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	da04      	bge.n	800f6bc <_puts_r+0x60>
 800f6b2:	69a2      	ldr	r2, [r4, #24]
 800f6b4:	429a      	cmp	r2, r3
 800f6b6:	dc17      	bgt.n	800f6e8 <_puts_r+0x8c>
 800f6b8:	290a      	cmp	r1, #10
 800f6ba:	d015      	beq.n	800f6e8 <_puts_r+0x8c>
 800f6bc:	6823      	ldr	r3, [r4, #0]
 800f6be:	1c5a      	adds	r2, r3, #1
 800f6c0:	6022      	str	r2, [r4, #0]
 800f6c2:	7019      	strb	r1, [r3, #0]
 800f6c4:	68a3      	ldr	r3, [r4, #8]
 800f6c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f6ca:	3b01      	subs	r3, #1
 800f6cc:	60a3      	str	r3, [r4, #8]
 800f6ce:	2900      	cmp	r1, #0
 800f6d0:	d1ed      	bne.n	800f6ae <_puts_r+0x52>
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	da11      	bge.n	800f6fa <_puts_r+0x9e>
 800f6d6:	4622      	mov	r2, r4
 800f6d8:	210a      	movs	r1, #10
 800f6da:	4628      	mov	r0, r5
 800f6dc:	f000 f85f 	bl	800f79e <__swbuf_r>
 800f6e0:	3001      	adds	r0, #1
 800f6e2:	d0d7      	beq.n	800f694 <_puts_r+0x38>
 800f6e4:	250a      	movs	r5, #10
 800f6e6:	e7d7      	b.n	800f698 <_puts_r+0x3c>
 800f6e8:	4622      	mov	r2, r4
 800f6ea:	4628      	mov	r0, r5
 800f6ec:	f000 f857 	bl	800f79e <__swbuf_r>
 800f6f0:	3001      	adds	r0, #1
 800f6f2:	d1e7      	bne.n	800f6c4 <_puts_r+0x68>
 800f6f4:	e7ce      	b.n	800f694 <_puts_r+0x38>
 800f6f6:	3e01      	subs	r6, #1
 800f6f8:	e7e4      	b.n	800f6c4 <_puts_r+0x68>
 800f6fa:	6823      	ldr	r3, [r4, #0]
 800f6fc:	1c5a      	adds	r2, r3, #1
 800f6fe:	6022      	str	r2, [r4, #0]
 800f700:	220a      	movs	r2, #10
 800f702:	701a      	strb	r2, [r3, #0]
 800f704:	e7ee      	b.n	800f6e4 <_puts_r+0x88>
	...

0800f708 <puts>:
 800f708:	4b02      	ldr	r3, [pc, #8]	@ (800f714 <puts+0xc>)
 800f70a:	4601      	mov	r1, r0
 800f70c:	6818      	ldr	r0, [r3, #0]
 800f70e:	f7ff bfa5 	b.w	800f65c <_puts_r>
 800f712:	bf00      	nop
 800f714:	20001950 	.word	0x20001950

0800f718 <__sread>:
 800f718:	b510      	push	{r4, lr}
 800f71a:	460c      	mov	r4, r1
 800f71c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f720:	f000 f910 	bl	800f944 <_read_r>
 800f724:	2800      	cmp	r0, #0
 800f726:	bfab      	itete	ge
 800f728:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f72a:	89a3      	ldrhlt	r3, [r4, #12]
 800f72c:	181b      	addge	r3, r3, r0
 800f72e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f732:	bfac      	ite	ge
 800f734:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f736:	81a3      	strhlt	r3, [r4, #12]
 800f738:	bd10      	pop	{r4, pc}

0800f73a <__swrite>:
 800f73a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f73e:	461f      	mov	r7, r3
 800f740:	898b      	ldrh	r3, [r1, #12]
 800f742:	05db      	lsls	r3, r3, #23
 800f744:	4605      	mov	r5, r0
 800f746:	460c      	mov	r4, r1
 800f748:	4616      	mov	r6, r2
 800f74a:	d505      	bpl.n	800f758 <__swrite+0x1e>
 800f74c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f750:	2302      	movs	r3, #2
 800f752:	2200      	movs	r2, #0
 800f754:	f000 f8e4 	bl	800f920 <_lseek_r>
 800f758:	89a3      	ldrh	r3, [r4, #12]
 800f75a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f75e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f762:	81a3      	strh	r3, [r4, #12]
 800f764:	4632      	mov	r2, r6
 800f766:	463b      	mov	r3, r7
 800f768:	4628      	mov	r0, r5
 800f76a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f76e:	f000 b90b 	b.w	800f988 <_write_r>

0800f772 <__sseek>:
 800f772:	b510      	push	{r4, lr}
 800f774:	460c      	mov	r4, r1
 800f776:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f77a:	f000 f8d1 	bl	800f920 <_lseek_r>
 800f77e:	1c43      	adds	r3, r0, #1
 800f780:	89a3      	ldrh	r3, [r4, #12]
 800f782:	bf15      	itete	ne
 800f784:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f786:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f78a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f78e:	81a3      	strheq	r3, [r4, #12]
 800f790:	bf18      	it	ne
 800f792:	81a3      	strhne	r3, [r4, #12]
 800f794:	bd10      	pop	{r4, pc}

0800f796 <__sclose>:
 800f796:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f79a:	f000 b8b1 	b.w	800f900 <_close_r>

0800f79e <__swbuf_r>:
 800f79e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7a0:	460e      	mov	r6, r1
 800f7a2:	4614      	mov	r4, r2
 800f7a4:	4605      	mov	r5, r0
 800f7a6:	b118      	cbz	r0, 800f7b0 <__swbuf_r+0x12>
 800f7a8:	6a03      	ldr	r3, [r0, #32]
 800f7aa:	b90b      	cbnz	r3, 800f7b0 <__swbuf_r+0x12>
 800f7ac:	f7ff ff20 	bl	800f5f0 <__sinit>
 800f7b0:	69a3      	ldr	r3, [r4, #24]
 800f7b2:	60a3      	str	r3, [r4, #8]
 800f7b4:	89a3      	ldrh	r3, [r4, #12]
 800f7b6:	071a      	lsls	r2, r3, #28
 800f7b8:	d501      	bpl.n	800f7be <__swbuf_r+0x20>
 800f7ba:	6923      	ldr	r3, [r4, #16]
 800f7bc:	b943      	cbnz	r3, 800f7d0 <__swbuf_r+0x32>
 800f7be:	4621      	mov	r1, r4
 800f7c0:	4628      	mov	r0, r5
 800f7c2:	f000 f82b 	bl	800f81c <__swsetup_r>
 800f7c6:	b118      	cbz	r0, 800f7d0 <__swbuf_r+0x32>
 800f7c8:	f04f 37ff 	mov.w	r7, #4294967295
 800f7cc:	4638      	mov	r0, r7
 800f7ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f7d0:	6823      	ldr	r3, [r4, #0]
 800f7d2:	6922      	ldr	r2, [r4, #16]
 800f7d4:	1a98      	subs	r0, r3, r2
 800f7d6:	6963      	ldr	r3, [r4, #20]
 800f7d8:	b2f6      	uxtb	r6, r6
 800f7da:	4283      	cmp	r3, r0
 800f7dc:	4637      	mov	r7, r6
 800f7de:	dc05      	bgt.n	800f7ec <__swbuf_r+0x4e>
 800f7e0:	4621      	mov	r1, r4
 800f7e2:	4628      	mov	r0, r5
 800f7e4:	f000 f9ec 	bl	800fbc0 <_fflush_r>
 800f7e8:	2800      	cmp	r0, #0
 800f7ea:	d1ed      	bne.n	800f7c8 <__swbuf_r+0x2a>
 800f7ec:	68a3      	ldr	r3, [r4, #8]
 800f7ee:	3b01      	subs	r3, #1
 800f7f0:	60a3      	str	r3, [r4, #8]
 800f7f2:	6823      	ldr	r3, [r4, #0]
 800f7f4:	1c5a      	adds	r2, r3, #1
 800f7f6:	6022      	str	r2, [r4, #0]
 800f7f8:	701e      	strb	r6, [r3, #0]
 800f7fa:	6962      	ldr	r2, [r4, #20]
 800f7fc:	1c43      	adds	r3, r0, #1
 800f7fe:	429a      	cmp	r2, r3
 800f800:	d004      	beq.n	800f80c <__swbuf_r+0x6e>
 800f802:	89a3      	ldrh	r3, [r4, #12]
 800f804:	07db      	lsls	r3, r3, #31
 800f806:	d5e1      	bpl.n	800f7cc <__swbuf_r+0x2e>
 800f808:	2e0a      	cmp	r6, #10
 800f80a:	d1df      	bne.n	800f7cc <__swbuf_r+0x2e>
 800f80c:	4621      	mov	r1, r4
 800f80e:	4628      	mov	r0, r5
 800f810:	f000 f9d6 	bl	800fbc0 <_fflush_r>
 800f814:	2800      	cmp	r0, #0
 800f816:	d0d9      	beq.n	800f7cc <__swbuf_r+0x2e>
 800f818:	e7d6      	b.n	800f7c8 <__swbuf_r+0x2a>
	...

0800f81c <__swsetup_r>:
 800f81c:	b538      	push	{r3, r4, r5, lr}
 800f81e:	4b29      	ldr	r3, [pc, #164]	@ (800f8c4 <__swsetup_r+0xa8>)
 800f820:	4605      	mov	r5, r0
 800f822:	6818      	ldr	r0, [r3, #0]
 800f824:	460c      	mov	r4, r1
 800f826:	b118      	cbz	r0, 800f830 <__swsetup_r+0x14>
 800f828:	6a03      	ldr	r3, [r0, #32]
 800f82a:	b90b      	cbnz	r3, 800f830 <__swsetup_r+0x14>
 800f82c:	f7ff fee0 	bl	800f5f0 <__sinit>
 800f830:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f834:	0719      	lsls	r1, r3, #28
 800f836:	d422      	bmi.n	800f87e <__swsetup_r+0x62>
 800f838:	06da      	lsls	r2, r3, #27
 800f83a:	d407      	bmi.n	800f84c <__swsetup_r+0x30>
 800f83c:	2209      	movs	r2, #9
 800f83e:	602a      	str	r2, [r5, #0]
 800f840:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f844:	81a3      	strh	r3, [r4, #12]
 800f846:	f04f 30ff 	mov.w	r0, #4294967295
 800f84a:	e033      	b.n	800f8b4 <__swsetup_r+0x98>
 800f84c:	0758      	lsls	r0, r3, #29
 800f84e:	d512      	bpl.n	800f876 <__swsetup_r+0x5a>
 800f850:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f852:	b141      	cbz	r1, 800f866 <__swsetup_r+0x4a>
 800f854:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f858:	4299      	cmp	r1, r3
 800f85a:	d002      	beq.n	800f862 <__swsetup_r+0x46>
 800f85c:	4628      	mov	r0, r5
 800f85e:	f000 f8e1 	bl	800fa24 <_free_r>
 800f862:	2300      	movs	r3, #0
 800f864:	6363      	str	r3, [r4, #52]	@ 0x34
 800f866:	89a3      	ldrh	r3, [r4, #12]
 800f868:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f86c:	81a3      	strh	r3, [r4, #12]
 800f86e:	2300      	movs	r3, #0
 800f870:	6063      	str	r3, [r4, #4]
 800f872:	6923      	ldr	r3, [r4, #16]
 800f874:	6023      	str	r3, [r4, #0]
 800f876:	89a3      	ldrh	r3, [r4, #12]
 800f878:	f043 0308 	orr.w	r3, r3, #8
 800f87c:	81a3      	strh	r3, [r4, #12]
 800f87e:	6923      	ldr	r3, [r4, #16]
 800f880:	b94b      	cbnz	r3, 800f896 <__swsetup_r+0x7a>
 800f882:	89a3      	ldrh	r3, [r4, #12]
 800f884:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f888:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f88c:	d003      	beq.n	800f896 <__swsetup_r+0x7a>
 800f88e:	4621      	mov	r1, r4
 800f890:	4628      	mov	r0, r5
 800f892:	f000 f9e3 	bl	800fc5c <__smakebuf_r>
 800f896:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f89a:	f013 0201 	ands.w	r2, r3, #1
 800f89e:	d00a      	beq.n	800f8b6 <__swsetup_r+0x9a>
 800f8a0:	2200      	movs	r2, #0
 800f8a2:	60a2      	str	r2, [r4, #8]
 800f8a4:	6962      	ldr	r2, [r4, #20]
 800f8a6:	4252      	negs	r2, r2
 800f8a8:	61a2      	str	r2, [r4, #24]
 800f8aa:	6922      	ldr	r2, [r4, #16]
 800f8ac:	b942      	cbnz	r2, 800f8c0 <__swsetup_r+0xa4>
 800f8ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f8b2:	d1c5      	bne.n	800f840 <__swsetup_r+0x24>
 800f8b4:	bd38      	pop	{r3, r4, r5, pc}
 800f8b6:	0799      	lsls	r1, r3, #30
 800f8b8:	bf58      	it	pl
 800f8ba:	6962      	ldrpl	r2, [r4, #20]
 800f8bc:	60a2      	str	r2, [r4, #8]
 800f8be:	e7f4      	b.n	800f8aa <__swsetup_r+0x8e>
 800f8c0:	2000      	movs	r0, #0
 800f8c2:	e7f7      	b.n	800f8b4 <__swsetup_r+0x98>
 800f8c4:	20001950 	.word	0x20001950

0800f8c8 <memset>:
 800f8c8:	4402      	add	r2, r0
 800f8ca:	4603      	mov	r3, r0
 800f8cc:	4293      	cmp	r3, r2
 800f8ce:	d100      	bne.n	800f8d2 <memset+0xa>
 800f8d0:	4770      	bx	lr
 800f8d2:	f803 1b01 	strb.w	r1, [r3], #1
 800f8d6:	e7f9      	b.n	800f8cc <memset+0x4>

0800f8d8 <strncpy>:
 800f8d8:	b510      	push	{r4, lr}
 800f8da:	3901      	subs	r1, #1
 800f8dc:	4603      	mov	r3, r0
 800f8de:	b132      	cbz	r2, 800f8ee <strncpy+0x16>
 800f8e0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f8e4:	f803 4b01 	strb.w	r4, [r3], #1
 800f8e8:	3a01      	subs	r2, #1
 800f8ea:	2c00      	cmp	r4, #0
 800f8ec:	d1f7      	bne.n	800f8de <strncpy+0x6>
 800f8ee:	441a      	add	r2, r3
 800f8f0:	2100      	movs	r1, #0
 800f8f2:	4293      	cmp	r3, r2
 800f8f4:	d100      	bne.n	800f8f8 <strncpy+0x20>
 800f8f6:	bd10      	pop	{r4, pc}
 800f8f8:	f803 1b01 	strb.w	r1, [r3], #1
 800f8fc:	e7f9      	b.n	800f8f2 <strncpy+0x1a>
	...

0800f900 <_close_r>:
 800f900:	b538      	push	{r3, r4, r5, lr}
 800f902:	4d06      	ldr	r5, [pc, #24]	@ (800f91c <_close_r+0x1c>)
 800f904:	2300      	movs	r3, #0
 800f906:	4604      	mov	r4, r0
 800f908:	4608      	mov	r0, r1
 800f90a:	602b      	str	r3, [r5, #0]
 800f90c:	f7f6 fe89 	bl	8006622 <_close>
 800f910:	1c43      	adds	r3, r0, #1
 800f912:	d102      	bne.n	800f91a <_close_r+0x1a>
 800f914:	682b      	ldr	r3, [r5, #0]
 800f916:	b103      	cbz	r3, 800f91a <_close_r+0x1a>
 800f918:	6023      	str	r3, [r4, #0]
 800f91a:	bd38      	pop	{r3, r4, r5, pc}
 800f91c:	20006454 	.word	0x20006454

0800f920 <_lseek_r>:
 800f920:	b538      	push	{r3, r4, r5, lr}
 800f922:	4d07      	ldr	r5, [pc, #28]	@ (800f940 <_lseek_r+0x20>)
 800f924:	4604      	mov	r4, r0
 800f926:	4608      	mov	r0, r1
 800f928:	4611      	mov	r1, r2
 800f92a:	2200      	movs	r2, #0
 800f92c:	602a      	str	r2, [r5, #0]
 800f92e:	461a      	mov	r2, r3
 800f930:	f7f6 fe9e 	bl	8006670 <_lseek>
 800f934:	1c43      	adds	r3, r0, #1
 800f936:	d102      	bne.n	800f93e <_lseek_r+0x1e>
 800f938:	682b      	ldr	r3, [r5, #0]
 800f93a:	b103      	cbz	r3, 800f93e <_lseek_r+0x1e>
 800f93c:	6023      	str	r3, [r4, #0]
 800f93e:	bd38      	pop	{r3, r4, r5, pc}
 800f940:	20006454 	.word	0x20006454

0800f944 <_read_r>:
 800f944:	b538      	push	{r3, r4, r5, lr}
 800f946:	4d07      	ldr	r5, [pc, #28]	@ (800f964 <_read_r+0x20>)
 800f948:	4604      	mov	r4, r0
 800f94a:	4608      	mov	r0, r1
 800f94c:	4611      	mov	r1, r2
 800f94e:	2200      	movs	r2, #0
 800f950:	602a      	str	r2, [r5, #0]
 800f952:	461a      	mov	r2, r3
 800f954:	f7f6 fe2c 	bl	80065b0 <_read>
 800f958:	1c43      	adds	r3, r0, #1
 800f95a:	d102      	bne.n	800f962 <_read_r+0x1e>
 800f95c:	682b      	ldr	r3, [r5, #0]
 800f95e:	b103      	cbz	r3, 800f962 <_read_r+0x1e>
 800f960:	6023      	str	r3, [r4, #0]
 800f962:	bd38      	pop	{r3, r4, r5, pc}
 800f964:	20006454 	.word	0x20006454

0800f968 <_sbrk_r>:
 800f968:	b538      	push	{r3, r4, r5, lr}
 800f96a:	4d06      	ldr	r5, [pc, #24]	@ (800f984 <_sbrk_r+0x1c>)
 800f96c:	2300      	movs	r3, #0
 800f96e:	4604      	mov	r4, r0
 800f970:	4608      	mov	r0, r1
 800f972:	602b      	str	r3, [r5, #0]
 800f974:	f7f6 fe8a 	bl	800668c <_sbrk>
 800f978:	1c43      	adds	r3, r0, #1
 800f97a:	d102      	bne.n	800f982 <_sbrk_r+0x1a>
 800f97c:	682b      	ldr	r3, [r5, #0]
 800f97e:	b103      	cbz	r3, 800f982 <_sbrk_r+0x1a>
 800f980:	6023      	str	r3, [r4, #0]
 800f982:	bd38      	pop	{r3, r4, r5, pc}
 800f984:	20006454 	.word	0x20006454

0800f988 <_write_r>:
 800f988:	b538      	push	{r3, r4, r5, lr}
 800f98a:	4d07      	ldr	r5, [pc, #28]	@ (800f9a8 <_write_r+0x20>)
 800f98c:	4604      	mov	r4, r0
 800f98e:	4608      	mov	r0, r1
 800f990:	4611      	mov	r1, r2
 800f992:	2200      	movs	r2, #0
 800f994:	602a      	str	r2, [r5, #0]
 800f996:	461a      	mov	r2, r3
 800f998:	f7f6 fe27 	bl	80065ea <_write>
 800f99c:	1c43      	adds	r3, r0, #1
 800f99e:	d102      	bne.n	800f9a6 <_write_r+0x1e>
 800f9a0:	682b      	ldr	r3, [r5, #0]
 800f9a2:	b103      	cbz	r3, 800f9a6 <_write_r+0x1e>
 800f9a4:	6023      	str	r3, [r4, #0]
 800f9a6:	bd38      	pop	{r3, r4, r5, pc}
 800f9a8:	20006454 	.word	0x20006454

0800f9ac <__errno>:
 800f9ac:	4b01      	ldr	r3, [pc, #4]	@ (800f9b4 <__errno+0x8>)
 800f9ae:	6818      	ldr	r0, [r3, #0]
 800f9b0:	4770      	bx	lr
 800f9b2:	bf00      	nop
 800f9b4:	20001950 	.word	0x20001950

0800f9b8 <__libc_init_array>:
 800f9b8:	b570      	push	{r4, r5, r6, lr}
 800f9ba:	4d0d      	ldr	r5, [pc, #52]	@ (800f9f0 <__libc_init_array+0x38>)
 800f9bc:	4c0d      	ldr	r4, [pc, #52]	@ (800f9f4 <__libc_init_array+0x3c>)
 800f9be:	1b64      	subs	r4, r4, r5
 800f9c0:	10a4      	asrs	r4, r4, #2
 800f9c2:	2600      	movs	r6, #0
 800f9c4:	42a6      	cmp	r6, r4
 800f9c6:	d109      	bne.n	800f9dc <__libc_init_array+0x24>
 800f9c8:	4d0b      	ldr	r5, [pc, #44]	@ (800f9f8 <__libc_init_array+0x40>)
 800f9ca:	4c0c      	ldr	r4, [pc, #48]	@ (800f9fc <__libc_init_array+0x44>)
 800f9cc:	f000 f9a4 	bl	800fd18 <_init>
 800f9d0:	1b64      	subs	r4, r4, r5
 800f9d2:	10a4      	asrs	r4, r4, #2
 800f9d4:	2600      	movs	r6, #0
 800f9d6:	42a6      	cmp	r6, r4
 800f9d8:	d105      	bne.n	800f9e6 <__libc_init_array+0x2e>
 800f9da:	bd70      	pop	{r4, r5, r6, pc}
 800f9dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800f9e0:	4798      	blx	r3
 800f9e2:	3601      	adds	r6, #1
 800f9e4:	e7ee      	b.n	800f9c4 <__libc_init_array+0xc>
 800f9e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800f9ea:	4798      	blx	r3
 800f9ec:	3601      	adds	r6, #1
 800f9ee:	e7f2      	b.n	800f9d6 <__libc_init_array+0x1e>
 800f9f0:	08011380 	.word	0x08011380
 800f9f4:	08011380 	.word	0x08011380
 800f9f8:	08011380 	.word	0x08011380
 800f9fc:	08011384 	.word	0x08011384

0800fa00 <__retarget_lock_init_recursive>:
 800fa00:	4770      	bx	lr

0800fa02 <__retarget_lock_acquire_recursive>:
 800fa02:	4770      	bx	lr

0800fa04 <__retarget_lock_release_recursive>:
 800fa04:	4770      	bx	lr

0800fa06 <memcpy>:
 800fa06:	440a      	add	r2, r1
 800fa08:	4291      	cmp	r1, r2
 800fa0a:	f100 33ff 	add.w	r3, r0, #4294967295
 800fa0e:	d100      	bne.n	800fa12 <memcpy+0xc>
 800fa10:	4770      	bx	lr
 800fa12:	b510      	push	{r4, lr}
 800fa14:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fa18:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fa1c:	4291      	cmp	r1, r2
 800fa1e:	d1f9      	bne.n	800fa14 <memcpy+0xe>
 800fa20:	bd10      	pop	{r4, pc}
	...

0800fa24 <_free_r>:
 800fa24:	b538      	push	{r3, r4, r5, lr}
 800fa26:	4605      	mov	r5, r0
 800fa28:	2900      	cmp	r1, #0
 800fa2a:	d041      	beq.n	800fab0 <_free_r+0x8c>
 800fa2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fa30:	1f0c      	subs	r4, r1, #4
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	bfb8      	it	lt
 800fa36:	18e4      	addlt	r4, r4, r3
 800fa38:	f7ff fd42 	bl	800f4c0 <__malloc_lock>
 800fa3c:	4a1d      	ldr	r2, [pc, #116]	@ (800fab4 <_free_r+0x90>)
 800fa3e:	6813      	ldr	r3, [r2, #0]
 800fa40:	b933      	cbnz	r3, 800fa50 <_free_r+0x2c>
 800fa42:	6063      	str	r3, [r4, #4]
 800fa44:	6014      	str	r4, [r2, #0]
 800fa46:	4628      	mov	r0, r5
 800fa48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fa4c:	f7ff bd3e 	b.w	800f4cc <__malloc_unlock>
 800fa50:	42a3      	cmp	r3, r4
 800fa52:	d908      	bls.n	800fa66 <_free_r+0x42>
 800fa54:	6820      	ldr	r0, [r4, #0]
 800fa56:	1821      	adds	r1, r4, r0
 800fa58:	428b      	cmp	r3, r1
 800fa5a:	bf01      	itttt	eq
 800fa5c:	6819      	ldreq	r1, [r3, #0]
 800fa5e:	685b      	ldreq	r3, [r3, #4]
 800fa60:	1809      	addeq	r1, r1, r0
 800fa62:	6021      	streq	r1, [r4, #0]
 800fa64:	e7ed      	b.n	800fa42 <_free_r+0x1e>
 800fa66:	461a      	mov	r2, r3
 800fa68:	685b      	ldr	r3, [r3, #4]
 800fa6a:	b10b      	cbz	r3, 800fa70 <_free_r+0x4c>
 800fa6c:	42a3      	cmp	r3, r4
 800fa6e:	d9fa      	bls.n	800fa66 <_free_r+0x42>
 800fa70:	6811      	ldr	r1, [r2, #0]
 800fa72:	1850      	adds	r0, r2, r1
 800fa74:	42a0      	cmp	r0, r4
 800fa76:	d10b      	bne.n	800fa90 <_free_r+0x6c>
 800fa78:	6820      	ldr	r0, [r4, #0]
 800fa7a:	4401      	add	r1, r0
 800fa7c:	1850      	adds	r0, r2, r1
 800fa7e:	4283      	cmp	r3, r0
 800fa80:	6011      	str	r1, [r2, #0]
 800fa82:	d1e0      	bne.n	800fa46 <_free_r+0x22>
 800fa84:	6818      	ldr	r0, [r3, #0]
 800fa86:	685b      	ldr	r3, [r3, #4]
 800fa88:	6053      	str	r3, [r2, #4]
 800fa8a:	4408      	add	r0, r1
 800fa8c:	6010      	str	r0, [r2, #0]
 800fa8e:	e7da      	b.n	800fa46 <_free_r+0x22>
 800fa90:	d902      	bls.n	800fa98 <_free_r+0x74>
 800fa92:	230c      	movs	r3, #12
 800fa94:	602b      	str	r3, [r5, #0]
 800fa96:	e7d6      	b.n	800fa46 <_free_r+0x22>
 800fa98:	6820      	ldr	r0, [r4, #0]
 800fa9a:	1821      	adds	r1, r4, r0
 800fa9c:	428b      	cmp	r3, r1
 800fa9e:	bf04      	itt	eq
 800faa0:	6819      	ldreq	r1, [r3, #0]
 800faa2:	685b      	ldreq	r3, [r3, #4]
 800faa4:	6063      	str	r3, [r4, #4]
 800faa6:	bf04      	itt	eq
 800faa8:	1809      	addeq	r1, r1, r0
 800faaa:	6021      	streq	r1, [r4, #0]
 800faac:	6054      	str	r4, [r2, #4]
 800faae:	e7ca      	b.n	800fa46 <_free_r+0x22>
 800fab0:	bd38      	pop	{r3, r4, r5, pc}
 800fab2:	bf00      	nop
 800fab4:	20006314 	.word	0x20006314

0800fab8 <__sflush_r>:
 800fab8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fabc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fac0:	0716      	lsls	r6, r2, #28
 800fac2:	4605      	mov	r5, r0
 800fac4:	460c      	mov	r4, r1
 800fac6:	d454      	bmi.n	800fb72 <__sflush_r+0xba>
 800fac8:	684b      	ldr	r3, [r1, #4]
 800faca:	2b00      	cmp	r3, #0
 800facc:	dc02      	bgt.n	800fad4 <__sflush_r+0x1c>
 800face:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	dd48      	ble.n	800fb66 <__sflush_r+0xae>
 800fad4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fad6:	2e00      	cmp	r6, #0
 800fad8:	d045      	beq.n	800fb66 <__sflush_r+0xae>
 800fada:	2300      	movs	r3, #0
 800fadc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fae0:	682f      	ldr	r7, [r5, #0]
 800fae2:	6a21      	ldr	r1, [r4, #32]
 800fae4:	602b      	str	r3, [r5, #0]
 800fae6:	d030      	beq.n	800fb4a <__sflush_r+0x92>
 800fae8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800faea:	89a3      	ldrh	r3, [r4, #12]
 800faec:	0759      	lsls	r1, r3, #29
 800faee:	d505      	bpl.n	800fafc <__sflush_r+0x44>
 800faf0:	6863      	ldr	r3, [r4, #4]
 800faf2:	1ad2      	subs	r2, r2, r3
 800faf4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800faf6:	b10b      	cbz	r3, 800fafc <__sflush_r+0x44>
 800faf8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fafa:	1ad2      	subs	r2, r2, r3
 800fafc:	2300      	movs	r3, #0
 800fafe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fb00:	6a21      	ldr	r1, [r4, #32]
 800fb02:	4628      	mov	r0, r5
 800fb04:	47b0      	blx	r6
 800fb06:	1c43      	adds	r3, r0, #1
 800fb08:	89a3      	ldrh	r3, [r4, #12]
 800fb0a:	d106      	bne.n	800fb1a <__sflush_r+0x62>
 800fb0c:	6829      	ldr	r1, [r5, #0]
 800fb0e:	291d      	cmp	r1, #29
 800fb10:	d82b      	bhi.n	800fb6a <__sflush_r+0xb2>
 800fb12:	4a2a      	ldr	r2, [pc, #168]	@ (800fbbc <__sflush_r+0x104>)
 800fb14:	40ca      	lsrs	r2, r1
 800fb16:	07d6      	lsls	r6, r2, #31
 800fb18:	d527      	bpl.n	800fb6a <__sflush_r+0xb2>
 800fb1a:	2200      	movs	r2, #0
 800fb1c:	6062      	str	r2, [r4, #4]
 800fb1e:	04d9      	lsls	r1, r3, #19
 800fb20:	6922      	ldr	r2, [r4, #16]
 800fb22:	6022      	str	r2, [r4, #0]
 800fb24:	d504      	bpl.n	800fb30 <__sflush_r+0x78>
 800fb26:	1c42      	adds	r2, r0, #1
 800fb28:	d101      	bne.n	800fb2e <__sflush_r+0x76>
 800fb2a:	682b      	ldr	r3, [r5, #0]
 800fb2c:	b903      	cbnz	r3, 800fb30 <__sflush_r+0x78>
 800fb2e:	6560      	str	r0, [r4, #84]	@ 0x54
 800fb30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fb32:	602f      	str	r7, [r5, #0]
 800fb34:	b1b9      	cbz	r1, 800fb66 <__sflush_r+0xae>
 800fb36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fb3a:	4299      	cmp	r1, r3
 800fb3c:	d002      	beq.n	800fb44 <__sflush_r+0x8c>
 800fb3e:	4628      	mov	r0, r5
 800fb40:	f7ff ff70 	bl	800fa24 <_free_r>
 800fb44:	2300      	movs	r3, #0
 800fb46:	6363      	str	r3, [r4, #52]	@ 0x34
 800fb48:	e00d      	b.n	800fb66 <__sflush_r+0xae>
 800fb4a:	2301      	movs	r3, #1
 800fb4c:	4628      	mov	r0, r5
 800fb4e:	47b0      	blx	r6
 800fb50:	4602      	mov	r2, r0
 800fb52:	1c50      	adds	r0, r2, #1
 800fb54:	d1c9      	bne.n	800faea <__sflush_r+0x32>
 800fb56:	682b      	ldr	r3, [r5, #0]
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d0c6      	beq.n	800faea <__sflush_r+0x32>
 800fb5c:	2b1d      	cmp	r3, #29
 800fb5e:	d001      	beq.n	800fb64 <__sflush_r+0xac>
 800fb60:	2b16      	cmp	r3, #22
 800fb62:	d11e      	bne.n	800fba2 <__sflush_r+0xea>
 800fb64:	602f      	str	r7, [r5, #0]
 800fb66:	2000      	movs	r0, #0
 800fb68:	e022      	b.n	800fbb0 <__sflush_r+0xf8>
 800fb6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb6e:	b21b      	sxth	r3, r3
 800fb70:	e01b      	b.n	800fbaa <__sflush_r+0xf2>
 800fb72:	690f      	ldr	r7, [r1, #16]
 800fb74:	2f00      	cmp	r7, #0
 800fb76:	d0f6      	beq.n	800fb66 <__sflush_r+0xae>
 800fb78:	0793      	lsls	r3, r2, #30
 800fb7a:	680e      	ldr	r6, [r1, #0]
 800fb7c:	bf08      	it	eq
 800fb7e:	694b      	ldreq	r3, [r1, #20]
 800fb80:	600f      	str	r7, [r1, #0]
 800fb82:	bf18      	it	ne
 800fb84:	2300      	movne	r3, #0
 800fb86:	eba6 0807 	sub.w	r8, r6, r7
 800fb8a:	608b      	str	r3, [r1, #8]
 800fb8c:	f1b8 0f00 	cmp.w	r8, #0
 800fb90:	dde9      	ble.n	800fb66 <__sflush_r+0xae>
 800fb92:	6a21      	ldr	r1, [r4, #32]
 800fb94:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fb96:	4643      	mov	r3, r8
 800fb98:	463a      	mov	r2, r7
 800fb9a:	4628      	mov	r0, r5
 800fb9c:	47b0      	blx	r6
 800fb9e:	2800      	cmp	r0, #0
 800fba0:	dc08      	bgt.n	800fbb4 <__sflush_r+0xfc>
 800fba2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fba6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fbaa:	81a3      	strh	r3, [r4, #12]
 800fbac:	f04f 30ff 	mov.w	r0, #4294967295
 800fbb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbb4:	4407      	add	r7, r0
 800fbb6:	eba8 0800 	sub.w	r8, r8, r0
 800fbba:	e7e7      	b.n	800fb8c <__sflush_r+0xd4>
 800fbbc:	20400001 	.word	0x20400001

0800fbc0 <_fflush_r>:
 800fbc0:	b538      	push	{r3, r4, r5, lr}
 800fbc2:	690b      	ldr	r3, [r1, #16]
 800fbc4:	4605      	mov	r5, r0
 800fbc6:	460c      	mov	r4, r1
 800fbc8:	b913      	cbnz	r3, 800fbd0 <_fflush_r+0x10>
 800fbca:	2500      	movs	r5, #0
 800fbcc:	4628      	mov	r0, r5
 800fbce:	bd38      	pop	{r3, r4, r5, pc}
 800fbd0:	b118      	cbz	r0, 800fbda <_fflush_r+0x1a>
 800fbd2:	6a03      	ldr	r3, [r0, #32]
 800fbd4:	b90b      	cbnz	r3, 800fbda <_fflush_r+0x1a>
 800fbd6:	f7ff fd0b 	bl	800f5f0 <__sinit>
 800fbda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d0f3      	beq.n	800fbca <_fflush_r+0xa>
 800fbe2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fbe4:	07d0      	lsls	r0, r2, #31
 800fbe6:	d404      	bmi.n	800fbf2 <_fflush_r+0x32>
 800fbe8:	0599      	lsls	r1, r3, #22
 800fbea:	d402      	bmi.n	800fbf2 <_fflush_r+0x32>
 800fbec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fbee:	f7ff ff08 	bl	800fa02 <__retarget_lock_acquire_recursive>
 800fbf2:	4628      	mov	r0, r5
 800fbf4:	4621      	mov	r1, r4
 800fbf6:	f7ff ff5f 	bl	800fab8 <__sflush_r>
 800fbfa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fbfc:	07da      	lsls	r2, r3, #31
 800fbfe:	4605      	mov	r5, r0
 800fc00:	d4e4      	bmi.n	800fbcc <_fflush_r+0xc>
 800fc02:	89a3      	ldrh	r3, [r4, #12]
 800fc04:	059b      	lsls	r3, r3, #22
 800fc06:	d4e1      	bmi.n	800fbcc <_fflush_r+0xc>
 800fc08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fc0a:	f7ff fefb 	bl	800fa04 <__retarget_lock_release_recursive>
 800fc0e:	e7dd      	b.n	800fbcc <_fflush_r+0xc>

0800fc10 <__swhatbuf_r>:
 800fc10:	b570      	push	{r4, r5, r6, lr}
 800fc12:	460c      	mov	r4, r1
 800fc14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc18:	2900      	cmp	r1, #0
 800fc1a:	b096      	sub	sp, #88	@ 0x58
 800fc1c:	4615      	mov	r5, r2
 800fc1e:	461e      	mov	r6, r3
 800fc20:	da0d      	bge.n	800fc3e <__swhatbuf_r+0x2e>
 800fc22:	89a3      	ldrh	r3, [r4, #12]
 800fc24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fc28:	f04f 0100 	mov.w	r1, #0
 800fc2c:	bf14      	ite	ne
 800fc2e:	2340      	movne	r3, #64	@ 0x40
 800fc30:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fc34:	2000      	movs	r0, #0
 800fc36:	6031      	str	r1, [r6, #0]
 800fc38:	602b      	str	r3, [r5, #0]
 800fc3a:	b016      	add	sp, #88	@ 0x58
 800fc3c:	bd70      	pop	{r4, r5, r6, pc}
 800fc3e:	466a      	mov	r2, sp
 800fc40:	f000 f848 	bl	800fcd4 <_fstat_r>
 800fc44:	2800      	cmp	r0, #0
 800fc46:	dbec      	blt.n	800fc22 <__swhatbuf_r+0x12>
 800fc48:	9901      	ldr	r1, [sp, #4]
 800fc4a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fc4e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fc52:	4259      	negs	r1, r3
 800fc54:	4159      	adcs	r1, r3
 800fc56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fc5a:	e7eb      	b.n	800fc34 <__swhatbuf_r+0x24>

0800fc5c <__smakebuf_r>:
 800fc5c:	898b      	ldrh	r3, [r1, #12]
 800fc5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc60:	079d      	lsls	r5, r3, #30
 800fc62:	4606      	mov	r6, r0
 800fc64:	460c      	mov	r4, r1
 800fc66:	d507      	bpl.n	800fc78 <__smakebuf_r+0x1c>
 800fc68:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fc6c:	6023      	str	r3, [r4, #0]
 800fc6e:	6123      	str	r3, [r4, #16]
 800fc70:	2301      	movs	r3, #1
 800fc72:	6163      	str	r3, [r4, #20]
 800fc74:	b003      	add	sp, #12
 800fc76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc78:	ab01      	add	r3, sp, #4
 800fc7a:	466a      	mov	r2, sp
 800fc7c:	f7ff ffc8 	bl	800fc10 <__swhatbuf_r>
 800fc80:	9f00      	ldr	r7, [sp, #0]
 800fc82:	4605      	mov	r5, r0
 800fc84:	4639      	mov	r1, r7
 800fc86:	4630      	mov	r0, r6
 800fc88:	f7ff fb9a 	bl	800f3c0 <_malloc_r>
 800fc8c:	b948      	cbnz	r0, 800fca2 <__smakebuf_r+0x46>
 800fc8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc92:	059a      	lsls	r2, r3, #22
 800fc94:	d4ee      	bmi.n	800fc74 <__smakebuf_r+0x18>
 800fc96:	f023 0303 	bic.w	r3, r3, #3
 800fc9a:	f043 0302 	orr.w	r3, r3, #2
 800fc9e:	81a3      	strh	r3, [r4, #12]
 800fca0:	e7e2      	b.n	800fc68 <__smakebuf_r+0xc>
 800fca2:	89a3      	ldrh	r3, [r4, #12]
 800fca4:	6020      	str	r0, [r4, #0]
 800fca6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fcaa:	81a3      	strh	r3, [r4, #12]
 800fcac:	9b01      	ldr	r3, [sp, #4]
 800fcae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fcb2:	b15b      	cbz	r3, 800fccc <__smakebuf_r+0x70>
 800fcb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fcb8:	4630      	mov	r0, r6
 800fcba:	f000 f81d 	bl	800fcf8 <_isatty_r>
 800fcbe:	b128      	cbz	r0, 800fccc <__smakebuf_r+0x70>
 800fcc0:	89a3      	ldrh	r3, [r4, #12]
 800fcc2:	f023 0303 	bic.w	r3, r3, #3
 800fcc6:	f043 0301 	orr.w	r3, r3, #1
 800fcca:	81a3      	strh	r3, [r4, #12]
 800fccc:	89a3      	ldrh	r3, [r4, #12]
 800fcce:	431d      	orrs	r5, r3
 800fcd0:	81a5      	strh	r5, [r4, #12]
 800fcd2:	e7cf      	b.n	800fc74 <__smakebuf_r+0x18>

0800fcd4 <_fstat_r>:
 800fcd4:	b538      	push	{r3, r4, r5, lr}
 800fcd6:	4d07      	ldr	r5, [pc, #28]	@ (800fcf4 <_fstat_r+0x20>)
 800fcd8:	2300      	movs	r3, #0
 800fcda:	4604      	mov	r4, r0
 800fcdc:	4608      	mov	r0, r1
 800fcde:	4611      	mov	r1, r2
 800fce0:	602b      	str	r3, [r5, #0]
 800fce2:	f7f6 fcaa 	bl	800663a <_fstat>
 800fce6:	1c43      	adds	r3, r0, #1
 800fce8:	d102      	bne.n	800fcf0 <_fstat_r+0x1c>
 800fcea:	682b      	ldr	r3, [r5, #0]
 800fcec:	b103      	cbz	r3, 800fcf0 <_fstat_r+0x1c>
 800fcee:	6023      	str	r3, [r4, #0]
 800fcf0:	bd38      	pop	{r3, r4, r5, pc}
 800fcf2:	bf00      	nop
 800fcf4:	20006454 	.word	0x20006454

0800fcf8 <_isatty_r>:
 800fcf8:	b538      	push	{r3, r4, r5, lr}
 800fcfa:	4d06      	ldr	r5, [pc, #24]	@ (800fd14 <_isatty_r+0x1c>)
 800fcfc:	2300      	movs	r3, #0
 800fcfe:	4604      	mov	r4, r0
 800fd00:	4608      	mov	r0, r1
 800fd02:	602b      	str	r3, [r5, #0]
 800fd04:	f7f6 fca9 	bl	800665a <_isatty>
 800fd08:	1c43      	adds	r3, r0, #1
 800fd0a:	d102      	bne.n	800fd12 <_isatty_r+0x1a>
 800fd0c:	682b      	ldr	r3, [r5, #0]
 800fd0e:	b103      	cbz	r3, 800fd12 <_isatty_r+0x1a>
 800fd10:	6023      	str	r3, [r4, #0]
 800fd12:	bd38      	pop	{r3, r4, r5, pc}
 800fd14:	20006454 	.word	0x20006454

0800fd18 <_init>:
 800fd18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd1a:	bf00      	nop
 800fd1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd1e:	bc08      	pop	{r3}
 800fd20:	469e      	mov	lr, r3
 800fd22:	4770      	bx	lr

0800fd24 <_fini>:
 800fd24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd26:	bf00      	nop
 800fd28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd2a:	bc08      	pop	{r3}
 800fd2c:	469e      	mov	lr, r3
 800fd2e:	4770      	bx	lr
