// Seed: 3108405264
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input tri id_2,
    input wire id_3,
    output tri1 id_4,
    output uwire id_5,
    output tri0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    output tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12,
    input uwire id_13,
    input wor id_14,
    input tri id_15,
    input tri id_16,
    input supply0 id_17,
    output tri0 void id_18,
    input tri0 id_19,
    output supply1 id_20,
    input tri0 id_21,
    input tri0 id_22,
    input wand id_23,
    output wand id_24,
    input tri0 id_25
);
  assign id_6 = 1;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    input tri id_2
);
  wire id_4;
  module_0(
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2
  );
  assign id_1 = 1;
  wire id_5;
endmodule
