{"sha": "faa542268c86dcaebfd6f988f47c95b8005445bd", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZmFhNTQyMjY4Yzg2ZGNhZWJmZDZmOTg4ZjQ3Yzk1YjgwMDU0NDViZA==", "commit": {"author": {"name": "Renlin Li", "email": "renlin.li@arm.com", "date": "2014-12-11T17:30:39Z"}, "committer": {"name": "Renlin Li", "email": "renlin@gcc.gnu.org", "date": "2014-12-11T17:30:39Z"}, "message": "[AArch64]Use AARCH64_FL_FPSIMD flags for all cores in aarch64-cores.def\n\ngcc/\n\n2014-12-11  Renlin Li  <renlin.li@arm.com>\n\n\t* config/aarch64/aarch64-cores.def: Change all AARCH64_FL_FPSIMD to\n\tAARCH64_FL_FOR_ARCH8.\n\t* config/aarch64/aarch64.c (all_cores): Use FLAGS from\n\taarch64-cores.def file only.\n\nFrom-SVN: r218635", "tree": {"sha": "40ef8512a41c1b5abceb4a20990827eb44078a52", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/40ef8512a41c1b5abceb4a20990827eb44078a52"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/faa542268c86dcaebfd6f988f47c95b8005445bd", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/faa542268c86dcaebfd6f988f47c95b8005445bd", "html_url": "https://github.com/Rust-GCC/gccrs/commit/faa542268c86dcaebfd6f988f47c95b8005445bd", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/faa542268c86dcaebfd6f988f47c95b8005445bd/comments", "author": null, "committer": null, "parents": [{"sha": "d17271de7f98ec782324307a8840f531831c4509", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d17271de7f98ec782324307a8840f531831c4509", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d17271de7f98ec782324307a8840f531831c4509"}], "stats": {"total": 21, "additions": 13, "deletions": 8}, "files": [{"sha": "533828f413fec523417000fa6373e77a190d0099", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/faa542268c86dcaebfd6f988f47c95b8005445bd/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/faa542268c86dcaebfd6f988f47c95b8005445bd/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=faa542268c86dcaebfd6f988f47c95b8005445bd", "patch": "@@ -1,3 +1,10 @@\n+2014-12-11  Renlin Li  <renlin.li@arm.com>\n+\n+\t* config/aarch64/aarch64-cores.def: Change all AARCH64_FL_FPSIMD to\n+\tAARCH64_FL_FOR_ARCH8.\n+\t* config/aarch64/aarch64.c (all_cores): Use FLAGS from\n+\taarch64-cores.def file only.\n+\n 2014-12-11  Manuel L\u00f3pez-Ib\u00e1\u00f1ez  <manu@gcc.gnu.org>\n \n \tPR fortran/44054"}, {"sha": "110b41f0190e6ad535a87293e7a2818f3b7341c6", "filename": "gcc/config/aarch64/aarch64-cores.def", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/faa542268c86dcaebfd6f988f47c95b8005445bd/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/faa542268c86dcaebfd6f988f47c95b8005445bd/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def?ref=faa542268c86dcaebfd6f988f47c95b8005445bd", "patch": "@@ -34,10 +34,10 @@\n \n /* V8 Architecture Processors.  */\n \n-AARCH64_CORE(\"cortex-a53\",  cortexa53, cortexa53, 8,  AARCH64_FL_FPSIMD | AARCH64_FL_CRC, cortexa53)\n-AARCH64_CORE(\"cortex-a57\",  cortexa15, cortexa15, 8,  AARCH64_FL_FPSIMD | AARCH64_FL_CRC, cortexa57)\n-AARCH64_CORE(\"thunderx\",    thunderx,  thunderx, 8,  AARCH64_FL_FPSIMD | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, thunderx)\n+AARCH64_CORE(\"cortex-a53\",  cortexa53, cortexa53, 8,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC, cortexa53)\n+AARCH64_CORE(\"cortex-a57\",  cortexa15, cortexa15, 8,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC, cortexa57)\n+AARCH64_CORE(\"thunderx\",    thunderx,  thunderx, 8,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC | AARCH64_FL_CRYPTO, thunderx)\n \n /* V8 big.LITTLE implementations.  */\n \n-AARCH64_CORE(\"cortex-a57.cortex-a53\",  cortexa57cortexa53, cortexa53, 8,  AARCH64_FL_FPSIMD | AARCH64_FL_CRC, cortexa57)\n+AARCH64_CORE(\"cortex-a57.cortex-a53\",  cortexa57cortexa53, cortexa53, 8,  AARCH64_FL_FOR_ARCH8 | AARCH64_FL_CRC, cortexa57)"}, {"sha": "e1d1ad4b526576388a9e1c025dff0914e142b95b", "filename": "gcc/config/aarch64/aarch64.c", "status": "modified", "additions": 2, "deletions": 4, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/faa542268c86dcaebfd6f988f47c95b8005445bd/gcc%2Fconfig%2Faarch64%2Faarch64.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/faa542268c86dcaebfd6f988f47c95b8005445bd/gcc%2Fconfig%2Faarch64%2Faarch64.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.c?ref=faa542268c86dcaebfd6f988f47c95b8005445bd", "patch": "@@ -387,12 +387,10 @@ struct processor\n static const struct processor all_cores[] =\n {\n #define AARCH64_CORE(NAME, IDENT, SCHED, ARCH, FLAGS, COSTS) \\\n-  {NAME, SCHED, #ARCH, ARCH,\\\n-    FLAGS | AARCH64_FL_FOR_ARCH##ARCH, &COSTS##_tunings},\n+  {NAME, SCHED, #ARCH, ARCH, FLAGS, &COSTS##_tunings},\n #include \"aarch64-cores.def\"\n #undef AARCH64_CORE\n-  {\"generic\", cortexa53, \"8\", 8,\\\n-    AARCH64_FL_FPSIMD | AARCH64_FL_FOR_ARCH8, &generic_tunings},\n+  {\"generic\", cortexa53, \"8\", 8, AARCH64_FL_FOR_ARCH8, &generic_tunings},\n   {NULL, aarch64_none, NULL, 0, 0, NULL}\n };\n "}]}