[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  15058       tick       2774846       1189055       1139017       2774846 
      2  15058       tick       5212768       2367053       2351150       5212768 
      3  15058       tick       5196095       2359694       2337073       5196095 
      4  15058       tick       5190919       2358550       2338438       5190919 
      5  15058       tick       5204348       2360690       2342749       5204348 
      6  15058       tick       5196884       2361185       2342854       5196884 
      7  15058       tick       5194623       2360788       2342292       5194623 
      8  15058       tick       5192238       2359729       2342976       5192238 
      9  15058       tick       5193709       2360462       2344958       5193709 
     10  15058       tick       5098374       2314874       2295758       5098374 
     11  15058       tick       5282457       2398874       2374856       5282457 
     12  15058       tick       5192396       2359207       2343301       5192396 
     13  15058       tick       5191495       2359405       2339774       5191495 
     14  15058       tick       5189561       2358498       2337255       5189561 
     15  15058       tick       5194376       2360008       2340305       5194376 
     16  15058       tick       5191297       2358699       2340106       5191297 
     17  15058       tick       5202720       2361638       2343117       5202720 
     18  15058       tick       5186940       2358085       2337288       5186940 
     19  15058       tick       5197768       2359320       2339784       5197768 
     20  15058       exit       3145571       1429379       1416740       3145571 
