--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\silis\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Dinosaurio.twx Dinosaurio.ncd -o Dinosaurio.twr
Dinosaurio.pcf -ucf pines.ucf

Design file:              Dinosaurio.ncd
Physical constraint file: Dinosaurio.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_in_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2270 paths analyzed, 336 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.650ns.
--------------------------------------------------------------------------------

Paths for end point count3_26 (SLICE_X15Y29.D2), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count3_1 (FF)
  Destination:          count3_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.609ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.295 - 0.301)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count3_1 to count3_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.BQ      Tcko                  0.430   count3<3>
                                                       count3_1
    SLICE_X14Y23.B1      net (fanout=3)        0.760   count3<1>
    SLICE_X14Y23.COUT    Topcyb                0.448   Mcount_count3_cy<3>
                                                       count3<1>_rt
                                                       Mcount_count3_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_count3_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.091   Mcount_count3_cy<7>
                                                       Mcount_count3_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_count3_cy<7>
    SLICE_X14Y25.COUT    Tbyp                  0.091   Mcount_count3_cy<11>
                                                       Mcount_count3_cy<11>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_count3_cy<11>
    SLICE_X14Y26.COUT    Tbyp                  0.091   Mcount_count3_cy<15>
                                                       Mcount_count3_cy<15>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_count3_cy<15>
    SLICE_X14Y27.COUT    Tbyp                  0.091   Mcount_count3_cy<19>
                                                       Mcount_count3_cy<19>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   Mcount_count3_cy<19>
    SLICE_X14Y28.COUT    Tbyp                  0.091   Mcount_count3_cy<23>
                                                       Mcount_count3_cy<23>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_count3_cy<23>
    SLICE_X14Y29.CMUX    Tcinc                 0.289   Result<26>1
                                                       Mcount_count3_xor<26>
    SLICE_X15Y29.D2      net (fanout=1)        0.757   Result<26>1
    SLICE_X15Y29.CLK     Tas                   0.373   count3<26>
                                                       count3_26_rstpot
                                                       count3_26
    -------------------------------------------------  ---------------------------
    Total                                      3.609ns (1.995ns logic, 1.614ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count3_0 (FF)
  Destination:          count3_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.586ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.295 - 0.301)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count3_0 to count3_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.AQ      Tcko                  0.430   count3<3>
                                                       count3_0
    SLICE_X14Y23.A2      net (fanout=3)        0.713   count3<0>
    SLICE_X14Y23.COUT    Topcya                0.472   Mcount_count3_cy<3>
                                                       Mcount_count3_lut<0>_INV_0
                                                       Mcount_count3_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_count3_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.091   Mcount_count3_cy<7>
                                                       Mcount_count3_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_count3_cy<7>
    SLICE_X14Y25.COUT    Tbyp                  0.091   Mcount_count3_cy<11>
                                                       Mcount_count3_cy<11>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_count3_cy<11>
    SLICE_X14Y26.COUT    Tbyp                  0.091   Mcount_count3_cy<15>
                                                       Mcount_count3_cy<15>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_count3_cy<15>
    SLICE_X14Y27.COUT    Tbyp                  0.091   Mcount_count3_cy<19>
                                                       Mcount_count3_cy<19>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   Mcount_count3_cy<19>
    SLICE_X14Y28.COUT    Tbyp                  0.091   Mcount_count3_cy<23>
                                                       Mcount_count3_cy<23>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_count3_cy<23>
    SLICE_X14Y29.CMUX    Tcinc                 0.289   Result<26>1
                                                       Mcount_count3_xor<26>
    SLICE_X15Y29.D2      net (fanout=1)        0.757   Result<26>1
    SLICE_X15Y29.CLK     Tas                   0.373   count3<26>
                                                       count3_26_rstpot
                                                       count3_26
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (2.019ns logic, 1.567ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count3_12 (FF)
  Destination:          count3_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.464ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.194 - 0.199)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count3_12 to count3_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.AQ      Tcko                  0.430   count3<14>
                                                       count3_12
    SLICE_X14Y26.A3      net (fanout=3)        0.952   count3<12>
    SLICE_X14Y26.COUT    Topcya                0.472   Mcount_count3_cy<15>
                                                       count3<12>_rt
                                                       Mcount_count3_cy<15>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_count3_cy<15>
    SLICE_X14Y27.COUT    Tbyp                  0.091   Mcount_count3_cy<19>
                                                       Mcount_count3_cy<19>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   Mcount_count3_cy<19>
    SLICE_X14Y28.COUT    Tbyp                  0.091   Mcount_count3_cy<23>
                                                       Mcount_count3_cy<23>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_count3_cy<23>
    SLICE_X14Y29.CMUX    Tcinc                 0.289   Result<26>1
                                                       Mcount_count3_xor<26>
    SLICE_X15Y29.D2      net (fanout=1)        0.757   Result<26>1
    SLICE_X15Y29.CLK     Tas                   0.373   count3<26>
                                                       count3_26_rstpot
                                                       count3_26
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (1.746ns logic, 1.718ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point count3_24 (SLICE_X15Y29.B1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count3_1 (FF)
  Destination:          count3_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.523ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.295 - 0.301)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count3_1 to count3_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.BQ      Tcko                  0.430   count3<3>
                                                       count3_1
    SLICE_X14Y23.B1      net (fanout=3)        0.760   count3<1>
    SLICE_X14Y23.COUT    Topcyb                0.448   Mcount_count3_cy<3>
                                                       count3<1>_rt
                                                       Mcount_count3_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_count3_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.091   Mcount_count3_cy<7>
                                                       Mcount_count3_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_count3_cy<7>
    SLICE_X14Y25.COUT    Tbyp                  0.091   Mcount_count3_cy<11>
                                                       Mcount_count3_cy<11>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_count3_cy<11>
    SLICE_X14Y26.COUT    Tbyp                  0.091   Mcount_count3_cy<15>
                                                       Mcount_count3_cy<15>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_count3_cy<15>
    SLICE_X14Y27.COUT    Tbyp                  0.091   Mcount_count3_cy<19>
                                                       Mcount_count3_cy<19>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   Mcount_count3_cy<19>
    SLICE_X14Y28.COUT    Tbyp                  0.091   Mcount_count3_cy<23>
                                                       Mcount_count3_cy<23>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_count3_cy<23>
    SLICE_X14Y29.AMUX    Tcina                 0.210   Result<26>1
                                                       Mcount_count3_xor<26>
    SLICE_X15Y29.B1      net (fanout=1)        0.750   Result<24>1
    SLICE_X15Y29.CLK     Tas                   0.373   count3<26>
                                                       count3_24_rstpot
                                                       count3_24
    -------------------------------------------------  ---------------------------
    Total                                      3.523ns (1.916ns logic, 1.607ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count3_0 (FF)
  Destination:          count3_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.500ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.295 - 0.301)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count3_0 to count3_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.AQ      Tcko                  0.430   count3<3>
                                                       count3_0
    SLICE_X14Y23.A2      net (fanout=3)        0.713   count3<0>
    SLICE_X14Y23.COUT    Topcya                0.472   Mcount_count3_cy<3>
                                                       Mcount_count3_lut<0>_INV_0
                                                       Mcount_count3_cy<3>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_count3_cy<3>
    SLICE_X14Y24.COUT    Tbyp                  0.091   Mcount_count3_cy<7>
                                                       Mcount_count3_cy<7>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_count3_cy<7>
    SLICE_X14Y25.COUT    Tbyp                  0.091   Mcount_count3_cy<11>
                                                       Mcount_count3_cy<11>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_count3_cy<11>
    SLICE_X14Y26.COUT    Tbyp                  0.091   Mcount_count3_cy<15>
                                                       Mcount_count3_cy<15>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_count3_cy<15>
    SLICE_X14Y27.COUT    Tbyp                  0.091   Mcount_count3_cy<19>
                                                       Mcount_count3_cy<19>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   Mcount_count3_cy<19>
    SLICE_X14Y28.COUT    Tbyp                  0.091   Mcount_count3_cy<23>
                                                       Mcount_count3_cy<23>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_count3_cy<23>
    SLICE_X14Y29.AMUX    Tcina                 0.210   Result<26>1
                                                       Mcount_count3_xor<26>
    SLICE_X15Y29.B1      net (fanout=1)        0.750   Result<24>1
    SLICE_X15Y29.CLK     Tas                   0.373   count3<26>
                                                       count3_24_rstpot
                                                       count3_24
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (1.940ns logic, 1.560ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count3_12 (FF)
  Destination:          count3_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.378ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.194 - 0.199)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count3_12 to count3_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.AQ      Tcko                  0.430   count3<14>
                                                       count3_12
    SLICE_X14Y26.A3      net (fanout=3)        0.952   count3<12>
    SLICE_X14Y26.COUT    Topcya                0.472   Mcount_count3_cy<15>
                                                       count3<12>_rt
                                                       Mcount_count3_cy<15>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_count3_cy<15>
    SLICE_X14Y27.COUT    Tbyp                  0.091   Mcount_count3_cy<19>
                                                       Mcount_count3_cy<19>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   Mcount_count3_cy<19>
    SLICE_X14Y28.COUT    Tbyp                  0.091   Mcount_count3_cy<23>
                                                       Mcount_count3_cy<23>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_count3_cy<23>
    SLICE_X14Y29.AMUX    Tcina                 0.210   Result<26>1
                                                       Mcount_count3_xor<26>
    SLICE_X15Y29.B1      net (fanout=1)        0.750   Result<24>1
    SLICE_X15Y29.CLK     Tas                   0.373   count3<26>
                                                       count3_24_rstpot
                                                       count3_24
    -------------------------------------------------  ---------------------------
    Total                                      3.378ns (1.667ns logic, 1.711ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point count_22 (SLICE_X15Y46.D2), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.436ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.195 - 0.196)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   count<3>
                                                       count_1
    SLICE_X14Y41.B1      net (fanout=3)        0.760   count<1>
    SLICE_X14Y41.COUT    Topcyb                0.448   Mcount_count_cy<3>
                                                       count<1>_rt
                                                       Mcount_count_cy<3>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X14Y42.COUT    Tbyp                  0.091   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X14Y43.COUT    Tbyp                  0.091   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X14Y44.COUT    Tbyp                  0.091   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X14Y45.COUT    Tbyp                  0.091   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X14Y46.CIN     net (fanout=1)        0.003   Mcount_count_cy<19>
    SLICE_X14Y46.CMUX    Tcinc                 0.289   Mcount_count_cy<23>
                                                       Mcount_count_cy<23>
    SLICE_X15Y46.D2      net (fanout=1)        0.757   Result<22>
    SLICE_X15Y46.CLK     Tas                   0.373   count<22>
                                                       count_22_rstpot
                                                       count_22
    -------------------------------------------------  ---------------------------
    Total                                      3.436ns (1.904ns logic, 1.532ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.413ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.195 - 0.196)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.AQ      Tcko                  0.430   count<3>
                                                       count_0
    SLICE_X14Y41.A2      net (fanout=3)        0.713   count<0>
    SLICE_X14Y41.COUT    Topcya                0.472   Mcount_count_cy<3>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X14Y42.COUT    Tbyp                  0.091   Mcount_count_cy<7>
                                                       Mcount_count_cy<7>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X14Y43.COUT    Tbyp                  0.091   Mcount_count_cy<11>
                                                       Mcount_count_cy<11>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   Mcount_count_cy<11>
    SLICE_X14Y44.COUT    Tbyp                  0.091   Mcount_count_cy<15>
                                                       Mcount_count_cy<15>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X14Y45.COUT    Tbyp                  0.091   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X14Y46.CIN     net (fanout=1)        0.003   Mcount_count_cy<19>
    SLICE_X14Y46.CMUX    Tcinc                 0.289   Mcount_count_cy<23>
                                                       Mcount_count_cy<23>
    SLICE_X15Y46.D2      net (fanout=1)        0.757   Result<22>
    SLICE_X15Y46.CLK     Tas                   0.373   count<22>
                                                       count_22_rstpot
                                                       count_22
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (1.928ns logic, 1.485ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_12 (FF)
  Destination:          count_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.372ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_12 to count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.430   count<14>
                                                       count_12
    SLICE_X14Y44.A3      net (fanout=3)        0.954   count<12>
    SLICE_X14Y44.COUT    Topcya                0.472   Mcount_count_cy<15>
                                                       count<12>_rt
                                                       Mcount_count_cy<15>
    SLICE_X14Y45.CIN     net (fanout=1)        0.003   Mcount_count_cy<15>
    SLICE_X14Y45.COUT    Tbyp                  0.091   Mcount_count_cy<19>
                                                       Mcount_count_cy<19>
    SLICE_X14Y46.CIN     net (fanout=1)        0.003   Mcount_count_cy<19>
    SLICE_X14Y46.CMUX    Tcinc                 0.289   Mcount_count_cy<23>
                                                       Mcount_count_cy<23>
    SLICE_X15Y46.D2      net (fanout=1)        0.757   Result<22>
    SLICE_X15Y46.CLK     Tas                   0.373   count<22>
                                                       count_22_rstpot
                                                       count_22
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (1.655ns logic, 1.717ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_in_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_out3 (SLICE_X15Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_out3 (FF)
  Destination:          clk_out3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 10.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_out3 to clk_out3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.198   clk_out3_OBUF
                                                       clk_out3
    SLICE_X15Y28.A6      net (fanout=3)        0.027   clk_out3_OBUF
    SLICE_X15Y28.CLK     Tah         (-Th)    -0.215   clk_out3_OBUF
                                                       clk_out3_rstpot
                                                       clk_out3
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point clk_out (SLICE_X16Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_out (FF)
  Destination:          clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 10.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_out to clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.AQ      Tcko                  0.234   clk_out_OBUF
                                                       clk_out
    SLICE_X16Y45.A6      net (fanout=10)       0.023   clk_out_OBUF
    SLICE_X16Y45.CLK     Tah         (-Th)    -0.197   clk_out_OBUF
                                                       clk_out_rstpot
                                                       clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.431ns logic, 0.023ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point count3_14 (SLICE_X15Y26.D5), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count3_11 (FF)
  Destination:          count3_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.761ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         clk_in_BUFGP rising at 10.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count3_11 to count3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.DQ      Tcko                  0.198   count3<11>
                                                       count3_11
    SLICE_X15Y26.C6      net (fanout=3)        0.130   count3<11>
    SLICE_X15Y26.C       Tilo                  0.156   count3<14>
                                                       GND_1_o_GND_1_o_equal_7_o<26>1_1
    SLICE_X15Y26.D5      net (fanout=13)       0.062   GND_1_o_GND_1_o_equal_7_o<26>11
    SLICE_X15Y26.CLK     Tah         (-Th)    -0.215   count3<14>
                                                       count3_14_rstpot
                                                       count3_14
    -------------------------------------------------  ---------------------------
    Total                                      0.761ns (0.569ns logic, 0.192ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count3_21 (FF)
  Destination:          count3_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 10.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count3_21 to count3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.CQ      Tcko                  0.198   count3<22>
                                                       count3_21
    SLICE_X15Y26.C5      net (fanout=3)        0.280   count3<21>
    SLICE_X15Y26.C       Tilo                  0.156   count3<14>
                                                       GND_1_o_GND_1_o_equal_7_o<26>1_1
    SLICE_X15Y26.D5      net (fanout=13)       0.062   GND_1_o_GND_1_o_equal_7_o<26>11
    SLICE_X15Y26.CLK     Tah         (-Th)    -0.215   count3<14>
                                                       count3_14_rstpot
                                                       count3_14
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.569ns logic, 0.342ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.951ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count3_20 (FF)
  Destination:          count3_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.951ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 10.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count3_20 to count3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.BQ      Tcko                  0.198   count3<22>
                                                       count3_20
    SLICE_X15Y26.C4      net (fanout=3)        0.320   count3<20>
    SLICE_X15Y26.C       Tilo                  0.156   count3<14>
                                                       GND_1_o_GND_1_o_equal_7_o<26>1_1
    SLICE_X15Y26.D5      net (fanout=13)       0.062   GND_1_o_GND_1_o_equal_7_o<26>11
    SLICE_X15Y26.CLK     Tah         (-Th)    -0.215   count3<14>
                                                       count3_14_rstpot
                                                       count3_14
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.569ns logic, 0.382ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_in_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_in_BUFGP/BUFG/I0
  Logical resource: clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: clk_out_OBUF/CLK
  Logical resource: clk_out/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count<26>/CLK
  Logical resource: count_23/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    3.650|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2270 paths, 0 nets, and 527 connections

Design statistics:
   Minimum period:   3.650ns{1}   (Maximum frequency: 273.973MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 24 09:46:18 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



