<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG"
   library="sv_sata_atxpll_core" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/mentor/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sv_sata_atxpll_core"
   simulator="modelsim" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/sv_xcvr_h.sv"
   type="SYSTEM_VERILOG"
   library="sv_sata_atxpll_core" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/sv_xcvr_plls.sv"
   type="SYSTEM_VERILOG"
   library="sv_sata_atxpll_core" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/sv_reconfig_bundle_to_xcvr.sv"
   type="SYSTEM_VERILOG"
   library="sv_sata_atxpll_core" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/sv_xcvr_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="sv_sata_atxpll_core" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/mentor/sv_xcvr_h.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sv_sata_atxpll_core"
   simulator="modelsim" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/mentor/sv_xcvr_plls.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sv_sata_atxpll_core"
   simulator="modelsim" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/mentor/sv_reconfig_bundle_to_xcvr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sv_sata_atxpll_core"
   simulator="modelsim" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/mentor/sv_xcvr_avmm_csr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sv_sata_atxpll_core"
   simulator="modelsim" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="sv_sata_atxpll_core" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="sv_sata_atxpll_core"
   simulator="modelsim" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/plain_files.txt"
   type="OTHER"
   library="sv_sata_atxpll_core" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/mentor_files.txt"
   type="OTHER"
   library="sv_sata_atxpll_core" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/cadence_files.txt"
   type="OTHER"
   library="sv_sata_atxpll_core" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/synopsys_files.txt"
   type="OTHER"
   library="sv_sata_atxpll_core" />
 <file
   path="sv_sata_atxpll_core_sim/altera_xcvr_pll_sv/aldec_files.txt"
   type="OTHER"
   library="sv_sata_atxpll_core" />
 <file path="sv_sata_atxpll_core_sim/sv_sata_atxpll_core.v" type="VERILOG" />
 <topLevel name="sv_sata_atxpll_core" />
 <deviceFamily name="stratixv" />
</simPackage>
