$date
	Tue May 02 15:46:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_DFF_eable $end
$var wire 4 ! Q [3:0] $end
$var reg 4 " D [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ eable $end
$var reg 1 % reset $end
$scope module u_DFF_eable $end
$var wire 4 & D [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ eable $end
$var wire 1 % reset $end
$var reg 4 ' Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
1%
0$
0#
b0 "
b0 !
$end
#5000
1#
#10000
0#
1$
0%
#15000
1#
#16000
b1100 "
b1100 &
#20000
0#
#22000
b1000 "
b1000 &
#25000
b1000 !
b1000 '
1#
#28000
b100 "
b100 &
#30000
0#
#34000
b10 "
b10 &
#35000
b10 !
b10 '
1#
#40000
0#
0$
#45000
1#
#46000
b1 "
b1 &
#50000
0#
#52000
b1001 "
b1001 &
#55000
1#
#58000
1$
#60000
0#
#64000
b101 "
b101 &
#65000
b101 !
b101 '
1#
#70000
0#
b1101 "
b1101 &
#75000
b1101 !
b1101 '
1#
#76000
