[connectivity]
sp=jac4_1_opt_accel_1.in_update_0_sm5_017_read_pipe0:DDR[0]
sp=jac4_1_opt_accel_1.jac4_1_update_0_sm2_037_write_pipe0:DDR[1]
