<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/r100.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - r100.c<span style="font-size: 80%;"> (source / <a href="r100.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">2148</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">100</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      29 </span>            : #include &lt;dev/pci/drm/radeon_drm.h&gt;
<span class="lineNum">      30 </span>            : #include &quot;radeon_reg.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      33 </span>            : #include &quot;r100d.h&quot;
<span class="lineNum">      34 </span>            : #include &quot;rs100d.h&quot;
<span class="lineNum">      35 </span>            : #include &quot;rv200d.h&quot;
<span class="lineNum">      36 </span>            : #include &quot;rv250d.h&quot;
<span class="lineNum">      37 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : #include &quot;r100_reg_safe.h&quot;
<span class="lineNum">      40 </span>            : #include &quot;rn50_reg_safe.h&quot;
<span class="lineNum">      41 </span>            : 
<span class="lineNum">      42 </span>            : /* Firmware Names */
<span class="lineNum">      43 </span>            : #define FIRMWARE_R100           &quot;radeon/R100_cp.bin&quot;
<span class="lineNum">      44 </span>            : #define FIRMWARE_R200           &quot;radeon/R200_cp.bin&quot;
<span class="lineNum">      45 </span>            : #define FIRMWARE_R300           &quot;radeon/R300_cp.bin&quot;
<span class="lineNum">      46 </span>            : #define FIRMWARE_R420           &quot;radeon/R420_cp.bin&quot;
<span class="lineNum">      47 </span>            : #define FIRMWARE_RS690          &quot;radeon/RS690_cp.bin&quot;
<span class="lineNum">      48 </span>            : #define FIRMWARE_RS600          &quot;radeon/RS600_cp.bin&quot;
<span class="lineNum">      49 </span>            : #define FIRMWARE_R520           &quot;radeon/R520_cp.bin&quot;
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span>            : MODULE_FIRMWARE(FIRMWARE_R100);
<span class="lineNum">      52 </span>            : MODULE_FIRMWARE(FIRMWARE_R200);
<span class="lineNum">      53 </span>            : MODULE_FIRMWARE(FIRMWARE_R300);
<span class="lineNum">      54 </span>            : MODULE_FIRMWARE(FIRMWARE_R420);
<span class="lineNum">      55 </span>            : MODULE_FIRMWARE(FIRMWARE_RS690);
<span class="lineNum">      56 </span>            : MODULE_FIRMWARE(FIRMWARE_RS600);
<span class="lineNum">      57 </span>            : MODULE_FIRMWARE(FIRMWARE_R520);
<span class="lineNum">      58 </span>            : 
<span class="lineNum">      59 </span>            : #include &quot;r100_track.h&quot;
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span>            : /* This files gather functions specifics to:
<span class="lineNum">      62 </span>            :  * r100,rv100,rs100,rv200,rs200,r200,rv250,rs300,rv280
<span class="lineNum">      63 </span>            :  * and others in some cases.
<a name="64"><span class="lineNum">      64 </span>            :  */</a>
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span><span class="lineNoCov">          0 : static bool r100_is_in_vblank(struct radeon_device *rdev, int crtc)</span>
<span class="lineNum">      67 </span>            : {
<span class="lineNum">      68 </span><span class="lineNoCov">          0 :         if (crtc == 0) {</span>
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :                 if (RREG32(RADEON_CRTC_STATUS) &amp; RADEON_CRTC_VBLANK_CUR)</span>
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :                         return true;</span>
<span class="lineNum">      71 </span>            :                 else
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">      73 </span>            :         } else {
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :                 if (RREG32(RADEON_CRTC2_STATUS) &amp; RADEON_CRTC2_VBLANK_CUR)</span>
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :                         return true;</span>
<span class="lineNum">      76 </span>            :                 else
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">      78 </span>            :         }
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      80 </span>            : 
<span class="lineNum">      81 </span><span class="lineNoCov">          0 : static bool r100_is_counter_moving(struct radeon_device *rdev, int crtc)</span>
<span class="lineNum">      82 </span>            : {
<span class="lineNum">      83 </span>            :         u32 vline1, vline2;
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :         if (crtc == 0) {</span>
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :                 vline1 = (RREG32(RADEON_CRTC_VLINE_CRNT_VLINE) &gt;&gt; 16) &amp; RADEON_CRTC_V_TOTAL;</span>
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :                 vline2 = (RREG32(RADEON_CRTC_VLINE_CRNT_VLINE) &gt;&gt; 16) &amp; RADEON_CRTC_V_TOTAL;</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :                 vline1 = (RREG32(RADEON_CRTC2_VLINE_CRNT_VLINE) &gt;&gt; 16) &amp; RADEON_CRTC_V_TOTAL;</span>
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :                 vline2 = (RREG32(RADEON_CRTC2_VLINE_CRNT_VLINE) &gt;&gt; 16) &amp; RADEON_CRTC_V_TOTAL;</span>
<span class="lineNum">      91 </span>            :         }
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :         if (vline1 != vline2)</span>
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">      94 </span>            :         else
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">      96 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      97 </span>            : 
<span class="lineNum">      98 </span>            : /**
<span class="lineNum">      99 </span>            :  * r100_wait_for_vblank - vblank wait asic callback.
<span class="lineNum">     100 </span>            :  *
<span class="lineNum">     101 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     102 </span>            :  * @crtc: crtc to wait for vblank on
<span class="lineNum">     103 </span>            :  *
<a name="104"><span class="lineNum">     104 </span>            :  * Wait for vblank on the requested crtc (r1xx-r4xx).</a>
<span class="lineNum">     105 </span>            :  */
<span class="lineNum">     106 </span><span class="lineNoCov">          0 : void r100_wait_for_vblank(struct radeon_device *rdev, int crtc)</span>
<span class="lineNum">     107 </span>            : {
<span class="lineNum">     108 </span>            :         unsigned i = 0;
<span class="lineNum">     109 </span>            : 
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :         if (crtc &gt;= rdev-&gt;num_crtc)</span>
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     112 </span>            : 
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :         if (crtc == 0) {</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :                 if (!(RREG32(RADEON_CRTC_GEN_CNTL) &amp; RADEON_CRTC_EN))</span>
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     116 </span>            :         } else {
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :                 if (!(RREG32(RADEON_CRTC2_GEN_CNTL) &amp; RADEON_CRTC2_EN))</span>
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     119 </span>            :         }
<span class="lineNum">     120 </span>            : 
<span class="lineNum">     121 </span>            :         /* depending on when we hit vblank, we may be close to active; if so,
<span class="lineNum">     122 </span>            :          * wait for another frame.
<span class="lineNum">     123 </span>            :          */
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :         while (r100_is_in_vblank(rdev, crtc)) {</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :                 if (i++ % 100 == 0) {</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :                         if (!r100_is_counter_moving(rdev, crtc))</span>
<span class="lineNum">     127 </span>            :                                 break;
<span class="lineNum">     128 </span>            :                 }
<span class="lineNum">     129 </span>            :         }
<span class="lineNum">     130 </span>            : 
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :         while (!r100_is_in_vblank(rdev, crtc)) {</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :                 if (i++ % 100 == 0) {</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :                         if (!r100_is_counter_moving(rdev, crtc))</span>
<span class="lineNum">     134 </span>            :                                 break;
<span class="lineNum">     135 </span>            :                 }
<span class="lineNum">     136 </span>            :         }
<span class="lineNum">     137 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     138 </span>            : 
<span class="lineNum">     139 </span>            : /**
<span class="lineNum">     140 </span>            :  * r100_page_flip - pageflip callback.
<span class="lineNum">     141 </span>            :  *
<span class="lineNum">     142 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     143 </span>            :  * @crtc_id: crtc to cleanup pageflip on
<span class="lineNum">     144 </span>            :  * @crtc_base: new address of the crtc (GPU MC address)
<span class="lineNum">     145 </span>            :  *
<span class="lineNum">     146 </span>            :  * Does the actual pageflip (r1xx-r4xx).
<span class="lineNum">     147 </span>            :  * During vblank we take the crtc lock and wait for the update_pending
<span class="lineNum">     148 </span>            :  * bit to go high, when it does, we release the lock, and allow the
<a name="149"><span class="lineNum">     149 </span>            :  * double buffered update to take place.</a>
<span class="lineNum">     150 </span>            :  */
<span class="lineNum">     151 </span><span class="lineNoCov">          0 : void r100_page_flip(struct radeon_device *rdev, int crtc_id, u64 crtc_base)</span>
<span class="lineNum">     152 </span>            : {
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = rdev-&gt;mode_info.crtcs[crtc_id];</span>
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :         u32 tmp = ((u32)crtc_base) | RADEON_CRTC_OFFSET__OFFSET_LOCK;</span>
<span class="lineNum">     155 </span>            :         int i;
<span class="lineNum">     156 </span>            : 
<span class="lineNum">     157 </span>            :         /* Lock the graphics update lock */
<span class="lineNum">     158 </span>            :         /* update the scanout addresses */
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CRTC_OFFSET + radeon_crtc-&gt;crtc_offset, tmp);</span>
<span class="lineNum">     160 </span>            : 
<span class="lineNum">     161 </span>            :         /* Wait for update_pending to go high. */
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 if (RREG32(RADEON_CRTC_OFFSET + radeon_crtc-&gt;crtc_offset) &amp; RADEON_CRTC_OFFSET__GUI_TRIG_OFFSET)</span>
<span class="lineNum">     164 </span>            :                         break;
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     166 </span>            :         }
<span class="lineNum">     167 </span>            :         DRM_DEBUG(&quot;Update pending now high. Unlocking vupdate_lock.\n&quot;);
<span class="lineNum">     168 </span>            : 
<span class="lineNum">     169 </span>            :         /* Unlock the lock, so double-buffering can take place inside vblank */
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :         tmp &amp;= ~RADEON_CRTC_OFFSET__OFFSET_LOCK;</span>
<span class="lineNum">     171 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CRTC_OFFSET + radeon_crtc-&gt;crtc_offset, tmp);</span>
<span class="lineNum">     172 </span>            : 
<span class="lineNum">     173 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     174 </span>            : 
<span class="lineNum">     175 </span>            : /**
<span class="lineNum">     176 </span>            :  * r100_page_flip_pending - check if page flip is still pending
<span class="lineNum">     177 </span>            :  *
<span class="lineNum">     178 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     179 </span>            :  * @crtc_id: crtc to check
<span class="lineNum">     180 </span>            :  *
<span class="lineNum">     181 </span>            :  * Check if the last pagefilp is still pending (r1xx-r4xx).
<a name="182"><span class="lineNum">     182 </span>            :  * Returns the current update pending status.</a>
<span class="lineNum">     183 </span>            :  */
<span class="lineNum">     184 </span><span class="lineNoCov">          0 : bool r100_page_flip_pending(struct radeon_device *rdev, int crtc_id)</span>
<span class="lineNum">     185 </span>            : {
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = rdev-&gt;mode_info.crtcs[crtc_id];</span>
<span class="lineNum">     187 </span>            : 
<span class="lineNum">     188 </span>            :         /* Return current update_pending status: */
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :         return !!(RREG32(RADEON_CRTC_OFFSET + radeon_crtc-&gt;crtc_offset) &amp;</span>
<span class="lineNum">     190 </span>            :                 RADEON_CRTC_OFFSET__GUI_TRIG_OFFSET);
<span class="lineNum">     191 </span>            : }
<span class="lineNum">     192 </span>            : 
<span class="lineNum">     193 </span>            : /**
<span class="lineNum">     194 </span>            :  * r100_pm_get_dynpm_state - look up dynpm power state callback.
<span class="lineNum">     195 </span>            :  *
<span class="lineNum">     196 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     197 </span>            :  *
<span class="lineNum">     198 </span>            :  * Look up the optimal power state based on the
<span class="lineNum">     199 </span>            :  * current state of the GPU (r1xx-r5xx).
<a name="200"><span class="lineNum">     200 </span>            :  * Used for dynpm only.</a>
<span class="lineNum">     201 </span>            :  */
<span class="lineNum">     202 </span><span class="lineNoCov">          0 : void r100_pm_get_dynpm_state(struct radeon_device *rdev)</span>
<span class="lineNum">     203 </span>            : {
<span class="lineNum">     204 </span>            :         int i;
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dynpm_can_upclock = true;</span>
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dynpm_can_downclock = true;</span>
<span class="lineNum">     207 </span>            : 
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;pm.dynpm_planned_action) {</span>
<span class="lineNum">     209 </span>            :         case DYNPM_ACTION_MINIMUM:
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.requested_power_state_index = 0;</span>
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dynpm_can_downclock = false;</span>
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     213 </span>            :         case DYNPM_ACTION_DOWNCLOCK:
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pm.current_power_state_index == 0) {</span>
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.requested_power_state_index = rdev-&gt;pm.current_power_state_index;</span>
<span class="lineNum">     216 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dynpm_can_downclock = false;</span>
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;pm.active_crtc_count &gt; 1) {</span>
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :                                 for (i = 0; i &lt; rdev-&gt;pm.num_power_states; i++) {</span>
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :                                         if (rdev-&gt;pm.power_state[i].flags &amp; RADEON_PM_STATE_SINGLE_DISPLAY_ONLY)</span>
<span class="lineNum">     221 </span>            :                                                 continue;
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :                                         else if (i &gt;= rdev-&gt;pm.current_power_state_index) {</span>
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :                                                 rdev-&gt;pm.requested_power_state_index = rdev-&gt;pm.current_power_state_index;</span>
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :                                                 break;</span>
<span class="lineNum">     225 </span>            :                                         } else {
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :                                                 rdev-&gt;pm.requested_power_state_index = i;</span>
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :                                                 break;</span>
<span class="lineNum">     228 </span>            :                                         }
<span class="lineNum">     229 </span>            :                                 }
<span class="lineNum">     230 </span>            :                         } else
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.requested_power_state_index =</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.current_power_state_index - 1;</span>
<span class="lineNum">     233 </span>            :                 }
<span class="lineNum">     234 </span>            :                 /* don't use the power state if crtcs are active and no display flag is set */
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;pm.active_crtc_count &gt; 0) &amp;&amp;</span>
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :                     (rdev-&gt;pm.power_state[rdev-&gt;pm.requested_power_state_index].clock_info[0].flags &amp;</span>
<span class="lineNum">     237 </span>            :                      RADEON_PM_MODE_NO_DISPLAY)) {
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.requested_power_state_index++;</span>
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     240 </span>            :                 break;
<span class="lineNum">     241 </span>            :         case DYNPM_ACTION_UPCLOCK:
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pm.current_power_state_index == (rdev-&gt;pm.num_power_states - 1)) {</span>
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.requested_power_state_index = rdev-&gt;pm.current_power_state_index;</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dynpm_can_upclock = false;</span>
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;pm.active_crtc_count &gt; 1) {</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :                                 for (i = (rdev-&gt;pm.num_power_states - 1); i &gt;= 0; i--) {</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :                                         if (rdev-&gt;pm.power_state[i].flags &amp; RADEON_PM_STATE_SINGLE_DISPLAY_ONLY)</span>
<span class="lineNum">     249 </span>            :                                                 continue;
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :                                         else if (i &lt;= rdev-&gt;pm.current_power_state_index) {</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :                                                 rdev-&gt;pm.requested_power_state_index = rdev-&gt;pm.current_power_state_index;</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                                                 break;</span>
<span class="lineNum">     253 </span>            :                                         } else {
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :                                                 rdev-&gt;pm.requested_power_state_index = i;</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :                                                 break;</span>
<span class="lineNum">     256 </span>            :                                         }
<span class="lineNum">     257 </span>            :                                 }
<span class="lineNum">     258 </span>            :                         } else
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.requested_power_state_index =</span>
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.current_power_state_index + 1;</span>
<span class="lineNum">     261 </span>            :                 }
<span class="lineNum">     262 </span>            :                 break;
<span class="lineNum">     263 </span>            :         case DYNPM_ACTION_DEFAULT:
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.requested_power_state_index = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dynpm_can_upclock = false;</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     267 </span>            :         case DYNPM_ACTION_NONE:
<span class="lineNum">     268 </span>            :         default:
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Requested mode for not defined action\n&quot;);</span>
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     271 </span>            :         }
<span class="lineNum">     272 </span>            :         /* only one clock mode per power state */
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.requested_clock_mode_index = 0;</span>
<span class="lineNum">     274 </span>            : 
<span class="lineNum">     275 </span>            :         DRM_DEBUG_DRIVER(&quot;Requested: e: %d m: %d p: %d\n&quot;,
<span class="lineNum">     276 </span>            :                   rdev-&gt;pm.power_state[rdev-&gt;pm.requested_power_state_index].
<span class="lineNum">     277 </span>            :                   clock_info[rdev-&gt;pm.requested_clock_mode_index].sclk,
<span class="lineNum">     278 </span>            :                   rdev-&gt;pm.power_state[rdev-&gt;pm.requested_power_state_index].
<span class="lineNum">     279 </span>            :                   clock_info[rdev-&gt;pm.requested_clock_mode_index].mclk,
<span class="lineNum">     280 </span>            :                   rdev-&gt;pm.power_state[rdev-&gt;pm.requested_power_state_index].
<span class="lineNum">     281 </span>            :                   pcie_lanes);
<span class="lineNum">     282 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     283 </span>            : 
<span class="lineNum">     284 </span>            : /**
<span class="lineNum">     285 </span>            :  * r100_pm_init_profile - Initialize power profiles callback.
<span class="lineNum">     286 </span>            :  *
<span class="lineNum">     287 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     288 </span>            :  *
<span class="lineNum">     289 </span>            :  * Initialize the power states used in profile mode
<span class="lineNum">     290 </span>            :  * (r1xx-r3xx).
<a name="291"><span class="lineNum">     291 </span>            :  * Used for profile mode only.</a>
<span class="lineNum">     292 </span>            :  */
<span class="lineNum">     293 </span><span class="lineNoCov">          0 : void r100_pm_init_profile(struct radeon_device *rdev)</span>
<span class="lineNum">     294 </span>            : {
<span class="lineNum">     295 </span>            :         /* default */
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     300 </span>            :         /* low sh */
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_ps_idx = 0;</span>
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     305 </span>            :         /* mid sh */
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_ps_idx = 0;</span>
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     310 </span>            :         /* high sh */
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     315 </span>            :         /* low mh */
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     320 </span>            :         /* mid mh */
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     325 </span>            :         /* high mh */
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     331 </span>            : 
<span class="lineNum">     332 </span>            : /**
<span class="lineNum">     333 </span>            :  * r100_pm_misc - set additional pm hw parameters callback.
<span class="lineNum">     334 </span>            :  *
<span class="lineNum">     335 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     336 </span>            :  *
<span class="lineNum">     337 </span>            :  * Set non-clock parameters associated with a power state
<a name="338"><span class="lineNum">     338 </span>            :  * (voltage, pcie lanes, etc.) (r1xx-r4xx).</a>
<span class="lineNum">     339 </span>            :  */
<span class="lineNum">     340 </span><span class="lineNoCov">          0 : void r100_pm_misc(struct radeon_device *rdev)</span>
<span class="lineNum">     341 </span>            : {
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :         int requested_index = rdev-&gt;pm.requested_power_state_index;</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :         struct radeon_power_state *ps = &amp;rdev-&gt;pm.power_state[requested_index];</span>
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :         struct radeon_voltage *voltage = &amp;ps-&gt;clock_info[0].voltage;</span>
<span class="lineNum">     345 </span>            :         u32 tmp, sclk_cntl, sclk_cntl2, sclk_more_cntl;
<span class="lineNum">     346 </span>            : 
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :         if ((voltage-&gt;type == VOLTAGE_GPIO) &amp;&amp; (voltage-&gt;gpio.valid)) {</span>
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :                 if (ps-&gt;misc &amp; ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT) {</span>
<span class="lineNum">     349 </span>            :                         tmp = RREG32(voltage-&gt;gpio.reg);
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :                         if (voltage-&gt;active_high)</span>
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :                                 tmp |= voltage-&gt;gpio.mask;</span>
<span class="lineNum">     352 </span>            :                         else
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~(voltage-&gt;gpio.mask);</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :                         WREG32(voltage-&gt;gpio.reg, tmp);</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :                         if (voltage-&gt;delay)</span>
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :                                 udelay(voltage-&gt;delay);</span>
<span class="lineNum">     357 </span>            :                 } else {
<span class="lineNum">     358 </span>            :                         tmp = RREG32(voltage-&gt;gpio.reg);
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :                         if (voltage-&gt;active_high)</span>
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~voltage-&gt;gpio.mask;</span>
<span class="lineNum">     361 </span>            :                         else
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :                                 tmp |= voltage-&gt;gpio.mask;</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :                         WREG32(voltage-&gt;gpio.reg, tmp);</span>
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :                         if (voltage-&gt;delay)</span>
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :                                 udelay(voltage-&gt;delay);</span>
<span class="lineNum">     366 </span>            :                 }
<span class="lineNum">     367 </span>            :         }
<span class="lineNum">     368 </span>            : 
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :         sclk_cntl = RREG32_PLL(SCLK_CNTL);</span>
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :         sclk_cntl2 = RREG32_PLL(SCLK_CNTL2);</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :         sclk_cntl2 &amp;= ~REDUCED_SPEED_SCLK_SEL(3);</span>
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :         sclk_more_cntl = RREG32_PLL(SCLK_MORE_CNTL);</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :         sclk_more_cntl &amp;= ~VOLTAGE_DELAY_SEL(3);</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :         if (ps-&gt;misc &amp; ATOM_PM_MISCINFO_ASIC_REDUCED_SPEED_SCLK_EN) {</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 sclk_more_cntl |= REDUCED_SPEED_SCLK_EN;</span>
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :                 if (ps-&gt;misc &amp; ATOM_PM_MISCINFO_DYN_CLK_3D_IDLE)</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                         sclk_cntl2 |= REDUCED_SPEED_SCLK_MODE;</span>
<span class="lineNum">     378 </span>            :                 else
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                         sclk_cntl2 &amp;= ~REDUCED_SPEED_SCLK_MODE;</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :                 if (ps-&gt;misc &amp; ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_2)</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :                         sclk_cntl2 |= REDUCED_SPEED_SCLK_SEL(0);</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :                 else if (ps-&gt;misc &amp; ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_4)</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :                         sclk_cntl2 |= REDUCED_SPEED_SCLK_SEL(2);</span>
<span class="lineNum">     384 </span>            :         } else
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :                 sclk_more_cntl &amp;= ~REDUCED_SPEED_SCLK_EN;</span>
<span class="lineNum">     386 </span>            : 
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :         if (ps-&gt;misc &amp; ATOM_PM_MISCINFO_ASIC_DYNAMIC_VOLTAGE_EN) {</span>
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :                 sclk_more_cntl |= IO_CG_VOLTAGE_DROP;</span>
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :                 if (voltage-&gt;delay) {</span>
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :                         sclk_more_cntl |= VOLTAGE_DROP_SYNC;</span>
<span class="lineNum">     391 </span><span class="lineNoCov">          0 :                         switch (voltage-&gt;delay) {</span>
<span class="lineNum">     392 </span>            :                         case 33:
<span class="lineNum">     393 </span>            :                                 sclk_more_cntl |= VOLTAGE_DELAY_SEL(0);
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     395 </span>            :                         case 66:
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :                                 sclk_more_cntl |= VOLTAGE_DELAY_SEL(1);</span>
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     398 </span>            :                         case 99:
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :                                 sclk_more_cntl |= VOLTAGE_DELAY_SEL(2);</span>
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     401 </span>            :                         case 132:
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :                                 sclk_more_cntl |= VOLTAGE_DELAY_SEL(3);</span>
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     404 </span>            :                         }
<span class="lineNum">     405 </span>            :                 } else
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :                         sclk_more_cntl &amp;= ~VOLTAGE_DROP_SYNC;</span>
<span class="lineNum">     407 </span>            :         } else
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :                 sclk_more_cntl &amp;= ~IO_CG_VOLTAGE_DROP;</span>
<span class="lineNum">     409 </span>            : 
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :         if (ps-&gt;misc &amp; ATOM_PM_MISCINFO_DYNAMIC_HDP_BLOCK_EN)</span>
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :                 sclk_cntl &amp;= ~FORCE_HDP;</span>
<span class="lineNum">     412 </span>            :         else
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 sclk_cntl |= FORCE_HDP;</span>
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :         WREG32_PLL(SCLK_CNTL, sclk_cntl);</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :         WREG32_PLL(SCLK_CNTL2, sclk_cntl2);</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :         WREG32_PLL(SCLK_MORE_CNTL, sclk_more_cntl);</span>
<span class="lineNum">     418 </span>            : 
<span class="lineNum">     419 </span>            :         /* set pcie lanes */
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;flags &amp; RADEON_IS_PCIE) &amp;&amp;</span>
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :             !(rdev-&gt;flags &amp; RADEON_IS_IGP) &amp;&amp;</span>
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :             rdev-&gt;asic-&gt;pm.set_pcie_lanes &amp;&amp;</span>
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :             (ps-&gt;pcie_lanes !=</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :              rdev-&gt;pm.power_state[rdev-&gt;pm.current_power_state_index].pcie_lanes)) {</span>
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :                 radeon_set_pcie_lanes(rdev,</span>
<span class="lineNum">     426 </span>            :                                       ps-&gt;pcie_lanes);
<span class="lineNum">     427 </span>            :                 DRM_DEBUG_DRIVER(&quot;Setting: p: %d\n&quot;, ps-&gt;pcie_lanes);
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     430 </span>            : 
<span class="lineNum">     431 </span>            : /**
<span class="lineNum">     432 </span>            :  * r100_pm_prepare - pre-power state change callback.
<span class="lineNum">     433 </span>            :  *
<span class="lineNum">     434 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     435 </span>            :  *
<a name="436"><span class="lineNum">     436 </span>            :  * Prepare for a power state change (r1xx-r4xx).</a>
<span class="lineNum">     437 </span>            :  */
<span class="lineNum">     438 </span><span class="lineNoCov">          0 : void r100_pm_prepare(struct radeon_device *rdev)</span>
<span class="lineNum">     439 </span>            : {
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :         struct drm_device *ddev = rdev-&gt;ddev;</span>
<span class="lineNum">     441 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">     442 </span>            :         struct radeon_crtc *radeon_crtc;
<span class="lineNum">     443 </span>            :         u32 tmp;
<span class="lineNum">     444 </span>            : 
<span class="lineNum">     445 </span>            :         /* disable any active CRTCs */
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :         list_for_each_entry(crtc, &amp;ddev-&gt;mode_config.crtc_list, head) {</span>
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :                 radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;enabled) {</span>
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :                         if (radeon_crtc-&gt;crtc_id) {</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(RADEON_CRTC2_GEN_CNTL);</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :                                 tmp |= RADEON_CRTC2_DISP_REQ_EN_B;</span>
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :                                 WREG32(RADEON_CRTC2_GEN_CNTL, tmp);</span>
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(RADEON_CRTC_GEN_CNTL);</span>
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :                                 tmp |= RADEON_CRTC_DISP_REQ_EN_B;</span>
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :                                 WREG32(RADEON_CRTC_GEN_CNTL, tmp);</span>
<span class="lineNum">     457 </span>            :                         }
<span class="lineNum">     458 </span>            :                 }
<span class="lineNum">     459 </span>            :         }
<span class="lineNum">     460 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     461 </span>            : 
<span class="lineNum">     462 </span>            : /**
<span class="lineNum">     463 </span>            :  * r100_pm_finish - post-power state change callback.
<span class="lineNum">     464 </span>            :  *
<span class="lineNum">     465 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     466 </span>            :  *
<a name="467"><span class="lineNum">     467 </span>            :  * Clean up after a power state change (r1xx-r4xx).</a>
<span class="lineNum">     468 </span>            :  */
<span class="lineNum">     469 </span><span class="lineNoCov">          0 : void r100_pm_finish(struct radeon_device *rdev)</span>
<span class="lineNum">     470 </span>            : {
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :         struct drm_device *ddev = rdev-&gt;ddev;</span>
<span class="lineNum">     472 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">     473 </span>            :         struct radeon_crtc *radeon_crtc;
<span class="lineNum">     474 </span>            :         u32 tmp;
<span class="lineNum">     475 </span>            : 
<span class="lineNum">     476 </span>            :         /* enable any active CRTCs */
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :         list_for_each_entry(crtc, &amp;ddev-&gt;mode_config.crtc_list, head) {</span>
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :                 radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;enabled) {</span>
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :                         if (radeon_crtc-&gt;crtc_id) {</span>
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(RADEON_CRTC2_GEN_CNTL);</span>
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~RADEON_CRTC2_DISP_REQ_EN_B;</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :                                 WREG32(RADEON_CRTC2_GEN_CNTL, tmp);</span>
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(RADEON_CRTC_GEN_CNTL);</span>
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~RADEON_CRTC_DISP_REQ_EN_B;</span>
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :                                 WREG32(RADEON_CRTC_GEN_CNTL, tmp);</span>
<span class="lineNum">     488 </span>            :                         }
<span class="lineNum">     489 </span>            :                 }
<span class="lineNum">     490 </span>            :         }
<span class="lineNum">     491 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     492 </span>            : 
<span class="lineNum">     493 </span>            : /**
<span class="lineNum">     494 </span>            :  * r100_gui_idle - gui idle callback.
<span class="lineNum">     495 </span>            :  *
<span class="lineNum">     496 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     497 </span>            :  *
<span class="lineNum">     498 </span>            :  * Check of the GUI (2D/3D engines) are idle (r1xx-r5xx).
<a name="499"><span class="lineNum">     499 </span>            :  * Returns true if idle, false if not.</a>
<span class="lineNum">     500 </span>            :  */
<span class="lineNum">     501 </span><span class="lineNoCov">          0 : bool r100_gui_idle(struct radeon_device *rdev)</span>
<span class="lineNum">     502 </span>            : {
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :         if (RREG32(RADEON_RBBM_STATUS) &amp; RADEON_RBBM_ACTIVE)</span>
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     505 </span>            :         else
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     507 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     508 </span>            : 
<span class="lineNum">     509 </span>            : /* hpd for digital panel detect/disconnect */
<span class="lineNum">     510 </span>            : /**
<span class="lineNum">     511 </span>            :  * r100_hpd_sense - hpd sense callback.
<span class="lineNum">     512 </span>            :  *
<span class="lineNum">     513 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     514 </span>            :  * @hpd: hpd (hotplug detect) pin
<span class="lineNum">     515 </span>            :  *
<span class="lineNum">     516 </span>            :  * Checks if a digital monitor is connected (r1xx-r4xx).
<a name="517"><span class="lineNum">     517 </span>            :  * Returns true if connected, false if not connected.</a>
<span class="lineNum">     518 </span>            :  */
<span class="lineNum">     519 </span><span class="lineNoCov">          0 : bool r100_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd)</span>
<span class="lineNum">     520 </span>            : {
<span class="lineNum">     521 </span>            :         bool connected = false;
<span class="lineNum">     522 </span>            : 
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :         switch (hpd) {</span>
<span class="lineNum">     524 </span>            :         case RADEON_HPD_1:
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :                 if (RREG32(RADEON_FP_GEN_CNTL) &amp; RADEON_FP_DETECT_SENSE)</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :                         connected = true;</span>
<span class="lineNum">     527 </span>            :                 break;
<span class="lineNum">     528 </span>            :         case RADEON_HPD_2:
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :                 if (RREG32(RADEON_FP2_GEN_CNTL) &amp; RADEON_FP2_DETECT_SENSE)</span>
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :                         connected = true;</span>
<span class="lineNum">     531 </span>            :                 break;
<span class="lineNum">     532 </span>            :         default:
<span class="lineNum">     533 </span>            :                 break;
<span class="lineNum">     534 </span>            :         }
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :         return connected;</span>
<span class="lineNum">     536 </span>            : }
<span class="lineNum">     537 </span>            : 
<span class="lineNum">     538 </span>            : /**
<span class="lineNum">     539 </span>            :  * r100_hpd_set_polarity - hpd set polarity callback.
<span class="lineNum">     540 </span>            :  *
<span class="lineNum">     541 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     542 </span>            :  * @hpd: hpd (hotplug detect) pin
<span class="lineNum">     543 </span>            :  *
<a name="544"><span class="lineNum">     544 </span>            :  * Set the polarity of the hpd pin (r1xx-r4xx).</a>
<span class="lineNum">     545 </span>            :  */
<span class="lineNum">     546 </span><span class="lineNoCov">          0 : void r100_hpd_set_polarity(struct radeon_device *rdev,</span>
<span class="lineNum">     547 </span>            :                            enum radeon_hpd_id hpd)
<span class="lineNum">     548 </span>            : {
<span class="lineNum">     549 </span>            :         u32 tmp;
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :         bool connected = r100_hpd_sense(rdev, hpd);</span>
<span class="lineNum">     551 </span>            : 
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :         switch (hpd) {</span>
<span class="lineNum">     553 </span>            :         case RADEON_HPD_1:
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :                 tmp = RREG32(RADEON_FP_GEN_CNTL);</span>
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :                 if (connected)</span>
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~RADEON_FP_DETECT_INT_POL;</span>
<span class="lineNum">     557 </span>            :                 else
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :                         tmp |= RADEON_FP_DETECT_INT_POL;</span>
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_FP_GEN_CNTL, tmp);</span>
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     561 </span>            :         case RADEON_HPD_2:
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :                 tmp = RREG32(RADEON_FP2_GEN_CNTL);</span>
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :                 if (connected)</span>
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~RADEON_FP2_DETECT_INT_POL;</span>
<span class="lineNum">     565 </span>            :                 else
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :                         tmp |= RADEON_FP2_DETECT_INT_POL;</span>
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_FP2_GEN_CNTL, tmp);</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     569 </span>            :         default:
<span class="lineNum">     570 </span>            :                 break;
<span class="lineNum">     571 </span>            :         }
<span class="lineNum">     572 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     573 </span>            : 
<span class="lineNum">     574 </span>            : /**
<span class="lineNum">     575 </span>            :  * r100_hpd_init - hpd setup callback.
<span class="lineNum">     576 </span>            :  *
<span class="lineNum">     577 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     578 </span>            :  *
<span class="lineNum">     579 </span>            :  * Setup the hpd pins used by the card (r1xx-r4xx).
<a name="580"><span class="lineNum">     580 </span>            :  * Set the polarity, and enable the hpd interrupts.</a>
<span class="lineNum">     581 </span>            :  */
<span class="lineNum">     582 </span><span class="lineNoCov">          0 : void r100_hpd_init(struct radeon_device *rdev)</span>
<span class="lineNum">     583 </span>            : {
<span class="lineNum">     584 </span><span class="lineNoCov">          0 :         struct drm_device *dev = rdev-&gt;ddev;</span>
<span class="lineNum">     585 </span>            :         struct drm_connector *connector;
<span class="lineNum">     586 </span>            :         unsigned enable = 0;
<span class="lineNum">     587 </span>            : 
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :         list_for_each_entry(connector, &amp;dev-&gt;mode_config.connector_list, head) {</span>
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :                 struct radeon_connector *radeon_connector = to_radeon_connector(connector);</span>
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :                 enable |= 1 &lt;&lt; radeon_connector-&gt;hpd.hpd;</span>
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :                 radeon_hpd_set_polarity(rdev, radeon_connector-&gt;hpd.hpd);</span>
<span class="lineNum">     592 </span>            :         }
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :         radeon_irq_kms_enable_hpd(rdev, enable);</span>
<span class="lineNum">     594 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     595 </span>            : 
<span class="lineNum">     596 </span>            : /**
<span class="lineNum">     597 </span>            :  * r100_hpd_fini - hpd tear down callback.
<span class="lineNum">     598 </span>            :  *
<span class="lineNum">     599 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     600 </span>            :  *
<span class="lineNum">     601 </span>            :  * Tear down the hpd pins used by the card (r1xx-r4xx).
<a name="602"><span class="lineNum">     602 </span>            :  * Disable the hpd interrupts.</a>
<span class="lineNum">     603 </span>            :  */
<span class="lineNum">     604 </span><span class="lineNoCov">          0 : void r100_hpd_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     605 </span>            : {
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :         struct drm_device *dev = rdev-&gt;ddev;</span>
<span class="lineNum">     607 </span>            :         struct drm_connector *connector;
<span class="lineNum">     608 </span>            :         unsigned disable = 0;
<span class="lineNum">     609 </span>            : 
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :         list_for_each_entry(connector, &amp;dev-&gt;mode_config.connector_list, head) {</span>
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :                 struct radeon_connector *radeon_connector = to_radeon_connector(connector);</span>
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :                 disable |= 1 &lt;&lt; radeon_connector-&gt;hpd.hpd;</span>
<span class="lineNum">     613 </span>            :         }
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :         radeon_irq_kms_disable_hpd(rdev, disable);</span>
<span class="lineNum">     615 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     616 </span>            : 
<span class="lineNum">     617 </span>            : /*
<a name="618"><span class="lineNum">     618 </span>            :  * PCI GART</a>
<span class="lineNum">     619 </span>            :  */
<span class="lineNum">     620 </span><span class="lineNoCov">          0 : void r100_pci_gart_tlb_flush(struct radeon_device *rdev)</span>
<span class="lineNum">     621 </span>            : {
<span class="lineNum">     622 </span>            :         /* TODO: can we do somethings here ? */
<span class="lineNum">     623 </span>            :         /* It seems hw only cache one entry so we should discard this
<span class="lineNum">     624 </span>            :          * entry otherwise if first GPU GART read hit this entry it
<span class="lineNum">     625 </span>            :          * could end up in wrong address. */
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     627 </span>            : 
<span class="lineNum">     628 </span><span class="lineNoCov">          0 : int r100_pci_gart_init(struct radeon_device *rdev)</span>
<span class="lineNum">     629 </span>            : {
<span class="lineNum">     630 </span>            :         int r;
<span class="lineNum">     631 </span>            : 
<span class="lineNum">     632 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.ptr) {</span>
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;R100 PCI GART already initialized\n&quot;);</span>
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     635 </span>            :         }
<span class="lineNum">     636 </span>            :         /* Initialize common gart structure */
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :         r = radeon_gart_init(rdev);</span>
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.table_size = rdev-&gt;gart.num_gpu_pages * 4;</span>
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :         rdev-&gt;asic-&gt;gart.tlb_flush = &amp;r100_pci_gart_tlb_flush;</span>
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :         rdev-&gt;asic-&gt;gart.get_page_entry = &amp;r100_pci_gart_get_page_entry;</span>
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :         rdev-&gt;asic-&gt;gart.set_page = &amp;r100_pci_gart_set_page;</span>
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :         return radeon_gart_table_ram_alloc(rdev);</span>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     646 </span>            : 
<span class="lineNum">     647 </span><span class="lineNoCov">          0 : int r100_pci_gart_enable(struct radeon_device *rdev)</span>
<span class="lineNum">     648 </span>            : {
<span class="lineNum">     649 </span>            :         uint32_t tmp;
<span class="lineNum">     650 </span>            : 
<span class="lineNum">     651 </span>            :         /* discard memory request outside of configured range */
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :         tmp = RREG32(RADEON_AIC_CNTL) | RADEON_DIS_OUT_OF_PCI_GART_ACCESS;</span>
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :         WREG32(RADEON_AIC_CNTL, tmp);</span>
<span class="lineNum">     654 </span>            :         /* set address range for PCI address translate */
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :         WREG32(RADEON_AIC_LO_ADDR, rdev-&gt;mc.gtt_start);</span>
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :         WREG32(RADEON_AIC_HI_ADDR, rdev-&gt;mc.gtt_end);</span>
<span class="lineNum">     657 </span>            :         /* set PCI GART page-table base address */
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :         WREG32(RADEON_AIC_PT_BASE, rdev-&gt;gart.table_addr);</span>
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :         tmp = RREG32(RADEON_AIC_CNTL) | RADEON_PCIGART_TRANSLATE_EN;</span>
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :         WREG32(RADEON_AIC_CNTL, tmp);</span>
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :         r100_pci_gart_tlb_flush(rdev);</span>
<span class="lineNum">     662 </span>            :         DRM_INFO(&quot;PCI GART of %uM enabled (table at 0x%016llX).\n&quot;,
<span class="lineNum">     663 </span>            :                  (unsigned)(rdev-&gt;mc.gtt_size &gt;&gt; 20),
<span class="lineNum">     664 </span>            :                  (unsigned long long)rdev-&gt;gart.table_addr);
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.ready = true;</span>
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="667"><span class="lineNum">     667 </span>            : }</a>
<span class="lineNum">     668 </span>            : 
<span class="lineNum">     669 </span><span class="lineNoCov">          0 : void r100_pci_gart_disable(struct radeon_device *rdev)</span>
<span class="lineNum">     670 </span>            : {
<span class="lineNum">     671 </span>            :         uint32_t tmp;
<span class="lineNum">     672 </span>            : 
<span class="lineNum">     673 </span>            :         /* discard memory request outside of configured range */
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :         tmp = RREG32(RADEON_AIC_CNTL) | RADEON_DIS_OUT_OF_PCI_GART_ACCESS;</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :         WREG32(RADEON_AIC_CNTL, tmp &amp; ~RADEON_PCIGART_TRANSLATE_EN);</span>
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :         WREG32(RADEON_AIC_LO_ADDR, 0);</span>
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :         WREG32(RADEON_AIC_HI_ADDR, 0);</span>
<a name="678"><span class="lineNum">     678 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     679 </span>            : 
<span class="lineNum">     680 </span><span class="lineNoCov">          0 : uint64_t r100_pci_gart_get_page_entry(uint64_t addr, uint32_t flags)</span>
<span class="lineNum">     681 </span>            : {
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :         return addr;</span>
<a name="683"><span class="lineNum">     683 </span>            : }</a>
<span class="lineNum">     684 </span>            : 
<span class="lineNum">     685 </span><span class="lineNoCov">          0 : void r100_pci_gart_set_page(struct radeon_device *rdev, unsigned i,</span>
<span class="lineNum">     686 </span>            :                             uint64_t entry)
<span class="lineNum">     687 </span>            : {
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :         u32 *gtt = rdev-&gt;gart.ptr;</span>
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :         gtt[i] = cpu_to_le32(lower_32_bits(entry));</span>
<a name="690"><span class="lineNum">     690 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     691 </span>            : 
<span class="lineNum">     692 </span><span class="lineNoCov">          0 : void r100_pci_gart_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     693 </span>            : {
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :         radeon_gart_fini(rdev);</span>
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :         r100_pci_gart_disable(rdev);</span>
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :         radeon_gart_table_ram_free(rdev);</span>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     698 </span>            : 
<span class="lineNum">     699 </span><span class="lineNoCov">          0 : int r100_irq_set(struct radeon_device *rdev)</span>
<span class="lineNum">     700 </span>            : {
<span class="lineNum">     701 </span>            :         uint32_t tmp = 0;
<span class="lineNum">     702 </span>            : 
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;Can't enable IRQ/MSI because no handler is installed\n&quot;);</span>
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :                 WREG32(R_000040_GEN_INT_CNTL, 0);</span>
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     707 </span>            :         }
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :         if (atomic_read(&amp;rdev-&gt;irq.ring_int[RADEON_RING_TYPE_GFX_INDEX])) {</span>
<span class="lineNum">     709 </span>            :                 tmp |= RADEON_SW_INT_ENABLE;
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.crtc_vblank_int[0] ||</span>
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :             atomic_read(&amp;rdev-&gt;irq.pflip[0])) {</span>
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :                 tmp |= RADEON_CRTC_VBLANK_MASK;</span>
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.crtc_vblank_int[1] ||</span>
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :             atomic_read(&amp;rdev-&gt;irq.pflip[1])) {</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :                 tmp |= RADEON_CRTC2_VBLANK_MASK;</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[0]) {</span>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :                 tmp |= RADEON_FP_DETECT_MASK;</span>
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[1]) {</span>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                 tmp |= RADEON_FP2_DETECT_MASK;</span>
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :         WREG32(RADEON_GEN_INT_CNTL, tmp);</span>
<span class="lineNum">     726 </span>            : 
<span class="lineNum">     727 </span>            :         /* read back to post the write */
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :         RREG32(RADEON_GEN_INT_CNTL);</span>
<span class="lineNum">     729 </span>            : 
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     732 </span>            : 
<span class="lineNum">     733 </span><span class="lineNoCov">          0 : void r100_irq_disable(struct radeon_device *rdev)</span>
<span class="lineNum">     734 </span>            : {
<span class="lineNum">     735 </span>            :         u32 tmp;
<span class="lineNum">     736 </span>            : 
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :         WREG32(R_000040_GEN_INT_CNTL, 0);</span>
<span class="lineNum">     738 </span>            :         /* Wait and acknowledge irq */
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :         tmp = RREG32(R_000044_GEN_INT_STATUS);</span>
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :         WREG32(R_000044_GEN_INT_STATUS, tmp);</span>
<a name="742"><span class="lineNum">     742 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     743 </span>            : 
<span class="lineNum">     744 </span><span class="lineNoCov">          0 : static uint32_t r100_irq_ack(struct radeon_device *rdev)</span>
<span class="lineNum">     745 </span>            : {
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :         uint32_t irqs = RREG32(RADEON_GEN_INT_STATUS);</span>
<span class="lineNum">     747 </span>            :         uint32_t irq_mask = RADEON_SW_INT_TEST |
<span class="lineNum">     748 </span>            :                 RADEON_CRTC_VBLANK_STAT | RADEON_CRTC2_VBLANK_STAT |
<span class="lineNum">     749 </span>            :                 RADEON_FP_DETECT_STAT | RADEON_FP2_DETECT_STAT;
<span class="lineNum">     750 </span>            : 
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :         if (irqs) {</span>
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_GEN_INT_STATUS, irqs);</span>
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :         return irqs &amp; irq_mask;</span>
<a name="755"><span class="lineNum">     755 </span>            : }</a>
<span class="lineNum">     756 </span>            : 
<span class="lineNum">     757 </span><span class="lineNoCov">          0 : int r100_irq_process(struct radeon_device *rdev)</span>
<span class="lineNum">     758 </span>            : {
<span class="lineNum">     759 </span>            :         uint32_t status, msi_rearm;
<span class="lineNum">     760 </span>            :         bool queue_hotplug = false;
<span class="lineNum">     761 </span>            : 
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :         status = r100_irq_ack(rdev);</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :         if (!status) {</span>
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">     765 </span>            :         }
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :         if (rdev-&gt;shutdown) {</span>
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">     768 </span>            :         }
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :         while (status) {</span>
<span class="lineNum">     770 </span>            :                 /* SW interrupt */
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :                 if (status &amp; RADEON_SW_INT_TEST) {</span>
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :                         radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     774 </span>            :                 /* Vertical blank interrupts */
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :                 if (status &amp; RADEON_CRTC_VBLANK_STAT) {</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;irq.crtc_vblank_int[0]) {</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :                                 drm_handle_vblank(rdev-&gt;ddev, 0);</span>
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.vblank_sync = true;</span>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :                                 wake_up(&amp;rdev-&gt;irq.vblank_queue);</span>
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :                         if (atomic_read(&amp;rdev-&gt;irq.pflip[0]))</span>
<span class="lineNum">     782 </span><span class="lineNoCov">          0 :                                 radeon_crtc_handle_vblank(rdev, 0);</span>
<span class="lineNum">     783 </span>            :                 }
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :                 if (status &amp; RADEON_CRTC2_VBLANK_STAT) {</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;irq.crtc_vblank_int[1]) {</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :                                 drm_handle_vblank(rdev-&gt;ddev, 1);</span>
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.vblank_sync = true;</span>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :                                 wake_up(&amp;rdev-&gt;irq.vblank_queue);</span>
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :                         if (atomic_read(&amp;rdev-&gt;irq.pflip[1]))</span>
<span class="lineNum">     791 </span><span class="lineNoCov">          0 :                                 radeon_crtc_handle_vblank(rdev, 1);</span>
<span class="lineNum">     792 </span>            :                 }
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :                 if (status &amp; RADEON_FP_DETECT_STAT) {</span>
<span class="lineNum">     794 </span>            :                         queue_hotplug = true;
<span class="lineNum">     795 </span>            :                         DRM_DEBUG(&quot;HPD1\n&quot;);
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :                 if (status &amp; RADEON_FP2_DETECT_STAT) {</span>
<span class="lineNum">     798 </span>            :                         queue_hotplug = true;
<span class="lineNum">     799 </span>            :                         DRM_DEBUG(&quot;HPD2\n&quot;);
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :                 status = r100_irq_ack(rdev);</span>
<span class="lineNum">     802 </span>            :         }
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :         if (queue_hotplug)</span>
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :                 schedule_delayed_work(&amp;rdev-&gt;hotplug_work, 0);</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :         if (rdev-&gt;msi_enabled) {</span>
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :                 switch (rdev-&gt;family) {</span>
<span class="lineNum">     807 </span>            :                 case CHIP_RS400:
<span class="lineNum">     808 </span>            :                 case CHIP_RS480:
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :                         msi_rearm = RREG32(RADEON_AIC_CNTL) &amp; ~RS400_MSI_REARM;</span>
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :                         WREG32(RADEON_AIC_CNTL, msi_rearm);</span>
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :                         WREG32(RADEON_AIC_CNTL, msi_rearm | RS400_MSI_REARM);</span>
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     813 </span>            :                 default:
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :                         WREG32(RADEON_MSI_REARM_EN, RV370_MSI_REARM_EN);</span>
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     816 </span>            :                 }
<span class="lineNum">     817 </span>            :         }
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :         return IRQ_HANDLED;</span>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     820 </span>            : 
<span class="lineNum">     821 </span><span class="lineNoCov">          0 : u32 r100_get_vblank_counter(struct radeon_device *rdev, int crtc)</span>
<span class="lineNum">     822 </span>            : {
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :         if (crtc == 0)</span>
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :                 return RREG32(RADEON_CRTC_CRNT_FRAME);</span>
<span class="lineNum">     825 </span>            :         else
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :                 return RREG32(RADEON_CRTC2_CRNT_FRAME);</span>
<span class="lineNum">     827 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     828 </span>            : 
<span class="lineNum">     829 </span>            : /**
<span class="lineNum">     830 </span>            :  * r100_ring_hdp_flush - flush Host Data Path via the ring buffer
<span class="lineNum">     831 </span>            :  * rdev: radeon device structure
<a name="832"><span class="lineNum">     832 </span>            :  * ring: ring buffer struct for emitting packets</a>
<span class="lineNum">     833 </span>            :  */
<span class="lineNum">     834 </span><span class="lineNoCov">          0 : static void r100_ring_hdp_flush(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">     835 </span>            : {
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_HOST_PATH_CNTL, 0));</span>
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, rdev-&gt;config.r100.hdp_cntl |</span>
<span class="lineNum">     838 </span>            :                                 RADEON_HDP_READ_BUFFER_INVALIDATE);
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_HOST_PATH_CNTL, 0));</span>
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, rdev-&gt;config.r100.hdp_cntl);</span>
<span class="lineNum">     841 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     842 </span>            : 
<a name="843"><span class="lineNum">     843 </span>            : /* Who ever call radeon_fence_emit should call ring_lock and ask</a>
<span class="lineNum">     844 </span>            :  * for enough space (today caller are ib schedule and buffer move) */
<span class="lineNum">     845 </span><span class="lineNoCov">          0 : void r100_fence_ring_emit(struct radeon_device *rdev,</span>
<span class="lineNum">     846 </span>            :                           struct radeon_fence *fence)
<span class="lineNum">     847 </span>            : {
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[fence-&gt;ring];</span>
<span class="lineNum">     849 </span>            : 
<span class="lineNum">     850 </span>            :         /* We have to make sure that caches are flushed before
<span class="lineNum">     851 </span>            :          * CPU might read something from VRAM. */
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_RB3D_DSTCACHE_CTLSTAT, 0));</span>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, RADEON_RB3D_DC_FLUSH_ALL);</span>
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_RB3D_ZCACHE_CTLSTAT, 0));</span>
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, RADEON_RB3D_ZC_FLUSH_ALL);</span>
<span class="lineNum">     856 </span>            :         /* Wait until IDLE &amp; CLEAN */
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_WAIT_UNTIL, 0));</span>
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, RADEON_WAIT_2D_IDLECLEAN | RADEON_WAIT_3D_IDLECLEAN);</span>
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :         r100_ring_hdp_flush(rdev, ring);</span>
<span class="lineNum">     860 </span>            :         /* Emit fence sequence &amp; fire IRQ */
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(rdev-&gt;fence_drv[fence-&gt;ring].scratch_reg, 0));</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, fence-&gt;seq);</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_GEN_INT_STATUS, 0));</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, RADEON_SW_INT_FIRE);</span>
<a name="865"><span class="lineNum">     865 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     866 </span>            : 
<span class="lineNum">     867 </span><span class="lineNoCov">          0 : bool r100_semaphore_ring_emit(struct radeon_device *rdev,</span>
<span class="lineNum">     868 </span>            :                               struct radeon_ring *ring,
<span class="lineNum">     869 </span>            :                               struct radeon_semaphore *semaphore,
<span class="lineNum">     870 </span>            :                               bool emit_wait)
<span class="lineNum">     871 </span>            : {
<span class="lineNum">     872 </span>            :         /* Unused on older asics, since we don't have semaphores or multiple rings */
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :         BUG();</span>
<span class="lineNum">     874 </span>            :         return false;
<a name="875"><span class="lineNum">     875 </span>            : }</a>
<span class="lineNum">     876 </span>            : 
<span class="lineNum">     877 </span><span class="lineNoCov">          0 : struct radeon_fence *r100_copy_blit(struct radeon_device *rdev,</span>
<span class="lineNum">     878 </span>            :                                     uint64_t src_offset,
<span class="lineNum">     879 </span>            :                                     uint64_t dst_offset,
<span class="lineNum">     880 </span>            :                                     unsigned num_gpu_pages,
<span class="lineNum">     881 </span>            :                                     struct reservation_object *resv)
<span class="lineNum">     882 </span>            : {
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :         struct radeon_fence *fence;</span>
<span class="lineNum">     885 </span>            :         uint32_t cur_pages;
<span class="lineNum">     886 </span>            :         uint32_t stride_bytes = RADEON_GPU_PAGE_SIZE;
<span class="lineNum">     887 </span>            :         uint32_t pitch;
<span class="lineNum">     888 </span>            :         uint32_t stride_pixels;
<span class="lineNum">     889 </span>            :         unsigned ndw;
<span class="lineNum">     890 </span>            :         int num_loops;
<span class="lineNum">     891 </span>            :         int r = 0;
<span class="lineNum">     892 </span>            : 
<span class="lineNum">     893 </span>            :         /* radeon limited to 16k stride */
<span class="lineNum">     894 </span>            :         stride_bytes &amp;= 0x3fff;
<span class="lineNum">     895 </span>            :         /* radeon pitch is /64 */
<span class="lineNum">     896 </span>            :         pitch = stride_bytes / 64;
<span class="lineNum">     897 </span>            :         stride_pixels = stride_bytes / 4;
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :         num_loops = DIV_ROUND_UP(num_gpu_pages, 8191);</span>
<span class="lineNum">     899 </span>            : 
<span class="lineNum">     900 </span>            :         /* Ask for enough room for blit + flush + fence */
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :         ndw = 64 + (10 * num_loops);</span>
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, ndw);</span>
<span class="lineNum">     903 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: moving bo (%d) asking for %u dw.\n&quot;, r, ndw);</span>
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :                 return ERR_PTR(-EINVAL);</span>
<span class="lineNum">     906 </span>            :         }
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :         while (num_gpu_pages &gt; 0) {</span>
<span class="lineNum">     908 </span>            :                 cur_pages = num_gpu_pages;
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :                 if (cur_pages &gt; 8191) {</span>
<span class="lineNum">     910 </span>            :                         cur_pages = 8191;
<span class="lineNum">     911 </span>            :                 }
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :                 num_gpu_pages -= cur_pages;</span>
<span class="lineNum">     913 </span>            : 
<span class="lineNum">     914 </span>            :                 /* pages are in Y direction - height
<span class="lineNum">     915 </span>            :                    page width in X direction - width */
<span class="lineNum">     916 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET3(PACKET3_BITBLT_MULTI, 8));</span>
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring,</span>
<span class="lineNum">     918 </span>            :                                   RADEON_GMC_SRC_PITCH_OFFSET_CNTL |
<span class="lineNum">     919 </span>            :                                   RADEON_GMC_DST_PITCH_OFFSET_CNTL |
<span class="lineNum">     920 </span>            :                                   RADEON_GMC_SRC_CLIPPING |
<span class="lineNum">     921 </span>            :                                   RADEON_GMC_DST_CLIPPING |
<span class="lineNum">     922 </span>            :                                   RADEON_GMC_BRUSH_NONE |
<span class="lineNum">     923 </span>            :                                   (RADEON_COLOR_FORMAT_ARGB8888 &lt;&lt; 8) |
<span class="lineNum">     924 </span>            :                                   RADEON_GMC_SRC_DATATYPE_COLOR |
<span class="lineNum">     925 </span>            :                                   RADEON_ROP3_S |
<span class="lineNum">     926 </span>            :                                   RADEON_DP_SRC_SOURCE_MEMORY |
<span class="lineNum">     927 </span>            :                                   RADEON_GMC_CLR_CMP_CNTL_DIS |
<span class="lineNum">     928 </span>            :                                   RADEON_GMC_WR_MSK_DIS);
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, (pitch &lt;&lt; 22) | (src_offset &gt;&gt; 10));</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, (pitch &lt;&lt; 22) | (dst_offset &gt;&gt; 10));</span>
<span class="lineNum">     931 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, (0x1fff) | (0x1fff &lt;&lt; 16));</span>
<span class="lineNum">     932 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, 0);</span>
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, (0x1fff) | (0x1fff &lt;&lt; 16));</span>
<span class="lineNum">     934 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, num_gpu_pages);</span>
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, num_gpu_pages);</span>
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, cur_pages | (stride_pixels &lt;&lt; 16));</span>
<span class="lineNum">     937 </span>            :         }
<span class="lineNum">     938 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_DSTCACHE_CTLSTAT, 0));</span>
<span class="lineNum">     939 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, RADEON_RB2D_DC_FLUSH_ALL);</span>
<span class="lineNum">     940 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_WAIT_UNTIL, 0));</span>
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring,</span>
<span class="lineNum">     942 </span>            :                           RADEON_WAIT_2D_IDLECLEAN |
<span class="lineNum">     943 </span>            :                           RADEON_WAIT_HOST_IDLECLEAN |
<span class="lineNum">     944 </span>            :                           RADEON_WAIT_DMA_GUI_IDLE);
<span class="lineNum">     945 </span><span class="lineNoCov">          0 :         r = radeon_fence_emit(rdev, &amp;fence, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :                 radeon_ring_unlock_undo(rdev, ring);</span>
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :                 return ERR_PTR(r);</span>
<span class="lineNum">     949 </span>            :         }
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :         return fence;</span>
<a name="952"><span class="lineNum">     952 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     953 </span>            : 
<span class="lineNum">     954 </span><span class="lineNoCov">          0 : static int r100_cp_wait_for_idle(struct radeon_device *rdev)</span>
<span class="lineNum">     955 </span>            : {
<span class="lineNum">     956 </span>            :         unsigned i;
<span class="lineNum">     957 </span>            :         u32 tmp;
<span class="lineNum">     958 </span>            : 
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :                 tmp = RREG32(R_000E40_RBBM_STATUS);</span>
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :                 if (!G_000E40_CP_CMDSTRM_BUSY(tmp)) {</span>
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">     963 </span>            :                 }
<span class="lineNum">     964 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     965 </span>            :         }
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :         return -1;</span>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     968 </span>            : 
<span class="lineNum">     969 </span><span class="lineNoCov">          0 : void r100_ring_start(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">     970 </span>            : {
<span class="lineNum">     971 </span>            :         int r;
<span class="lineNum">     972 </span>            : 
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, 2);</span>
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     975 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     976 </span>            :         }
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_ISYNC_CNTL, 0));</span>
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring,</span>
<span class="lineNum">     979 </span>            :                           RADEON_ISYNC_ANY2D_IDLE3D |
<span class="lineNum">     980 </span>            :                           RADEON_ISYNC_ANY3D_IDLE2D |
<span class="lineNum">     981 </span>            :                           RADEON_ISYNC_WAIT_IDLEGUI |
<span class="lineNum">     982 </span>            :                           RADEON_ISYNC_CPSCRATCH_IDLEGUI);
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">     984 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     985 </span>            : 
<a name="986"><span class="lineNum">     986 </span>            : </a>
<span class="lineNum">     987 </span>            : /* Load the microcode for the CP */
<span class="lineNum">     988 </span><span class="lineNoCov">          0 : static int r100_cp_init_microcode(struct radeon_device *rdev)</span>
<span class="lineNum">     989 </span>            : {
<span class="lineNum">     990 </span>            :         const char *fw_name = NULL;
<span class="lineNum">     991 </span>            :         int err;
<span class="lineNum">     992 </span>            : 
<span class="lineNum">     993 </span>            :         DRM_DEBUG_KMS(&quot;\n&quot;);
<span class="lineNum">     994 </span>            : 
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_R100) || (rdev-&gt;family == CHIP_RV100) ||</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_RV200) || (rdev-&gt;family == CHIP_RS100) ||</span>
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_RS200)) {</span>
<span class="lineNum">     998 </span>            :                 DRM_INFO(&quot;Loading R100 Microcode\n&quot;);
<span class="lineNum">     999 </span>            :                 fw_name = FIRMWARE_R100;
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :         } else if ((rdev-&gt;family == CHIP_R200) ||</span>
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_RV250) ||</span>
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_RV280) ||</span>
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_RS300)) {</span>
<span class="lineNum">    1004 </span>            :                 DRM_INFO(&quot;Loading R200 Microcode\n&quot;);
<span class="lineNum">    1005 </span>            :                 fw_name = FIRMWARE_R200;
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :         } else if ((rdev-&gt;family == CHIP_R300) ||</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_R350) ||</span>
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_RV350) ||</span>
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_RV380) ||</span>
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_RS400) ||</span>
<span class="lineNum">    1011 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_RS480)) {</span>
<span class="lineNum">    1012 </span>            :                 DRM_INFO(&quot;Loading R300 Microcode\n&quot;);
<span class="lineNum">    1013 </span>            :                 fw_name = FIRMWARE_R300;
<span class="lineNum">    1014 </span><span class="lineNoCov">          0 :         } else if ((rdev-&gt;family == CHIP_R420) ||</span>
<span class="lineNum">    1015 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_R423) ||</span>
<span class="lineNum">    1016 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_RV410)) {</span>
<span class="lineNum">    1017 </span>            :                 DRM_INFO(&quot;Loading R400 Microcode\n&quot;);
<span class="lineNum">    1018 </span>            :                 fw_name = FIRMWARE_R420;
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :         } else if ((rdev-&gt;family == CHIP_RS690) ||</span>
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_RS740)) {</span>
<span class="lineNum">    1021 </span>            :                 DRM_INFO(&quot;Loading RS690/RS740 Microcode\n&quot;);
<span class="lineNum">    1022 </span>            :                 fw_name = FIRMWARE_RS690;
<span class="lineNum">    1023 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family == CHIP_RS600) {</span>
<span class="lineNum">    1024 </span>            :                 DRM_INFO(&quot;Loading RS600 Microcode\n&quot;);
<span class="lineNum">    1025 </span>            :                 fw_name = FIRMWARE_RS600;
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :         } else if ((rdev-&gt;family == CHIP_RV515) ||</span>
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_R520) ||</span>
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_RV530) ||</span>
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_R580) ||</span>
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_RV560) ||</span>
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :                    (rdev-&gt;family == CHIP_RV570)) {</span>
<span class="lineNum">    1032 </span>            :                 DRM_INFO(&quot;Loading R500 Microcode\n&quot;);
<span class="lineNum">    1033 </span>            :                 fw_name = FIRMWARE_R520;
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1035 </span>            : 
<span class="lineNum">    1036 </span><span class="lineNoCov">          0 :         err = request_firmware(&amp;rdev-&gt;me_fw, fw_name, rdev-&gt;dev);</span>
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :         if (err) {</span>
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :                 printk(KERN_ERR &quot;radeon_cp: Failed to load firmware \&quot;%s\&quot;\n&quot;,</span>
<span class="lineNum">    1039 </span>            :                        fw_name);
<span class="lineNum">    1040 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;me_fw-&gt;size % 8) {</span>
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                 printk(KERN_ERR</span>
<span class="lineNum">    1042 </span>            :                        &quot;radeon_cp: Bogus length %zu in firmware \&quot;%s\&quot;\n&quot;,
<span class="lineNum">    1043 </span>            :                        rdev-&gt;me_fw-&gt;size, fw_name);
<span class="lineNum">    1044 </span>            :                 err = -EINVAL;
<span class="lineNum">    1045 </span><span class="lineNoCov">          0 :                 release_firmware(rdev-&gt;me_fw);</span>
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :                 rdev-&gt;me_fw = NULL;</span>
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :         return err;</span>
<a name="1049"><span class="lineNum">    1049 </span>            : }</a>
<span class="lineNum">    1050 </span>            : 
<span class="lineNum">    1051 </span><span class="lineNoCov">          0 : u32 r100_gfx_get_rptr(struct radeon_device *rdev,</span>
<span class="lineNum">    1052 </span>            :                       struct radeon_ring *ring)
<span class="lineNum">    1053 </span>            : {
<span class="lineNum">    1054 </span>            :         u32 rptr;
<span class="lineNum">    1055 </span>            : 
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :         if (rdev-&gt;wb.enabled)</span>
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :                 rptr = le32_to_cpu(rdev-&gt;wb.wb[ring-&gt;rptr_offs/4]);</span>
<span class="lineNum">    1058 </span>            :         else
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :                 rptr = RREG32(RADEON_CP_RB_RPTR);</span>
<span class="lineNum">    1060 </span>            : 
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 :         return rptr;</span>
<a name="1062"><span class="lineNum">    1062 </span>            : }</a>
<span class="lineNum">    1063 </span>            : 
<span class="lineNum">    1064 </span><span class="lineNoCov">          0 : u32 r100_gfx_get_wptr(struct radeon_device *rdev,</span>
<span class="lineNum">    1065 </span>            :                       struct radeon_ring *ring)
<span class="lineNum">    1066 </span>            : {
<span class="lineNum">    1067 </span>            :         u32 wptr;
<span class="lineNum">    1068 </span>            : 
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :         wptr = RREG32(RADEON_CP_RB_WPTR);</span>
<span class="lineNum">    1070 </span>            : 
<span class="lineNum">    1071 </span><span class="lineNoCov">          0 :         return wptr;</span>
<a name="1072"><span class="lineNum">    1072 </span>            : }</a>
<span class="lineNum">    1073 </span>            : 
<span class="lineNum">    1074 </span><span class="lineNoCov">          0 : void r100_gfx_set_wptr(struct radeon_device *rdev,</span>
<span class="lineNum">    1075 </span>            :                        struct radeon_ring *ring)
<span class="lineNum">    1076 </span>            : {
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_WPTR, ring-&gt;wptr);</span>
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :         (void)RREG32(RADEON_CP_RB_WPTR);</span>
<a name="1079"><span class="lineNum">    1079 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1080 </span>            : 
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 : static void r100_cp_load_microcode(struct radeon_device *rdev)</span>
<span class="lineNum">    1082 </span>            : {
<span class="lineNum">    1083 </span>            :         const __be32 *fw_data;
<span class="lineNum">    1084 </span>            :         int i, size;
<span class="lineNum">    1085 </span>            : 
<span class="lineNum">    1086 </span><span class="lineNoCov">          0 :         if (r100_gui_wait_for_idle(rdev)) {</span>
<span class="lineNum">    1087 </span><span class="lineNoCov">          0 :                 printk(KERN_WARNING &quot;Failed to wait GUI idle while &quot;</span>
<span class="lineNum">    1088 </span>            :                        &quot;programming pipes. Bad things might happen.\n&quot;);
<span class="lineNum">    1089 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1090 </span>            : 
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 :         if (rdev-&gt;me_fw) {</span>
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :                 size = rdev-&gt;me_fw-&gt;size / 4;</span>
<span class="lineNum">    1093 </span><span class="lineNoCov">          0 :                 fw_data = (const __be32 *)&amp;rdev-&gt;me_fw-&gt;data[0];</span>
<span class="lineNum">    1094 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_CP_ME_RAM_ADDR, 0);</span>
<span class="lineNum">    1095 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; size; i += 2) {</span>
<span class="lineNum">    1096 </span><span class="lineNoCov">          0 :                         WREG32(RADEON_CP_ME_RAM_DATAH,</span>
<span class="lineNum">    1097 </span>            :                                be32_to_cpup(&amp;fw_data[i]));
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :                         WREG32(RADEON_CP_ME_RAM_DATAL,</span>
<span class="lineNum">    1099 </span>            :                                be32_to_cpup(&amp;fw_data[i + 1]));
<span class="lineNum">    1100 </span>            :                 }
<span class="lineNum">    1101 </span>            :         }
<a name="1102"><span class="lineNum">    1102 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1103 </span>            : 
<span class="lineNum">    1104 </span><span class="lineNoCov">          0 : int r100_cp_init(struct radeon_device *rdev, unsigned ring_size)</span>
<span class="lineNum">    1105 </span>            : {
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">    1107 </span>            :         unsigned rb_bufsz;
<span class="lineNum">    1108 </span>            :         unsigned rb_blksz;
<span class="lineNum">    1109 </span>            :         unsigned max_fetch;
<span class="lineNum">    1110 </span>            :         unsigned pre_write_timer;
<span class="lineNum">    1111 </span>            :         unsigned pre_write_limit;
<span class="lineNum">    1112 </span>            :         unsigned indirect2_start;
<span class="lineNum">    1113 </span>            :         unsigned indirect1_start;
<span class="lineNum">    1114 </span>            :         uint32_t tmp;
<span class="lineNum">    1115 </span>            :         int r;
<span class="lineNum">    1116 </span>            : 
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :         if (r100_debugfs_cp_init(rdev)) {</span>
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to register debugfs file for CP !\n&quot;);</span>
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;me_fw) {</span>
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :                 r = r100_cp_init_microcode(rdev);</span>
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Failed to load firmware!\n&quot;);</span>
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1125 </span>            :                 }
<span class="lineNum">    1126 </span>            :         }
<span class="lineNum">    1127 </span>            : 
<span class="lineNum">    1128 </span>            :         /* Align ring size */
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :         rb_bufsz = order_base_2(ring_size / 8);</span>
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 :         ring_size = (1 &lt;&lt; (rb_bufsz + 1)) * 4;</span>
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :         r100_cp_load_microcode(rdev);</span>
<span class="lineNum">    1132 </span><span class="lineNoCov">          0 :         r = radeon_ring_init(rdev, ring, ring_size, RADEON_WB_CP_RPTR_OFFSET,</span>
<span class="lineNum">    1133 </span>            :                              RADEON_CP_PACKET2);
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1135 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1136 </span>            :         }
<span class="lineNum">    1137 </span>            :         /* Each time the cp read 1024 bytes (16 dword/quadword) update
<span class="lineNum">    1138 </span>            :          * the rptr copy in system ram */
<span class="lineNum">    1139 </span>            :         rb_blksz = 9;
<span class="lineNum">    1140 </span>            :         /* cp will read 128bytes at a time (4 dwords) */
<span class="lineNum">    1141 </span>            :         max_fetch = 1;
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :         ring-&gt;align_mask = 16 - 1;</span>
<span class="lineNum">    1143 </span>            :         /* Write to CP_RB_WPTR will be delayed for pre_write_timer clocks */
<span class="lineNum">    1144 </span>            :         pre_write_timer = 64;
<span class="lineNum">    1145 </span>            :         /* Force CP_RB_WPTR write if written more than one time before the
<span class="lineNum">    1146 </span>            :          * delay expire
<span class="lineNum">    1147 </span>            :          */
<span class="lineNum">    1148 </span>            :         pre_write_limit = 0;
<span class="lineNum">    1149 </span>            :         /* Setup the cp cache like this (cache size is 96 dwords) :
<span class="lineNum">    1150 </span>            :          *      RING            0  to 15
<span class="lineNum">    1151 </span>            :          *      INDIRECT1       16 to 79
<span class="lineNum">    1152 </span>            :          *      INDIRECT2       80 to 95
<span class="lineNum">    1153 </span>            :          * So ring cache size is 16dwords (&gt; (2 * max_fetch = 2 * 4dwords))
<span class="lineNum">    1154 </span>            :          *    indirect1 cache size is 64dwords (&gt; (2 * max_fetch = 2 * 4dwords))
<span class="lineNum">    1155 </span>            :          *    indirect2 cache size is 16dwords (&gt; (2 * max_fetch = 2 * 4dwords))
<span class="lineNum">    1156 </span>            :          * Idea being that most of the gpu cmd will be through indirect1 buffer
<span class="lineNum">    1157 </span>            :          * so it gets the bigger cache.
<span class="lineNum">    1158 </span>            :          */
<span class="lineNum">    1159 </span>            :         indirect2_start = 80;
<span class="lineNum">    1160 </span>            :         indirect1_start = 16;
<span class="lineNum">    1161 </span>            :         /* cp setup */
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 :         WREG32(0x718, pre_write_timer | (pre_write_limit &lt;&lt; 28));</span>
<span class="lineNum">    1163 </span><span class="lineNoCov">          0 :         tmp = (REG_SET(RADEON_RB_BUFSZ, rb_bufsz) |</span>
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :                REG_SET(RADEON_RB_BLKSZ, rb_blksz) |</span>
<span class="lineNum">    1165 </span>            :                REG_SET(RADEON_MAX_FETCH, max_fetch));
<span class="lineNum">    1166 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1167 </span>            :         tmp |= RADEON_BUF_SWAP_32BIT;
<span class="lineNum">    1168 </span>            : #endif
<span class="lineNum">    1169 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_CNTL, tmp | RADEON_RB_NO_UPDATE);</span>
<span class="lineNum">    1170 </span>            : 
<span class="lineNum">    1171 </span>            :         /* Set ring address */
<span class="lineNum">    1172 </span>            :         DRM_INFO(&quot;radeon: ring at 0x%016lX\n&quot;, (unsigned long)ring-&gt;gpu_addr);
<span class="lineNum">    1173 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_BASE, ring-&gt;gpu_addr);</span>
<span class="lineNum">    1174 </span>            :         /* Force read &amp; write ptr to 0 */
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_CNTL, tmp | RADEON_RB_RPTR_WR_ENA | RADEON_RB_NO_UPDATE);</span>
<span class="lineNum">    1176 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_RPTR_WR, 0);</span>
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :         ring-&gt;wptr = 0;</span>
<span class="lineNum">    1178 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_WPTR, ring-&gt;wptr);</span>
<span class="lineNum">    1179 </span>            : 
<span class="lineNum">    1180 </span>            :         /* set the wb address whether it's enabled or not */
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :         WREG32(R_00070C_CP_RB_RPTR_ADDR,</span>
<span class="lineNum">    1182 </span>            :                 S_00070C_RB_RPTR_ADDR((rdev-&gt;wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) &gt;&gt; 2));
<span class="lineNum">    1183 </span><span class="lineNoCov">          0 :         WREG32(R_000774_SCRATCH_ADDR, rdev-&gt;wb.gpu_addr + RADEON_WB_SCRATCH_OFFSET);</span>
<span class="lineNum">    1184 </span>            : 
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :         if (rdev-&gt;wb.enabled)</span>
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 :                 WREG32(R_000770_SCRATCH_UMSK, 0xff);</span>
<span class="lineNum">    1187 </span>            :         else {
<span class="lineNum">    1188 </span>            :                 tmp |= RADEON_RB_NO_UPDATE;
<span class="lineNum">    1189 </span><span class="lineNoCov">          0 :                 WREG32(R_000770_SCRATCH_UMSK, 0);</span>
<span class="lineNum">    1190 </span>            :         }
<span class="lineNum">    1191 </span>            : 
<span class="lineNum">    1192 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_CNTL, tmp);</span>
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :         udelay(10);</span>
<span class="lineNum">    1194 </span>            :         /* Set cp mode to bus mastering &amp; enable cp*/
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_CSQ_MODE,</span>
<span class="lineNum">    1196 </span>            :                REG_SET(RADEON_INDIRECT2_START, indirect2_start) |
<span class="lineNum">    1197 </span>            :                REG_SET(RADEON_INDIRECT1_START, indirect1_start));
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_WPTR_DELAY, 0);</span>
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_CSQ_MODE, 0x00004D4D);</span>
<span class="lineNum">    1200 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_CSQ_CNTL, RADEON_CSQ_PRIBM_INDBM);</span>
<span class="lineNum">    1201 </span>            : 
<span class="lineNum">    1202 </span>            :         /* at this point everything should be setup correctly to enable master */
<span class="lineNum">    1203 </span>            :         pci_set_master(rdev-&gt;pdev);
<span class="lineNum">    1204 </span>            : 
<span class="lineNum">    1205 </span><span class="lineNoCov">          0 :         radeon_ring_start(rdev, RADEON_RING_TYPE_GFX_INDEX, &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX]);</span>
<span class="lineNum">    1206 </span><span class="lineNoCov">          0 :         r = radeon_ring_test(rdev, RADEON_RING_TYPE_GFX_INDEX, ring);</span>
<span class="lineNum">    1207 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1208 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: cp isn't working (%d).\n&quot;, r);</span>
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1210 </span>            :         }
<span class="lineNum">    1211 </span><span class="lineNoCov">          0 :         ring-&gt;ready = true;</span>
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :         radeon_ttm_set_active_vram_size(rdev, rdev-&gt;mc.real_vram_size);</span>
<span class="lineNum">    1213 </span>            : 
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :         if (!ring-&gt;rptr_save_reg /* not resuming from suspend */</span>
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :             &amp;&amp; radeon_ring_supports_scratch_reg(rdev, ring)) {</span>
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :                 r = radeon_scratch_get(rdev, &amp;ring-&gt;rptr_save_reg);</span>
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;failed to get scratch reg for rptr save (%d).\n&quot;, r);</span>
<span class="lineNum">    1219 </span><span class="lineNoCov">          0 :                         ring-&gt;rptr_save_reg = 0;</span>
<span class="lineNum">    1220 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1221 </span>            :         }
<span class="lineNum">    1222 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1223"><span class="lineNum">    1223 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1224 </span>            : 
<span class="lineNum">    1225 </span><span class="lineNoCov">          0 : void r100_cp_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    1226 </span>            : {
<span class="lineNum">    1227 </span><span class="lineNoCov">          0 :         if (r100_cp_wait_for_idle(rdev)) {</span>
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Wait for CP idle timeout, shutting down CP.\n&quot;);</span>
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1230 </span>            :         /* Disable ring */
<span class="lineNum">    1231 </span><span class="lineNoCov">          0 :         r100_cp_disable(rdev);</span>
<span class="lineNum">    1232 </span><span class="lineNoCov">          0 :         radeon_scratch_free(rdev, rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX].rptr_save_reg);</span>
<span class="lineNum">    1233 </span><span class="lineNoCov">          0 :         radeon_ring_fini(rdev, &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX]);</span>
<span class="lineNum">    1234 </span>            :         DRM_INFO(&quot;radeon: cp finalized\n&quot;);
<a name="1235"><span class="lineNum">    1235 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1236 </span>            : 
<span class="lineNum">    1237 </span><span class="lineNoCov">          0 : void r100_cp_disable(struct radeon_device *rdev)</span>
<span class="lineNum">    1238 </span>            : {
<span class="lineNum">    1239 </span>            :         /* Disable ring */
<span class="lineNum">    1240 </span><span class="lineNoCov">          0 :         radeon_ttm_set_active_vram_size(rdev, rdev-&gt;mc.visible_vram_size);</span>
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX].ready = false;</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_CSQ_MODE, 0);</span>
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_CSQ_CNTL, 0);</span>
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 :         WREG32(R_000770_SCRATCH_UMSK, 0);</span>
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :         if (r100_gui_wait_for_idle(rdev)) {</span>
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :                 printk(KERN_WARNING &quot;Failed to wait GUI idle while &quot;</span>
<span class="lineNum">    1247 </span>            :                        &quot;programming pipes. Bad things might happen.\n&quot;);
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1249 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1250 </span>            : 
<span class="lineNum">    1251 </span>            : /*
<a name="1252"><span class="lineNum">    1252 </span>            :  * CS functions</a>
<span class="lineNum">    1253 </span>            :  */
<span class="lineNum">    1254 </span><span class="lineNoCov">          0 : int r100_reloc_pitch_offset(struct radeon_cs_parser *p,</span>
<span class="lineNum">    1255 </span>            :                             struct radeon_cs_packet *pkt,
<span class="lineNum">    1256 </span>            :                             unsigned idx,
<span class="lineNum">    1257 </span>            :                             unsigned reg)
<span class="lineNum">    1258 </span>            : {
<span class="lineNum">    1259 </span>            :         int r;
<span class="lineNum">    1260 </span>            :         u32 tile_flags = 0;
<span class="lineNum">    1261 </span>            :         u32 tmp;
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 :         struct radeon_bo_list *reloc;</span>
<span class="lineNum">    1263 </span>            :         u32 value;
<span class="lineNum">    1264 </span>            : 
<span class="lineNum">    1265 </span><span class="lineNoCov">          0 :         r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">    1268 </span>            :                           idx, reg);
<span class="lineNum">    1269 </span><span class="lineNoCov">          0 :                 radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1270 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1271 </span>            :         }
<span class="lineNum">    1272 </span>            : 
<span class="lineNum">    1273 </span><span class="lineNoCov">          0 :         value = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :         tmp = value &amp; 0x003fffff;</span>
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :         tmp += (((u32)reloc-&gt;gpu_offset) &gt;&gt; 10);</span>
<span class="lineNum">    1276 </span>            : 
<span class="lineNum">    1277 </span><span class="lineNoCov">          0 :         if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS)) {</span>
<span class="lineNum">    1278 </span><span class="lineNoCov">          0 :                 if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MACRO)</span>
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 :                         tile_flags |= RADEON_DST_TILE_MACRO;</span>
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :                 if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MICRO) {</span>
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :                         if (reg == RADEON_SRC_PITCH_OFFSET) {</span>
<span class="lineNum">    1282 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Cannot src blit from microtiled surface\n&quot;);</span>
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :                                 radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1285 </span>            :                         }
<span class="lineNum">    1286 </span><span class="lineNoCov">          0 :                         tile_flags |= RADEON_DST_TILE_MICRO;</span>
<span class="lineNum">    1287 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1288 </span>            : 
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :                 tmp |= tile_flags;</span>
<span class="lineNum">    1290 </span><span class="lineNoCov">          0 :                 p-&gt;ib.ptr[idx] = (value &amp; 0x3fc00000) | tmp;</span>
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">    1292 </span><span class="lineNoCov">          0 :                 p-&gt;ib.ptr[idx] = (value &amp; 0xffc00000) | tmp;</span>
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1294"><span class="lineNum">    1294 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1295 </span>            : 
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 : int r100_packet3_load_vbpntr(struct radeon_cs_parser *p,</span>
<span class="lineNum">    1297 </span>            :                              struct radeon_cs_packet *pkt,
<span class="lineNum">    1298 </span>            :                              int idx)
<span class="lineNum">    1299 </span>            : {
<span class="lineNum">    1300 </span>            :         unsigned c, i;
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :         struct radeon_bo_list *reloc;</span>
<span class="lineNum">    1302 </span>            :         struct r100_cs_track *track;
<span class="lineNum">    1303 </span>            :         int r = 0;
<span class="lineNum">    1304 </span>            :         volatile uint32_t *ib;
<span class="lineNum">    1305 </span>            :         u32 idx_value;
<span class="lineNum">    1306 </span>            : 
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :         ib = p-&gt;ib.ptr;</span>
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :         track = (struct r100_cs_track *)p-&gt;track;</span>
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :         c = radeon_get_ib_value(p, idx++) &amp; 0x1F;</span>
<span class="lineNum">    1310 </span><span class="lineNoCov">          0 :         if (c &gt; 16) {</span>
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :             DRM_ERROR(&quot;Only 16 vertex buffers are allowed %d\n&quot;,</span>
<span class="lineNum">    1312 </span>            :                       pkt-&gt;opcode);
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :             radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1314 </span><span class="lineNoCov">          0 :             return -EINVAL;</span>
<span class="lineNum">    1315 </span>            :         }
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :         track-&gt;num_arrays = c;</span>
<span class="lineNum">    1317 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; (c - 1); i+=2, idx+=3) {</span>
<span class="lineNum">    1318 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1319 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1320 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for packet3 %d\n&quot;,</span>
<span class="lineNum">    1321 </span>            :                                   pkt-&gt;opcode);
<span class="lineNum">    1322 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1324 </span>            :                 }
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 :                 idx_value = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1326 </span><span class="lineNoCov">          0 :                 ib[idx+1] = radeon_get_ib_value(p, idx + 1) + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1327 </span>            : 
<span class="lineNum">    1328 </span><span class="lineNoCov">          0 :                 track-&gt;arrays[i + 0].esize = idx_value &gt;&gt; 8;</span>
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :                 track-&gt;arrays[i + 0].robj = reloc-&gt;robj;</span>
<span class="lineNum">    1330 </span><span class="lineNoCov">          0 :                 track-&gt;arrays[i + 0].esize &amp;= 0x7F;</span>
<span class="lineNum">    1331 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1333 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for packet3 %d\n&quot;,</span>
<span class="lineNum">    1334 </span>            :                                   pkt-&gt;opcode);
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1337 </span>            :                 }
<span class="lineNum">    1338 </span><span class="lineNoCov">          0 :                 ib[idx+2] = radeon_get_ib_value(p, idx + 2) + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 :                 track-&gt;arrays[i + 1].robj = reloc-&gt;robj;</span>
<span class="lineNum">    1340 </span><span class="lineNoCov">          0 :                 track-&gt;arrays[i + 1].esize = idx_value &gt;&gt; 24;</span>
<span class="lineNum">    1341 </span><span class="lineNoCov">          0 :                 track-&gt;arrays[i + 1].esize &amp;= 0x7F;</span>
<span class="lineNum">    1342 </span>            :         }
<span class="lineNum">    1343 </span><span class="lineNoCov">          0 :         if (c &amp; 1) {</span>
<span class="lineNum">    1344 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1346 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for packet3 %d\n&quot;,</span>
<span class="lineNum">    1347 </span>            :                                           pkt-&gt;opcode);
<span class="lineNum">    1348 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1349 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1350 </span>            :                 }
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :                 idx_value = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1352 </span><span class="lineNoCov">          0 :                 ib[idx+1] = radeon_get_ib_value(p, idx + 1) + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1353 </span><span class="lineNoCov">          0 :                 track-&gt;arrays[i + 0].robj = reloc-&gt;robj;</span>
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :                 track-&gt;arrays[i + 0].esize = idx_value &gt;&gt; 8;</span>
<span class="lineNum">    1355 </span><span class="lineNoCov">          0 :                 track-&gt;arrays[i + 0].esize &amp;= 0x7F;</span>
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="1358"><span class="lineNum">    1358 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1359 </span>            : 
<span class="lineNum">    1360 </span><span class="lineNoCov">          0 : int r100_cs_parse_packet0(struct radeon_cs_parser *p,</span>
<span class="lineNum">    1361 </span>            :                           struct radeon_cs_packet *pkt,
<span class="lineNum">    1362 </span>            :                           const unsigned *auth, unsigned n,
<span class="lineNum">    1363 </span>            :                           radeon_packet0_check_t check)
<span class="lineNum">    1364 </span>            : {
<span class="lineNum">    1365 </span>            :         unsigned reg;
<span class="lineNum">    1366 </span>            :         unsigned i, j, m;
<span class="lineNum">    1367 </span>            :         unsigned idx;
<span class="lineNum">    1368 </span>            :         int r;
<span class="lineNum">    1369 </span>            : 
<span class="lineNum">    1370 </span><span class="lineNoCov">          0 :         idx = pkt-&gt;idx + 1;</span>
<span class="lineNum">    1371 </span><span class="lineNoCov">          0 :         reg = pkt-&gt;reg;</span>
<span class="lineNum">    1372 </span>            :         /* Check that register fall into register range
<span class="lineNum">    1373 </span>            :          * determined by the number of entry (n) in the
<span class="lineNum">    1374 </span>            :          * safe register bitmap.
<span class="lineNum">    1375 </span>            :          */
<span class="lineNum">    1376 </span><span class="lineNoCov">          0 :         if (pkt-&gt;one_reg_wr) {</span>
<span class="lineNum">    1377 </span><span class="lineNoCov">          0 :                 if ((reg &gt;&gt; 7) &gt; n) {</span>
<span class="lineNum">    1378 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1379 </span>            :                 }
<span class="lineNum">    1380 </span>            :         } else {
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 :                 if (((reg + (pkt-&gt;count &lt;&lt; 2)) &gt;&gt; 7) &gt; n) {</span>
<span class="lineNum">    1382 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1383 </span>            :                 }
<span class="lineNum">    1384 </span>            :         }
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt;= pkt-&gt;count; i++, idx++) {</span>
<span class="lineNum">    1386 </span><span class="lineNoCov">          0 :                 j = (reg &gt;&gt; 7);</span>
<span class="lineNum">    1387 </span><span class="lineNoCov">          0 :                 m = 1 &lt;&lt; ((reg &gt;&gt; 2) &amp; 31);</span>
<span class="lineNum">    1388 </span><span class="lineNoCov">          0 :                 if (auth[j] &amp; m) {</span>
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :                         r = check(p, pkt, idx, reg);</span>
<span class="lineNum">    1390 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    1391 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">    1392 </span>            :                         }
<span class="lineNum">    1393 </span>            :                 }
<span class="lineNum">    1394 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;one_reg_wr) {</span>
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :                         if (!(auth[j] &amp; m)) {</span>
<span class="lineNum">    1396 </span>            :                                 break;
<span class="lineNum">    1397 </span>            :                         }
<span class="lineNum">    1398 </span>            :                 } else {
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :                         reg += 4;</span>
<span class="lineNum">    1400 </span>            :                 }
<span class="lineNum">    1401 </span>            :         }
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1404 </span>            : 
<span class="lineNum">    1405 </span>            : /**
<span class="lineNum">    1406 </span>            :  * r100_cs_packet_next_vline() - parse userspace VLINE packet
<span class="lineNum">    1407 </span>            :  * @parser:             parser structure holding parsing context.
<span class="lineNum">    1408 </span>            :  *
<span class="lineNum">    1409 </span>            :  * Userspace sends a special sequence for VLINE waits.
<span class="lineNum">    1410 </span>            :  * PACKET0 - VLINE_START_END + value
<span class="lineNum">    1411 </span>            :  * PACKET0 - WAIT_UNTIL +_value
<span class="lineNum">    1412 </span>            :  * RELOC (P3) - crtc_id in reloc.
<span class="lineNum">    1413 </span>            :  *
<span class="lineNum">    1414 </span>            :  * This function parses this and relocates the VLINE START END
<span class="lineNum">    1415 </span>            :  * and WAIT UNTIL packets to the correct crtc.
<span class="lineNum">    1416 </span>            :  * It also detects a switched off crtc and nulls out the
<a name="1417"><span class="lineNum">    1417 </span>            :  * wait in that case.</a>
<span class="lineNum">    1418 </span>            :  */
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 : int r100_cs_packet_parse_vline(struct radeon_cs_parser *p)</span>
<span class="lineNum">    1420 </span>            : {
<span class="lineNum">    1421 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">    1422 </span>            :         struct radeon_crtc *radeon_crtc;
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :         struct radeon_cs_packet p3reloc, waitreloc;</span>
<span class="lineNum">    1424 </span>            :         int crtc_id;
<span class="lineNum">    1425 </span>            :         int r;
<span class="lineNum">    1426 </span>            :         uint32_t header, h_idx, reg;
<span class="lineNum">    1427 </span>            :         volatile uint32_t *ib;
<span class="lineNum">    1428 </span>            : 
<span class="lineNum">    1429 </span><span class="lineNoCov">          0 :         ib = p-&gt;ib.ptr;</span>
<span class="lineNum">    1430 </span>            : 
<span class="lineNum">    1431 </span>            :         /* parse the wait until */
<span class="lineNum">    1432 </span><span class="lineNoCov">          0 :         r = radeon_cs_packet_parse(p, &amp;waitreloc, p-&gt;idx);</span>
<span class="lineNum">    1433 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1435 </span>            : 
<span class="lineNum">    1436 </span>            :         /* check its a wait until and only 1 count */
<span class="lineNum">    1437 </span><span class="lineNoCov">          0 :         if (waitreloc.reg != RADEON_WAIT_UNTIL ||</span>
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :             waitreloc.count != 0) {</span>
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;vline wait had illegal wait until segment\n&quot;);</span>
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1441 </span>            :         }
<span class="lineNum">    1442 </span>            : 
<span class="lineNum">    1443 </span><span class="lineNoCov">          0 :         if (radeon_get_ib_value(p, waitreloc.idx + 1) != RADEON_WAIT_CRTC_VLINE) {</span>
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;vline wait had illegal wait until\n&quot;);</span>
<span class="lineNum">    1445 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1446 </span>            :         }
<span class="lineNum">    1447 </span>            : 
<span class="lineNum">    1448 </span>            :         /* jump over the NOP */
<span class="lineNum">    1449 </span><span class="lineNoCov">          0 :         r = radeon_cs_packet_parse(p, &amp;p3reloc, p-&gt;idx + waitreloc.count + 2);</span>
<span class="lineNum">    1450 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1451 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1452 </span>            : 
<span class="lineNum">    1453 </span><span class="lineNoCov">          0 :         h_idx = p-&gt;idx - 2;</span>
<span class="lineNum">    1454 </span><span class="lineNoCov">          0 :         p-&gt;idx += waitreloc.count + 2;</span>
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :         p-&gt;idx += p3reloc.count + 2;</span>
<span class="lineNum">    1456 </span>            : 
<span class="lineNum">    1457 </span><span class="lineNoCov">          0 :         header = radeon_get_ib_value(p, h_idx);</span>
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :         crtc_id = radeon_get_ib_value(p, h_idx + 5);</span>
<span class="lineNum">    1459 </span><span class="lineNoCov">          0 :         reg = R100_CP_PACKET0_GET_REG(header);</span>
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :         crtc = drm_crtc_find(p-&gt;rdev-&gt;ddev, crtc_id);</span>
<span class="lineNum">    1461 </span><span class="lineNoCov">          0 :         if (!crtc) {</span>
<span class="lineNum">    1462 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;cannot find crtc %d\n&quot;, crtc_id);</span>
<span class="lineNum">    1463 </span><span class="lineNoCov">          0 :                 return -ENOENT;</span>
<span class="lineNum">    1464 </span>            :         }
<span class="lineNum">    1465 </span><span class="lineNoCov">          0 :         radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">    1466 </span><span class="lineNoCov">          0 :         crtc_id = radeon_crtc-&gt;crtc_id;</span>
<span class="lineNum">    1467 </span>            : 
<span class="lineNum">    1468 </span><span class="lineNoCov">          0 :         if (!crtc-&gt;enabled) {</span>
<span class="lineNum">    1469 </span>            :                 /* if the CRTC isn't enabled - we need to nop out the wait until */
<span class="lineNum">    1470 </span><span class="lineNoCov">          0 :                 ib[h_idx + 2] = PACKET2(0);</span>
<span class="lineNum">    1471 </span><span class="lineNoCov">          0 :                 ib[h_idx + 3] = PACKET2(0);</span>
<span class="lineNum">    1472 </span><span class="lineNoCov">          0 :         } else if (crtc_id == 1) {</span>
<span class="lineNum">    1473 </span><span class="lineNoCov">          0 :                 switch (reg) {</span>
<span class="lineNum">    1474 </span>            :                 case AVIVO_D1MODE_VLINE_START_END:
<span class="lineNum">    1475 </span><span class="lineNoCov">          0 :                         header &amp;= ~R300_CP_PACKET0_REG_MASK;</span>
<span class="lineNum">    1476 </span><span class="lineNoCov">          0 :                         header |= AVIVO_D2MODE_VLINE_START_END &gt;&gt; 2;</span>
<span class="lineNum">    1477 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1478 </span>            :                 case RADEON_CRTC_GUI_TRIG_VLINE:
<span class="lineNum">    1479 </span><span class="lineNoCov">          0 :                         header &amp;= ~R300_CP_PACKET0_REG_MASK;</span>
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 :                         header |= RADEON_CRTC2_GUI_TRIG_VLINE &gt;&gt; 2;</span>
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1482 </span>            :                 default:
<span class="lineNum">    1483 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;unknown crtc reloc\n&quot;);</span>
<span class="lineNum">    1484 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1485 </span>            :                 }
<span class="lineNum">    1486 </span><span class="lineNoCov">          0 :                 ib[h_idx] = header;</span>
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :                 ib[h_idx + 3] |= RADEON_ENG_DISPLAY_SELECT_CRTC1;</span>
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1489 </span>            : 
<span class="lineNum">    1490 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1491"><span class="lineNum">    1491 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1492 </span>            : 
<span class="lineNum">    1493 </span><span class="lineNoCov">          0 : static int r100_get_vtx_size(uint32_t vtx_fmt)</span>
<span class="lineNum">    1494 </span>            : {
<span class="lineNum">    1495 </span>            :         int vtx_size;
<span class="lineNum">    1496 </span>            :         vtx_size = 2;
<span class="lineNum">    1497 </span>            :         /* ordered according to bits in spec */
<span class="lineNum">    1498 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_W0)</span>
<span class="lineNum">    1499 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">    1500 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_FPCOLOR)</span>
<span class="lineNum">    1501 </span><span class="lineNoCov">          0 :                 vtx_size += 3;</span>
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_FPALPHA)</span>
<span class="lineNum">    1503 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_PKCOLOR)</span>
<span class="lineNum">    1505 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">    1506 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_FPSPEC)</span>
<span class="lineNum">    1507 </span><span class="lineNoCov">          0 :                 vtx_size += 3;</span>
<span class="lineNum">    1508 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_FPFOG)</span>
<span class="lineNum">    1509 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">    1510 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_PKSPEC)</span>
<span class="lineNum">    1511 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_ST0)</span>
<span class="lineNum">    1513 </span><span class="lineNoCov">          0 :                 vtx_size += 2;</span>
<span class="lineNum">    1514 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_ST1)</span>
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :                 vtx_size += 2;</span>
<span class="lineNum">    1516 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_Q1)</span>
<span class="lineNum">    1517 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_ST2)</span>
<span class="lineNum">    1519 </span><span class="lineNoCov">          0 :                 vtx_size += 2;</span>
<span class="lineNum">    1520 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_Q2)</span>
<span class="lineNum">    1521 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">    1522 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_ST3)</span>
<span class="lineNum">    1523 </span><span class="lineNoCov">          0 :                 vtx_size += 2;</span>
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_Q3)</span>
<span class="lineNum">    1525 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">    1526 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_Q0)</span>
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">    1528 </span>            :         /* blend weight */
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; (0x7 &lt;&lt; 15))</span>
<span class="lineNum">    1530 </span><span class="lineNoCov">          0 :                 vtx_size += (vtx_fmt &gt;&gt; 15) &amp; 0x7;</span>
<span class="lineNum">    1531 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_N0)</span>
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 :                 vtx_size += 3;</span>
<span class="lineNum">    1533 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_XY1)</span>
<span class="lineNum">    1534 </span><span class="lineNoCov">          0 :                 vtx_size += 2;</span>
<span class="lineNum">    1535 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_Z1)</span>
<span class="lineNum">    1536 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">    1537 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_W1)</span>
<span class="lineNum">    1538 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">    1539 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_N1)</span>
<span class="lineNum">    1540 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">    1541 </span><span class="lineNoCov">          0 :         if (vtx_fmt &amp; RADEON_SE_VTX_FMT_Z)</span>
<span class="lineNum">    1542 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">    1543 </span><span class="lineNoCov">          0 :         return vtx_size;</span>
<a name="1544"><span class="lineNum">    1544 </span>            : }</a>
<span class="lineNum">    1545 </span>            : 
<span class="lineNum">    1546 </span><span class="lineNoCov">          0 : static int r100_packet0_check(struct radeon_cs_parser *p,</span>
<span class="lineNum">    1547 </span>            :                               struct radeon_cs_packet *pkt,
<span class="lineNum">    1548 </span>            :                               unsigned idx, unsigned reg)
<span class="lineNum">    1549 </span>            : {
<span class="lineNum">    1550 </span><span class="lineNoCov">          0 :         struct radeon_bo_list *reloc;</span>
<span class="lineNum">    1551 </span>            :         struct r100_cs_track *track;
<span class="lineNum">    1552 </span>            :         volatile uint32_t *ib;
<span class="lineNum">    1553 </span>            :         uint32_t tmp;
<span class="lineNum">    1554 </span>            :         int r;
<span class="lineNum">    1555 </span>            :         int i, face;
<span class="lineNum">    1556 </span>            :         u32 tile_flags = 0;
<span class="lineNum">    1557 </span>            :         u32 idx_value;
<span class="lineNum">    1558 </span>            : 
<span class="lineNum">    1559 </span><span class="lineNoCov">          0 :         ib = p-&gt;ib.ptr;</span>
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :         track = (struct r100_cs_track *)p-&gt;track;</span>
<span class="lineNum">    1561 </span>            : 
<span class="lineNum">    1562 </span><span class="lineNoCov">          0 :         idx_value = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1563 </span>            : 
<span class="lineNum">    1564 </span><span class="lineNoCov">          0 :         switch (reg) {</span>
<span class="lineNum">    1565 </span>            :         case RADEON_CRTC_GUI_TRIG_VLINE:
<span class="lineNum">    1566 </span><span class="lineNoCov">          0 :                 r = r100_cs_packet_parse_vline(p);</span>
<span class="lineNum">    1567 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1568 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">    1569 </span>            :                                   idx, reg);
<span class="lineNum">    1570 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1571 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1572 </span>            :                 }
<span class="lineNum">    1573 </span>            :                 break;
<span class="lineNum">    1574 </span>            :                 /* FIXME: only allow PACKET3 blit? easier to check for out of
<span class="lineNum">    1575 </span>            :                  * range access */
<span class="lineNum">    1576 </span>            :         case RADEON_DST_PITCH_OFFSET:
<span class="lineNum">    1577 </span>            :         case RADEON_SRC_PITCH_OFFSET:
<span class="lineNum">    1578 </span><span class="lineNoCov">          0 :                 r = r100_reloc_pitch_offset(p, pkt, idx, reg);</span>
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1580 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1581 </span>            :                 break;
<span class="lineNum">    1582 </span>            :         case RADEON_RB3D_DEPTHOFFSET:
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1584 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">    1586 </span>            :                                   idx, reg);
<span class="lineNum">    1587 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1589 </span>            :                 }
<span class="lineNum">    1590 </span><span class="lineNoCov">          0 :                 track-&gt;zb.robj = reloc-&gt;robj;</span>
<span class="lineNum">    1591 </span><span class="lineNoCov">          0 :                 track-&gt;zb.offset = idx_value;</span>
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :                 ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1594 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1595 </span>            :         case RADEON_RB3D_COLOROFFSET:
<span class="lineNum">    1596 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1597 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">    1599 </span>            :                                   idx, reg);
<span class="lineNum">    1600 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1601 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1602 </span>            :                 }
<span class="lineNum">    1603 </span><span class="lineNoCov">          0 :                 track-&gt;cb[0].robj = reloc-&gt;robj;</span>
<span class="lineNum">    1604 </span><span class="lineNoCov">          0 :                 track-&gt;cb[0].offset = idx_value;</span>
<span class="lineNum">    1605 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1606 </span><span class="lineNoCov">          0 :                 ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1607 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1608 </span>            :         case RADEON_PP_TXOFFSET_0:
<span class="lineNum">    1609 </span>            :         case RADEON_PP_TXOFFSET_1:
<span class="lineNum">    1610 </span>            :         case RADEON_PP_TXOFFSET_2:
<span class="lineNum">    1611 </span><span class="lineNoCov">          0 :                 i = (reg - RADEON_PP_TXOFFSET_0) / 24;</span>
<span class="lineNum">    1612 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1613 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">    1615 </span>            :                                   idx, reg);
<span class="lineNum">    1616 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1617 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1618 </span>            :                 }
<span class="lineNum">    1619 </span><span class="lineNoCov">          0 :                 if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS)) {</span>
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MACRO)</span>
<span class="lineNum">    1621 </span><span class="lineNoCov">          0 :                                 tile_flags |= RADEON_TXO_MACRO_TILE;</span>
<span class="lineNum">    1622 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">    1623 </span><span class="lineNoCov">          0 :                                 tile_flags |= RADEON_TXO_MICRO_TILE_X2;</span>
<span class="lineNum">    1624 </span>            : 
<span class="lineNum">    1625 </span><span class="lineNoCov">          0 :                         tmp = idx_value &amp; ~(0x7 &lt;&lt; 2);</span>
<span class="lineNum">    1626 </span><span class="lineNoCov">          0 :                         tmp |= tile_flags;</span>
<span class="lineNum">    1627 </span><span class="lineNoCov">          0 :                         ib[idx] = tmp + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1628 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">    1629 </span><span class="lineNoCov">          0 :                         ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1630 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].robj = reloc-&gt;robj;</span>
<span class="lineNum">    1631 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">    1632 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1633 </span>            :         case RADEON_PP_CUBIC_OFFSET_T0_0:
<span class="lineNum">    1634 </span>            :         case RADEON_PP_CUBIC_OFFSET_T0_1:
<span class="lineNum">    1635 </span>            :         case RADEON_PP_CUBIC_OFFSET_T0_2:
<span class="lineNum">    1636 </span>            :         case RADEON_PP_CUBIC_OFFSET_T0_3:
<span class="lineNum">    1637 </span>            :         case RADEON_PP_CUBIC_OFFSET_T0_4:
<span class="lineNum">    1638 </span><span class="lineNoCov">          0 :                 i = (reg - RADEON_PP_CUBIC_OFFSET_T0_0) / 4;</span>
<span class="lineNum">    1639 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1640 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1641 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">    1642 </span>            :                                   idx, reg);
<span class="lineNum">    1643 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1644 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1645 </span>            :                 }
<span class="lineNum">    1646 </span><span class="lineNoCov">          0 :                 track-&gt;textures[0].cube_info[i].offset = idx_value;</span>
<span class="lineNum">    1647 </span><span class="lineNoCov">          0 :                 ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1648 </span><span class="lineNoCov">          0 :                 track-&gt;textures[0].cube_info[i].robj = reloc-&gt;robj;</span>
<span class="lineNum">    1649 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">    1650 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1651 </span>            :         case RADEON_PP_CUBIC_OFFSET_T1_0:
<span class="lineNum">    1652 </span>            :         case RADEON_PP_CUBIC_OFFSET_T1_1:
<span class="lineNum">    1653 </span>            :         case RADEON_PP_CUBIC_OFFSET_T1_2:
<span class="lineNum">    1654 </span>            :         case RADEON_PP_CUBIC_OFFSET_T1_3:
<span class="lineNum">    1655 </span>            :         case RADEON_PP_CUBIC_OFFSET_T1_4:
<span class="lineNum">    1656 </span><span class="lineNoCov">          0 :                 i = (reg - RADEON_PP_CUBIC_OFFSET_T1_0) / 4;</span>
<span class="lineNum">    1657 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1658 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1659 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">    1660 </span>            :                                   idx, reg);
<span class="lineNum">    1661 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1662 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1663 </span>            :                 }
<span class="lineNum">    1664 </span><span class="lineNoCov">          0 :                 track-&gt;textures[1].cube_info[i].offset = idx_value;</span>
<span class="lineNum">    1665 </span><span class="lineNoCov">          0 :                 ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1666 </span><span class="lineNoCov">          0 :                 track-&gt;textures[1].cube_info[i].robj = reloc-&gt;robj;</span>
<span class="lineNum">    1667 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">    1668 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1669 </span>            :         case RADEON_PP_CUBIC_OFFSET_T2_0:
<span class="lineNum">    1670 </span>            :         case RADEON_PP_CUBIC_OFFSET_T2_1:
<span class="lineNum">    1671 </span>            :         case RADEON_PP_CUBIC_OFFSET_T2_2:
<span class="lineNum">    1672 </span>            :         case RADEON_PP_CUBIC_OFFSET_T2_3:
<span class="lineNum">    1673 </span>            :         case RADEON_PP_CUBIC_OFFSET_T2_4:
<span class="lineNum">    1674 </span><span class="lineNoCov">          0 :                 i = (reg - RADEON_PP_CUBIC_OFFSET_T2_0) / 4;</span>
<span class="lineNum">    1675 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1676 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1677 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">    1678 </span>            :                                   idx, reg);
<span class="lineNum">    1679 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1680 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1681 </span>            :                 }
<span class="lineNum">    1682 </span><span class="lineNoCov">          0 :                 track-&gt;textures[2].cube_info[i].offset = idx_value;</span>
<span class="lineNum">    1683 </span><span class="lineNoCov">          0 :                 ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1684 </span><span class="lineNoCov">          0 :                 track-&gt;textures[2].cube_info[i].robj = reloc-&gt;robj;</span>
<span class="lineNum">    1685 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">    1686 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1687 </span>            :         case RADEON_RE_WIDTH_HEIGHT:
<span class="lineNum">    1688 </span><span class="lineNoCov">          0 :                 track-&gt;maxy = ((idx_value &gt;&gt; 16) &amp; 0x7FF);</span>
<span class="lineNum">    1689 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1690 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">    1691 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1692 </span>            :         case RADEON_RB3D_COLORPITCH:
<span class="lineNum">    1693 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1694 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">    1696 </span>            :                                   idx, reg);
<span class="lineNum">    1697 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1698 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1699 </span>            :                 }
<span class="lineNum">    1700 </span><span class="lineNoCov">          0 :                 if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS)) {</span>
<span class="lineNum">    1701 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MACRO)</span>
<span class="lineNum">    1702 </span><span class="lineNoCov">          0 :                                 tile_flags |= RADEON_COLOR_TILE_ENABLE;</span>
<span class="lineNum">    1703 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">    1704 </span><span class="lineNoCov">          0 :                                 tile_flags |= RADEON_COLOR_MICROTILE_ENABLE;</span>
<span class="lineNum">    1705 </span>            : 
<span class="lineNum">    1706 </span><span class="lineNoCov">          0 :                         tmp = idx_value &amp; ~(0x7 &lt;&lt; 16);</span>
<span class="lineNum">    1707 </span><span class="lineNoCov">          0 :                         tmp |= tile_flags;</span>
<span class="lineNum">    1708 </span><span class="lineNoCov">          0 :                         ib[idx] = tmp;</span>
<span class="lineNum">    1709 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">    1710 </span><span class="lineNoCov">          0 :                         ib[idx] = idx_value;</span>
<span class="lineNum">    1711 </span>            : 
<span class="lineNum">    1712 </span><span class="lineNoCov">          0 :                 track-&gt;cb[0].pitch = idx_value &amp; RADEON_COLORPITCH_MASK;</span>
<span class="lineNum">    1713 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1714 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1715 </span>            :         case RADEON_RB3D_DEPTHPITCH:
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :                 track-&gt;zb.pitch = idx_value &amp; RADEON_DEPTHPITCH_MASK;</span>
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">    1718 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1719 </span>            :         case RADEON_RB3D_CNTL:
<span class="lineNum">    1720 </span><span class="lineNoCov">          0 :                 switch ((idx_value &gt;&gt; RADEON_RB3D_COLOR_FORMAT_SHIFT) &amp; 0x1f) {</span>
<span class="lineNum">    1721 </span>            :                 case 7:
<span class="lineNum">    1722 </span>            :                 case 8:
<span class="lineNum">    1723 </span>            :                 case 9:
<span class="lineNum">    1724 </span>            :                 case 11:
<span class="lineNum">    1725 </span>            :                 case 12:
<span class="lineNum">    1726 </span><span class="lineNoCov">          0 :                         track-&gt;cb[0].cpp = 1;</span>
<span class="lineNum">    1727 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1728 </span>            :                 case 3:
<span class="lineNum">    1729 </span>            :                 case 4:
<span class="lineNum">    1730 </span>            :                 case 15:
<span class="lineNum">    1731 </span><span class="lineNoCov">          0 :                         track-&gt;cb[0].cpp = 2;</span>
<span class="lineNum">    1732 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1733 </span>            :                 case 6:
<span class="lineNum">    1734 </span><span class="lineNoCov">          0 :                         track-&gt;cb[0].cpp = 4;</span>
<span class="lineNum">    1735 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1736 </span>            :                 default:
<span class="lineNum">    1737 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Invalid color buffer format (%d) !\n&quot;,</span>
<span class="lineNum">    1738 </span>            :                                   ((idx_value &gt;&gt; RADEON_RB3D_COLOR_FORMAT_SHIFT) &amp; 0x1f));
<span class="lineNum">    1739 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1740 </span>            :                 }
<span class="lineNum">    1741 </span><span class="lineNoCov">          0 :                 track-&gt;z_enabled = !!(idx_value &amp; RADEON_Z_ENABLE);</span>
<span class="lineNum">    1742 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1743 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">    1744 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1745 </span>            :         case RADEON_RB3D_ZSTENCILCNTL:
<span class="lineNum">    1746 </span><span class="lineNoCov">          0 :                 switch (idx_value &amp; 0xf) {</span>
<span class="lineNum">    1747 </span>            :                 case 0:
<span class="lineNum">    1748 </span><span class="lineNoCov">          0 :                         track-&gt;zb.cpp = 2;</span>
<span class="lineNum">    1749 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1750 </span>            :                 case 2:
<span class="lineNum">    1751 </span>            :                 case 3:
<span class="lineNum">    1752 </span>            :                 case 4:
<span class="lineNum">    1753 </span>            :                 case 5:
<span class="lineNum">    1754 </span>            :                 case 9:
<span class="lineNum">    1755 </span>            :                 case 11:
<span class="lineNum">    1756 </span><span class="lineNoCov">          0 :                         track-&gt;zb.cpp = 4;</span>
<span class="lineNum">    1757 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1758 </span>            :                 default:
<span class="lineNum">    1759 </span>            :                         break;
<span class="lineNum">    1760 </span>            :                 }
<span class="lineNum">    1761 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">    1762 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1763 </span>            :         case RADEON_RB3D_ZPASS_ADDR:
<span class="lineNum">    1764 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1765 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1766 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">    1767 </span>            :                                   idx, reg);
<span class="lineNum">    1768 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1769 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1770 </span>            :                 }
<span class="lineNum">    1771 </span><span class="lineNoCov">          0 :                 ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1772 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1773 </span>            :         case RADEON_PP_CNTL:
<span class="lineNum">    1774 </span>            :                 {
<span class="lineNum">    1775 </span><span class="lineNoCov">          0 :                         uint32_t temp = idx_value &gt;&gt; 4;</span>
<span class="lineNum">    1776 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; track-&gt;num_texture; i++)</span>
<span class="lineNum">    1777 </span><span class="lineNoCov">          0 :                                 track-&gt;textures[i].enabled = !!(temp &amp; (1 &lt;&lt; i));</span>
<span class="lineNum">    1778 </span><span class="lineNoCov">          0 :                         track-&gt;tex_dirty = true;</span>
<span class="lineNum">    1779 </span>            :                 }
<span class="lineNum">    1780 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1781 </span>            :         case RADEON_SE_VF_CNTL:
<span class="lineNum">    1782 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = idx_value;</span>
<span class="lineNum">    1783 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1784 </span>            :         case RADEON_SE_VTX_FMT:
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 :                 track-&gt;vtx_size = r100_get_vtx_size(idx_value);</span>
<span class="lineNum">    1786 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1787 </span>            :         case RADEON_PP_TEX_SIZE_0:
<span class="lineNum">    1788 </span>            :         case RADEON_PP_TEX_SIZE_1:
<span class="lineNum">    1789 </span>            :         case RADEON_PP_TEX_SIZE_2:
<span class="lineNum">    1790 </span><span class="lineNoCov">          0 :                 i = (reg - RADEON_PP_TEX_SIZE_0) / 8;</span>
<span class="lineNum">    1791 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].width = (idx_value &amp; RADEON_TEX_USIZE_MASK) + 1;</span>
<span class="lineNum">    1792 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].height = ((idx_value &amp; RADEON_TEX_VSIZE_MASK) &gt;&gt; RADEON_TEX_VSIZE_SHIFT) + 1;</span>
<span class="lineNum">    1793 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">    1794 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1795 </span>            :         case RADEON_PP_TEX_PITCH_0:
<span class="lineNum">    1796 </span>            :         case RADEON_PP_TEX_PITCH_1:
<span class="lineNum">    1797 </span>            :         case RADEON_PP_TEX_PITCH_2:
<span class="lineNum">    1798 </span><span class="lineNoCov">          0 :                 i = (reg - RADEON_PP_TEX_PITCH_0) / 8;</span>
<span class="lineNum">    1799 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].pitch = idx_value + 32;</span>
<span class="lineNum">    1800 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">    1801 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1802 </span>            :         case RADEON_PP_TXFILTER_0:
<span class="lineNum">    1803 </span>            :         case RADEON_PP_TXFILTER_1:
<span class="lineNum">    1804 </span>            :         case RADEON_PP_TXFILTER_2:
<span class="lineNum">    1805 </span><span class="lineNoCov">          0 :                 i = (reg - RADEON_PP_TXFILTER_0) / 24;</span>
<span class="lineNum">    1806 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].num_levels = ((idx_value &amp; RADEON_MAX_MIP_LEVEL_MASK)</span>
<span class="lineNum">    1807 </span><span class="lineNoCov">          0 :                                                  &gt;&gt; RADEON_MAX_MIP_LEVEL_SHIFT);</span>
<span class="lineNum">    1808 </span><span class="lineNoCov">          0 :                 tmp = (idx_value &gt;&gt; 23) &amp; 0x7;</span>
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 :                 if (tmp == 2 || tmp == 6)</span>
<span class="lineNum">    1810 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].roundup_w = false;</span>
<span class="lineNum">    1811 </span><span class="lineNoCov">          0 :                 tmp = (idx_value &gt;&gt; 27) &amp; 0x7;</span>
<span class="lineNum">    1812 </span><span class="lineNoCov">          0 :                 if (tmp == 2 || tmp == 6)</span>
<span class="lineNum">    1813 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].roundup_h = false;</span>
<span class="lineNum">    1814 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">    1815 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1816 </span>            :         case RADEON_PP_TXFORMAT_0:
<span class="lineNum">    1817 </span>            :         case RADEON_PP_TXFORMAT_1:
<span class="lineNum">    1818 </span>            :         case RADEON_PP_TXFORMAT_2:
<span class="lineNum">    1819 </span><span class="lineNoCov">          0 :                 i = (reg - RADEON_PP_TXFORMAT_0) / 24;</span>
<span class="lineNum">    1820 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; RADEON_TXFORMAT_NON_POWER2) {</span>
<span class="lineNum">    1821 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].use_pitch = 1;</span>
<span class="lineNum">    1822 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1823 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].use_pitch = 0;</span>
<span class="lineNum">    1824 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].width = 1 &lt;&lt; ((idx_value &gt;&gt; RADEON_TXFORMAT_WIDTH_SHIFT) &amp; RADEON_TXFORMAT_WIDTH_MASK);</span>
<span class="lineNum">    1825 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].height = 1 &lt;&lt; ((idx_value &gt;&gt; RADEON_TXFORMAT_HEIGHT_SHIFT) &amp; RADEON_TXFORMAT_HEIGHT_MASK);</span>
<span class="lineNum">    1826 </span>            :                 }
<span class="lineNum">    1827 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; RADEON_TXFORMAT_CUBIC_MAP_ENABLE)</span>
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].tex_coord_type = 2;</span>
<span class="lineNum">    1829 </span><span class="lineNoCov">          0 :                 switch ((idx_value &amp; RADEON_TXFORMAT_FORMAT_MASK)) {</span>
<span class="lineNum">    1830 </span>            :                 case RADEON_TXFORMAT_I8:
<span class="lineNum">    1831 </span>            :                 case RADEON_TXFORMAT_RGB332:
<span class="lineNum">    1832 </span>            :                 case RADEON_TXFORMAT_Y8:
<span class="lineNum">    1833 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 1;</span>
<span class="lineNum">    1834 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_NONE;</span>
<span class="lineNum">    1835 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1836 </span>            :                 case RADEON_TXFORMAT_AI88:
<span class="lineNum">    1837 </span>            :                 case RADEON_TXFORMAT_ARGB1555:
<span class="lineNum">    1838 </span>            :                 case RADEON_TXFORMAT_RGB565:
<span class="lineNum">    1839 </span>            :                 case RADEON_TXFORMAT_ARGB4444:
<span class="lineNum">    1840 </span>            :                 case RADEON_TXFORMAT_VYUY422:
<span class="lineNum">    1841 </span>            :                 case RADEON_TXFORMAT_YVYU422:
<span class="lineNum">    1842 </span>            :                 case RADEON_TXFORMAT_SHADOW16:
<span class="lineNum">    1843 </span>            :                 case RADEON_TXFORMAT_LDUDV655:
<span class="lineNum">    1844 </span>            :                 case RADEON_TXFORMAT_DUDV88:
<span class="lineNum">    1845 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 2;</span>
<span class="lineNum">    1846 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_NONE;</span>
<span class="lineNum">    1847 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1848 </span>            :                 case RADEON_TXFORMAT_ARGB8888:
<span class="lineNum">    1849 </span>            :                 case RADEON_TXFORMAT_RGBA8888:
<span class="lineNum">    1850 </span>            :                 case RADEON_TXFORMAT_SHADOW32:
<span class="lineNum">    1851 </span>            :                 case RADEON_TXFORMAT_LDUDUV8888:
<span class="lineNum">    1852 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 4;</span>
<span class="lineNum">    1853 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_NONE;</span>
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1855 </span>            :                 case RADEON_TXFORMAT_DXT1:
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 1;</span>
<span class="lineNum">    1857 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_DXT1;</span>
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1859 </span>            :                 case RADEON_TXFORMAT_DXT23:
<span class="lineNum">    1860 </span>            :                 case RADEON_TXFORMAT_DXT45:
<span class="lineNum">    1861 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 1;</span>
<span class="lineNum">    1862 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_DXT35;</span>
<span class="lineNum">    1863 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1864 </span>            :                 }
<span class="lineNum">    1865 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].cube_info[4].width = 1 &lt;&lt; ((idx_value &gt;&gt; 16) &amp; 0xf);</span>
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].cube_info[4].height = 1 &lt;&lt; ((idx_value &gt;&gt; 20) &amp; 0xf);</span>
<span class="lineNum">    1867 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">    1868 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1869 </span>            :         case RADEON_PP_CUBIC_FACES_0:
<span class="lineNum">    1870 </span>            :         case RADEON_PP_CUBIC_FACES_1:
<span class="lineNum">    1871 </span>            :         case RADEON_PP_CUBIC_FACES_2:
<span class="lineNum">    1872 </span>            :                 tmp = idx_value;
<span class="lineNum">    1873 </span><span class="lineNoCov">          0 :                 i = (reg - RADEON_PP_CUBIC_FACES_0) / 4;</span>
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :                 for (face = 0; face &lt; 4; face++) {</span>
<span class="lineNum">    1875 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cube_info[face].width = 1 &lt;&lt; ((tmp &gt;&gt; (face * 8)) &amp; 0xf);</span>
<span class="lineNum">    1876 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cube_info[face].height = 1 &lt;&lt; ((tmp &gt;&gt; ((face * 8) + 4)) &amp; 0xf);</span>
<span class="lineNum">    1877 </span>            :                 }
<span class="lineNum">    1878 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">    1879 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1880 </span>            :         default:
<span class="lineNum">    1881 </span><span class="lineNoCov">          0 :                 printk(KERN_ERR &quot;Forbidden register 0x%04X in cs at %d\n&quot;,</span>
<span class="lineNum">    1882 </span>            :                        reg, idx);
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1884 </span>            :         }
<span class="lineNum">    1885 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1886"><span class="lineNum">    1886 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1887 </span>            : 
<span class="lineNum">    1888 </span><span class="lineNoCov">          0 : int r100_cs_track_check_pkt3_indx_buffer(struct radeon_cs_parser *p,</span>
<span class="lineNum">    1889 </span>            :                                          struct radeon_cs_packet *pkt,
<span class="lineNum">    1890 </span>            :                                          struct radeon_bo *robj)
<span class="lineNum">    1891 </span>            : {
<span class="lineNum">    1892 </span>            :         unsigned idx;
<span class="lineNum">    1893 </span>            :         u32 value;
<span class="lineNum">    1894 </span><span class="lineNoCov">          0 :         idx = pkt-&gt;idx + 1;</span>
<span class="lineNum">    1895 </span><span class="lineNoCov">          0 :         value = radeon_get_ib_value(p, idx + 2);</span>
<span class="lineNum">    1896 </span><span class="lineNoCov">          0 :         if ((value + 1) &gt; radeon_bo_size(robj)) {</span>
<span class="lineNum">    1897 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;[drm] Buffer too small for PACKET3 INDX_BUFFER &quot;</span>
<span class="lineNum">    1898 </span>            :                           &quot;(need %u have %lu) !\n&quot;,
<span class="lineNum">    1899 </span>            :                           value + 1,
<span class="lineNum">    1900 </span>            :                           radeon_bo_size(robj));
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1902 </span>            :         }
<span class="lineNum">    1903 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1904"><span class="lineNum">    1904 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1905 </span>            : 
<span class="lineNum">    1906 </span><span class="lineNoCov">          0 : static int r100_packet3_check(struct radeon_cs_parser *p,</span>
<span class="lineNum">    1907 </span>            :                               struct radeon_cs_packet *pkt)
<span class="lineNum">    1908 </span>            : {
<span class="lineNum">    1909 </span><span class="lineNoCov">          0 :         struct radeon_bo_list *reloc;</span>
<span class="lineNum">    1910 </span>            :         struct r100_cs_track *track;
<span class="lineNum">    1911 </span>            :         unsigned idx;
<span class="lineNum">    1912 </span>            :         volatile uint32_t *ib;
<span class="lineNum">    1913 </span>            :         int r;
<span class="lineNum">    1914 </span>            : 
<span class="lineNum">    1915 </span><span class="lineNoCov">          0 :         ib = p-&gt;ib.ptr;</span>
<span class="lineNum">    1916 </span><span class="lineNoCov">          0 :         idx = pkt-&gt;idx + 1;</span>
<span class="lineNum">    1917 </span><span class="lineNoCov">          0 :         track = (struct r100_cs_track *)p-&gt;track;</span>
<span class="lineNum">    1918 </span><span class="lineNoCov">          0 :         switch (pkt-&gt;opcode) {</span>
<span class="lineNum">    1919 </span>            :         case PACKET3_3D_LOAD_VBPNTR:
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :                 r = r100_packet3_load_vbpntr(p, pkt, idx);</span>
<span class="lineNum">    1921 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1922 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1923 </span>            :                 break;
<span class="lineNum">    1924 </span>            :         case PACKET3_INDX_BUFFER:
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1927 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for packet3 %d\n&quot;, pkt-&gt;opcode);</span>
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1929 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1930 </span>            :                 }
<span class="lineNum">    1931 </span><span class="lineNoCov">          0 :                 ib[idx+1] = radeon_get_ib_value(p, idx+1) + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1932 </span><span class="lineNoCov">          0 :                 r = r100_cs_track_check_pkt3_indx_buffer(p, pkt, reloc-&gt;robj);</span>
<span class="lineNum">    1933 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1935 </span>            :                 }
<span class="lineNum">    1936 </span>            :                 break;
<span class="lineNum">    1937 </span>            :         case 0x23:
<span class="lineNum">    1938 </span>            :                 /* 3D_RNDR_GEN_INDX_PRIM on r100/r200 */
<span class="lineNum">    1939 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1940 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1941 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for packet3 %d\n&quot;, pkt-&gt;opcode);</span>
<span class="lineNum">    1942 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1943 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1944 </span>            :                 }
<span class="lineNum">    1945 </span><span class="lineNoCov">          0 :                 ib[idx] = radeon_get_ib_value(p, idx) + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1946 </span><span class="lineNoCov">          0 :                 track-&gt;num_arrays = 1;</span>
<span class="lineNum">    1947 </span><span class="lineNoCov">          0 :                 track-&gt;vtx_size = r100_get_vtx_size(radeon_get_ib_value(p, idx + 2));</span>
<span class="lineNum">    1948 </span>            : 
<span class="lineNum">    1949 </span><span class="lineNoCov">          0 :                 track-&gt;arrays[0].robj = reloc-&gt;robj;</span>
<span class="lineNum">    1950 </span><span class="lineNoCov">          0 :                 track-&gt;arrays[0].esize = track-&gt;vtx_size;</span>
<span class="lineNum">    1951 </span>            : 
<span class="lineNum">    1952 </span><span class="lineNoCov">          0 :                 track-&gt;max_indx = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    1953 </span>            : 
<span class="lineNum">    1954 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = radeon_get_ib_value(p, idx+3);</span>
<span class="lineNum">    1955 </span><span class="lineNoCov">          0 :                 track-&gt;immd_dwords = pkt-&gt;count - 1;</span>
<span class="lineNum">    1956 </span><span class="lineNoCov">          0 :                 r = r100_cs_track_check(p-&gt;rdev, track);</span>
<span class="lineNum">    1957 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1958 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1959 </span>            :                 break;
<span class="lineNum">    1960 </span>            :         case PACKET3_3D_DRAW_IMMD:
<span class="lineNum">    1961 </span><span class="lineNoCov">          0 :                 if (((radeon_get_ib_value(p, idx + 1) &gt;&gt; 4) &amp; 0x3) != 3) {</span>
<span class="lineNum">    1962 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;PRIM_WALK must be 3 for IMMD draw\n&quot;);</span>
<span class="lineNum">    1963 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1964 </span>            :                 }
<span class="lineNum">    1965 </span><span class="lineNoCov">          0 :                 track-&gt;vtx_size = r100_get_vtx_size(radeon_get_ib_value(p, idx + 0));</span>
<span class="lineNum">    1966 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = radeon_get_ib_value(p, idx + 1);</span>
<span class="lineNum">    1967 </span><span class="lineNoCov">          0 :                 track-&gt;immd_dwords = pkt-&gt;count - 1;</span>
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :                 r = r100_cs_track_check(p-&gt;rdev, track);</span>
<span class="lineNum">    1969 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1970 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1971 </span>            :                 break;
<span class="lineNum">    1972 </span>            :                 /* triggers drawing using in-packet vertex data */
<span class="lineNum">    1973 </span>            :         case PACKET3_3D_DRAW_IMMD_2:
<span class="lineNum">    1974 </span><span class="lineNoCov">          0 :                 if (((radeon_get_ib_value(p, idx) &gt;&gt; 4) &amp; 0x3) != 3) {</span>
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;PRIM_WALK must be 3 for IMMD draw\n&quot;);</span>
<span class="lineNum">    1976 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1977 </span>            :                 }
<span class="lineNum">    1978 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1979 </span><span class="lineNoCov">          0 :                 track-&gt;immd_dwords = pkt-&gt;count;</span>
<span class="lineNum">    1980 </span><span class="lineNoCov">          0 :                 r = r100_cs_track_check(p-&gt;rdev, track);</span>
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1982 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1983 </span>            :                 break;
<span class="lineNum">    1984 </span>            :                 /* triggers drawing using in-packet vertex data */
<span class="lineNum">    1985 </span>            :         case PACKET3_3D_DRAW_VBUF_2:
<span class="lineNum">    1986 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1987 </span><span class="lineNoCov">          0 :                 r = r100_cs_track_check(p-&gt;rdev, track);</span>
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1989 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1990 </span>            :                 break;
<span class="lineNum">    1991 </span>            :                 /* triggers drawing of vertex buffers setup elsewhere */
<span class="lineNum">    1992 </span>            :         case PACKET3_3D_DRAW_INDX_2:
<span class="lineNum">    1993 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1994 </span><span class="lineNoCov">          0 :                 r = r100_cs_track_check(p-&gt;rdev, track);</span>
<span class="lineNum">    1995 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1996 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1997 </span>            :                 break;
<span class="lineNum">    1998 </span>            :                 /* triggers drawing using indices to vertex buffer */
<span class="lineNum">    1999 </span>            :         case PACKET3_3D_DRAW_VBUF:
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = radeon_get_ib_value(p, idx + 1);</span>
<span class="lineNum">    2001 </span><span class="lineNoCov">          0 :                 r = r100_cs_track_check(p-&gt;rdev, track);</span>
<span class="lineNum">    2002 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    2003 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    2004 </span>            :                 break;
<span class="lineNum">    2005 </span>            :                 /* triggers drawing of vertex buffers setup elsewhere */
<span class="lineNum">    2006 </span>            :         case PACKET3_3D_DRAW_INDX:
<span class="lineNum">    2007 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = radeon_get_ib_value(p, idx + 1);</span>
<span class="lineNum">    2008 </span><span class="lineNoCov">          0 :                 r = r100_cs_track_check(p-&gt;rdev, track);</span>
<span class="lineNum">    2009 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    2011 </span>            :                 break;
<span class="lineNum">    2012 </span>            :                 /* triggers drawing using indices to vertex buffer */
<span class="lineNum">    2013 </span>            :         case PACKET3_3D_CLEAR_HIZ:
<span class="lineNum">    2014 </span>            :         case PACKET3_3D_CLEAR_ZMASK:
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;hyperz_filp != p-&gt;filp)</span>
<span class="lineNum">    2016 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2017 </span>            :                 break;
<span class="lineNum">    2018 </span>            :         case PACKET3_NOP:
<span class="lineNum">    2019 </span>            :                 break;
<span class="lineNum">    2020 </span>            :         default:
<span class="lineNum">    2021 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Packet3 opcode %x not supported\n&quot;, pkt-&gt;opcode);</span>
<span class="lineNum">    2022 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2023 </span>            :         }
<span class="lineNum">    2024 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2025"><span class="lineNum">    2025 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2026 </span>            : 
<span class="lineNum">    2027 </span><span class="lineNoCov">          0 : int r100_cs_parse(struct radeon_cs_parser *p)</span>
<span class="lineNum">    2028 </span>            : {
<span class="lineNum">    2029 </span><span class="lineNoCov">          0 :         struct radeon_cs_packet pkt;</span>
<span class="lineNum">    2030 </span>            :         struct r100_cs_track *track;
<span class="lineNum">    2031 </span>            :         int r;
<span class="lineNum">    2032 </span>            : 
<span class="lineNum">    2033 </span><span class="lineNoCov">          0 :         track = kzalloc(sizeof(*track), GFP_KERNEL);</span>
<span class="lineNum">    2034 </span><span class="lineNoCov">          0 :         if (!track)</span>
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    2036 </span><span class="lineNoCov">          0 :         r100_cs_track_clear(p-&gt;rdev, track);</span>
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :         p-&gt;track = track;</span>
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_parse(p, &amp;pkt, p-&gt;idx);</span>
<span class="lineNum">    2040 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2041 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    2042 </span>            :                 }
<span class="lineNum">    2043 </span><span class="lineNoCov">          0 :                 p-&gt;idx += pkt.count + 2;</span>
<span class="lineNum">    2044 </span><span class="lineNoCov">          0 :                 switch (pkt.type) {</span>
<span class="lineNum">    2045 </span>            :                 case RADEON_PACKET_TYPE0:
<span class="lineNum">    2046 </span><span class="lineNoCov">          0 :                         if (p-&gt;rdev-&gt;family &gt;= CHIP_R200)</span>
<span class="lineNum">    2047 </span><span class="lineNoCov">          0 :                                 r = r100_cs_parse_packet0(p, &amp;pkt,</span>
<span class="lineNum">    2048 </span>            :                                         p-&gt;rdev-&gt;config.r100.reg_safe_bm,
<span class="lineNum">    2049 </span>            :                                         p-&gt;rdev-&gt;config.r100.reg_safe_bm_size,
<span class="lineNum">    2050 </span>            :                                         &amp;r200_packet0_check);
<span class="lineNum">    2051 </span>            :                         else
<span class="lineNum">    2052 </span><span class="lineNoCov">          0 :                                 r = r100_cs_parse_packet0(p, &amp;pkt,</span>
<span class="lineNum">    2053 </span>            :                                         p-&gt;rdev-&gt;config.r100.reg_safe_bm,
<span class="lineNum">    2054 </span>            :                                         p-&gt;rdev-&gt;config.r100.reg_safe_bm_size,
<span class="lineNum">    2055 </span>            :                                         &amp;r100_packet0_check);
<span class="lineNum">    2056 </span>            :                         break;
<span class="lineNum">    2057 </span>            :                 case RADEON_PACKET_TYPE2:
<span class="lineNum">    2058 </span>            :                         break;
<span class="lineNum">    2059 </span>            :                 case RADEON_PACKET_TYPE3:
<span class="lineNum">    2060 </span><span class="lineNoCov">          0 :                         r = r100_packet3_check(p, &amp;pkt);</span>
<span class="lineNum">    2061 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2062 </span>            :                 default:
<span class="lineNum">    2063 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Unknown packet type %d !\n&quot;,</span>
<span class="lineNum">    2064 </span>            :                                   pkt.type);
<span class="lineNum">    2065 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2066 </span>            :                 }
<span class="lineNum">    2067 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    2068 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    2069 </span><span class="lineNoCov">          0 :         } while (p-&gt;idx &lt; p-&gt;chunk_ib-&gt;length_dw);</span>
<span class="lineNum">    2070 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2071"><span class="lineNum">    2071 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2072 </span>            : 
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 : static void r100_cs_track_texture_print(struct r100_cs_track_texture *t)</span>
<span class="lineNum">    2074 </span>            : {
<span class="lineNum">    2075 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;pitch                      %d\n&quot;, t-&gt;pitch);</span>
<span class="lineNum">    2076 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;use_pitch                  %d\n&quot;, t-&gt;use_pitch);</span>
<span class="lineNum">    2077 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;width                      %d\n&quot;, t-&gt;width);</span>
<span class="lineNum">    2078 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;width_11                   %d\n&quot;, t-&gt;width_11);</span>
<span class="lineNum">    2079 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;height                     %d\n&quot;, t-&gt;height);</span>
<span class="lineNum">    2080 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;height_11                  %d\n&quot;, t-&gt;height_11);</span>
<span class="lineNum">    2081 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;num levels                 %d\n&quot;, t-&gt;num_levels);</span>
<span class="lineNum">    2082 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;depth                      %d\n&quot;, t-&gt;txdepth);</span>
<span class="lineNum">    2083 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;bpp                        %d\n&quot;, t-&gt;cpp);</span>
<span class="lineNum">    2084 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;coordinate type            %d\n&quot;, t-&gt;tex_coord_type);</span>
<span class="lineNum">    2085 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;width round to power of 2  %d\n&quot;, t-&gt;roundup_w);</span>
<span class="lineNum">    2086 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;height round to power of 2 %d\n&quot;, t-&gt;roundup_h);</span>
<span class="lineNum">    2087 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;compress format            %d\n&quot;, t-&gt;compress_format);</span>
<a name="2088"><span class="lineNum">    2088 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2089 </span>            : 
<span class="lineNum">    2090 </span><span class="lineNoCov">          0 : static int r100_track_compress_size(int compress_format, int w, int h)</span>
<span class="lineNum">    2091 </span>            : {
<span class="lineNum">    2092 </span>            :         int block_width, block_height, block_bytes;
<span class="lineNum">    2093 </span>            :         int wblocks, hblocks;
<span class="lineNum">    2094 </span>            :         int min_wblocks;
<span class="lineNum">    2095 </span>            :         int sz;
<span class="lineNum">    2096 </span>            : 
<span class="lineNum">    2097 </span>            :         block_width = 4;
<span class="lineNum">    2098 </span>            :         block_height = 4;
<span class="lineNum">    2099 </span>            : 
<span class="lineNum">    2100 </span><span class="lineNoCov">          0 :         switch (compress_format) {</span>
<span class="lineNum">    2101 </span>            :         case R100_TRACK_COMP_DXT1:
<span class="lineNum">    2102 </span>            :                 block_bytes = 8;
<span class="lineNum">    2103 </span>            :                 min_wblocks = 4;
<span class="lineNum">    2104 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2105 </span>            :         default:
<span class="lineNum">    2106 </span>            :         case R100_TRACK_COMP_DXT35:
<span class="lineNum">    2107 </span>            :                 block_bytes = 16;
<span class="lineNum">    2108 </span>            :                 min_wblocks = 2;
<span class="lineNum">    2109 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2110 </span>            :         }
<span class="lineNum">    2111 </span>            : 
<span class="lineNum">    2112 </span><span class="lineNoCov">          0 :         hblocks = (h + block_height - 1) / block_height;</span>
<span class="lineNum">    2113 </span><span class="lineNoCov">          0 :         wblocks = (w + block_width - 1) / block_width;</span>
<span class="lineNum">    2114 </span><span class="lineNoCov">          0 :         if (wblocks &lt; min_wblocks)</span>
<span class="lineNum">    2115 </span><span class="lineNoCov">          0 :                 wblocks = min_wblocks;</span>
<span class="lineNum">    2116 </span><span class="lineNoCov">          0 :         sz = wblocks * hblocks * block_bytes;</span>
<span class="lineNum">    2117 </span><span class="lineNoCov">          0 :         return sz;</span>
<a name="2118"><span class="lineNum">    2118 </span>            : }</a>
<span class="lineNum">    2119 </span>            : 
<span class="lineNum">    2120 </span><span class="lineNoCov">          0 : static int r100_cs_track_cube(struct radeon_device *rdev,</span>
<span class="lineNum">    2121 </span>            :                               struct r100_cs_track *track, unsigned idx)
<span class="lineNum">    2122 </span>            : {
<span class="lineNum">    2123 </span>            :         unsigned face, w, h;
<span class="lineNum">    2124 </span>            :         struct radeon_bo *cube_robj;
<span class="lineNum">    2125 </span>            :         unsigned long size;
<span class="lineNum">    2126 </span><span class="lineNoCov">          0 :         unsigned compress_format = track-&gt;textures[idx].compress_format;</span>
<span class="lineNum">    2127 </span>            : 
<span class="lineNum">    2128 </span><span class="lineNoCov">          0 :         for (face = 0; face &lt; 5; face++) {</span>
<span class="lineNum">    2129 </span><span class="lineNoCov">          0 :                 cube_robj = track-&gt;textures[idx].cube_info[face].robj;</span>
<span class="lineNum">    2130 </span><span class="lineNoCov">          0 :                 w = track-&gt;textures[idx].cube_info[face].width;</span>
<span class="lineNum">    2131 </span><span class="lineNoCov">          0 :                 h = track-&gt;textures[idx].cube_info[face].height;</span>
<span class="lineNum">    2132 </span>            : 
<span class="lineNum">    2133 </span><span class="lineNoCov">          0 :                 if (compress_format) {</span>
<span class="lineNum">    2134 </span><span class="lineNoCov">          0 :                         size = r100_track_compress_size(compress_format, w, h);</span>
<span class="lineNum">    2135 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">    2136 </span><span class="lineNoCov">          0 :                         size = w * h;</span>
<span class="lineNum">    2137 </span><span class="lineNoCov">          0 :                 size *= track-&gt;textures[idx].cpp;</span>
<span class="lineNum">    2138 </span>            : 
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :                 size += track-&gt;textures[idx].cube_info[face].offset;</span>
<span class="lineNum">    2140 </span>            : 
<span class="lineNum">    2141 </span><span class="lineNoCov">          0 :                 if (size &gt; radeon_bo_size(cube_robj)) {</span>
<span class="lineNum">    2142 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Cube texture offset greater than object size %lu %lu\n&quot;,</span>
<span class="lineNum">    2143 </span>            :                                   size, radeon_bo_size(cube_robj));
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 :                         r100_cs_track_texture_print(&amp;track-&gt;textures[idx]);</span>
<span class="lineNum">    2145 </span><span class="lineNoCov">          0 :                         return -1;</span>
<span class="lineNum">    2146 </span>            :                 }
<span class="lineNum">    2147 </span>            :         }
<span class="lineNum">    2148 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2149"><span class="lineNum">    2149 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2150 </span>            : 
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 : static int r100_cs_track_texture_check(struct radeon_device *rdev,</span>
<span class="lineNum">    2152 </span>            :                                        struct r100_cs_track *track)
<span class="lineNum">    2153 </span>            : {
<span class="lineNum">    2154 </span>            :         struct radeon_bo *robj;
<span class="lineNum">    2155 </span>            :         unsigned long size;
<span class="lineNum">    2156 </span>            :         unsigned u, i, w, h, d;
<span class="lineNum">    2157 </span>            :         int ret;
<span class="lineNum">    2158 </span>            : 
<span class="lineNum">    2159 </span><span class="lineNoCov">          0 :         for (u = 0; u &lt; track-&gt;num_texture; u++) {</span>
<span class="lineNum">    2160 </span><span class="lineNoCov">          0 :                 if (!track-&gt;textures[u].enabled)</span>
<span class="lineNum">    2161 </span>            :                         continue;
<span class="lineNum">    2162 </span><span class="lineNoCov">          0 :                 if (track-&gt;textures[u].lookup_disable)</span>
<span class="lineNum">    2163 </span>            :                         continue;
<span class="lineNum">    2164 </span><span class="lineNoCov">          0 :                 robj = track-&gt;textures[u].robj;</span>
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                 if (robj == NULL) {</span>
<span class="lineNum">    2166 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No texture bound to unit %u\n&quot;, u);</span>
<span class="lineNum">    2167 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2168 </span>            :                 }
<span class="lineNum">    2169 </span>            :                 size = 0;
<span class="lineNum">    2170 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt;= track-&gt;textures[u].num_levels; i++) {</span>
<span class="lineNum">    2171 </span><span class="lineNoCov">          0 :                         if (track-&gt;textures[u].use_pitch) {</span>
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;family &lt; CHIP_R300)</span>
<span class="lineNum">    2173 </span><span class="lineNoCov">          0 :                                         w = (track-&gt;textures[u].pitch / track-&gt;textures[u].cpp) / (1 &lt;&lt; i);</span>
<span class="lineNum">    2174 </span>            :                                 else
<span class="lineNum">    2175 </span><span class="lineNoCov">          0 :                                         w = track-&gt;textures[u].pitch / (1 &lt;&lt; i);</span>
<span class="lineNum">    2176 </span>            :                         } else {
<span class="lineNum">    2177 </span><span class="lineNoCov">          0 :                                 w = track-&gt;textures[u].width;</span>
<span class="lineNum">    2178 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;family &gt;= CHIP_RV515)</span>
<span class="lineNum">    2179 </span><span class="lineNoCov">          0 :                                         w |= track-&gt;textures[u].width_11;</span>
<span class="lineNum">    2180 </span><span class="lineNoCov">          0 :                                 w = w / (1 &lt;&lt; i);</span>
<span class="lineNum">    2181 </span><span class="lineNoCov">          0 :                                 if (track-&gt;textures[u].roundup_w)</span>
<span class="lineNum">    2182 </span><span class="lineNoCov">          0 :                                         w = roundup_pow_of_two(w);</span>
<span class="lineNum">    2183 </span>            :                         }
<span class="lineNum">    2184 </span><span class="lineNoCov">          0 :                         h = track-&gt;textures[u].height;</span>
<span class="lineNum">    2185 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;family &gt;= CHIP_RV515)</span>
<span class="lineNum">    2186 </span><span class="lineNoCov">          0 :                                 h |= track-&gt;textures[u].height_11;</span>
<span class="lineNum">    2187 </span><span class="lineNoCov">          0 :                         h = h / (1 &lt;&lt; i);</span>
<span class="lineNum">    2188 </span><span class="lineNoCov">          0 :                         if (track-&gt;textures[u].roundup_h)</span>
<span class="lineNum">    2189 </span><span class="lineNoCov">          0 :                                 h = roundup_pow_of_two(h);</span>
<span class="lineNum">    2190 </span><span class="lineNoCov">          0 :                         if (track-&gt;textures[u].tex_coord_type == 1) {</span>
<span class="lineNum">    2191 </span><span class="lineNoCov">          0 :                                 d = (1 &lt;&lt; track-&gt;textures[u].txdepth) / (1 &lt;&lt; i);</span>
<span class="lineNum">    2192 </span><span class="lineNoCov">          0 :                                 if (!d)</span>
<span class="lineNum">    2193 </span>            :                                         d = 1;
<span class="lineNum">    2194 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    2195 </span>            :                                 d = 1;
<span class="lineNum">    2196 </span>            :                         }
<span class="lineNum">    2197 </span><span class="lineNoCov">          0 :                         if (track-&gt;textures[u].compress_format) {</span>
<span class="lineNum">    2198 </span>            : 
<span class="lineNum">    2199 </span><span class="lineNoCov">          0 :                                 size += r100_track_compress_size(track-&gt;textures[u].compress_format, w, h) * d;</span>
<span class="lineNum">    2200 </span>            :                                 /* compressed textures are block based */
<span class="lineNum">    2201 </span><span class="lineNoCov">          0 :                         } else</span>
<span class="lineNum">    2202 </span><span class="lineNoCov">          0 :                                 size += w * h * d;</span>
<span class="lineNum">    2203 </span>            :                 }
<span class="lineNum">    2204 </span><span class="lineNoCov">          0 :                 size *= track-&gt;textures[u].cpp;</span>
<span class="lineNum">    2205 </span>            : 
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :                 switch (track-&gt;textures[u].tex_coord_type) {</span>
<span class="lineNum">    2207 </span>            :                 case 0:
<span class="lineNum">    2208 </span>            :                 case 1:
<span class="lineNum">    2209 </span>            :                         break;
<span class="lineNum">    2210 </span>            :                 case 2:
<span class="lineNum">    2211 </span><span class="lineNoCov">          0 :                         if (track-&gt;separate_cube) {</span>
<span class="lineNum">    2212 </span><span class="lineNoCov">          0 :                                 ret = r100_cs_track_cube(rdev, track, u);</span>
<span class="lineNum">    2213 </span><span class="lineNoCov">          0 :                                 if (ret)</span>
<span class="lineNum">    2214 </span><span class="lineNoCov">          0 :                                         return ret;</span>
<span class="lineNum">    2215 </span>            :                         } else
<span class="lineNum">    2216 </span><span class="lineNoCov">          0 :                                 size *= 6;</span>
<span class="lineNum">    2217 </span>            :                         break;
<span class="lineNum">    2218 </span>            :                 default:
<span class="lineNum">    2219 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Invalid texture coordinate type %u for unit &quot;</span>
<span class="lineNum">    2220 </span>            :                                   &quot;%u\n&quot;, track-&gt;textures[u].tex_coord_type, u);
<span class="lineNum">    2221 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2222 </span>            :                 }
<span class="lineNum">    2223 </span><span class="lineNoCov">          0 :                 if (size &gt; radeon_bo_size(robj)) {</span>
<span class="lineNum">    2224 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Texture of unit %u needs %lu bytes but is &quot;</span>
<span class="lineNum">    2225 </span>            :                                   &quot;%lu\n&quot;, u, size, radeon_bo_size(robj));
<span class="lineNum">    2226 </span><span class="lineNoCov">          0 :                         r100_cs_track_texture_print(&amp;track-&gt;textures[u]);</span>
<span class="lineNum">    2227 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2228 </span>            :                 }
<span class="lineNum">    2229 </span>            :         }
<span class="lineNum">    2230 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2231"><span class="lineNum">    2231 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2232 </span>            : 
<span class="lineNum">    2233 </span><span class="lineNoCov">          0 : int r100_cs_track_check(struct radeon_device *rdev, struct r100_cs_track *track)</span>
<span class="lineNum">    2234 </span>            : {
<span class="lineNum">    2235 </span>            :         unsigned i;
<span class="lineNum">    2236 </span>            :         unsigned long size;
<span class="lineNum">    2237 </span>            :         unsigned prim_walk;
<span class="lineNum">    2238 </span>            :         unsigned nverts;
<span class="lineNum">    2239 </span><span class="lineNoCov">          0 :         unsigned num_cb = track-&gt;cb_dirty ? track-&gt;num_cb : 0;</span>
<span class="lineNum">    2240 </span>            : 
<span class="lineNum">    2241 </span><span class="lineNoCov">          0 :         if (num_cb &amp;&amp; !track-&gt;zb_cb_clear &amp;&amp; !track-&gt;color_channel_mask &amp;&amp;</span>
<span class="lineNum">    2242 </span><span class="lineNoCov">          0 :             !track-&gt;blend_read_enable)</span>
<span class="lineNum">    2243 </span><span class="lineNoCov">          0 :                 num_cb = 0;</span>
<span class="lineNum">    2244 </span>            : 
<span class="lineNum">    2245 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; num_cb; i++) {</span>
<span class="lineNum">    2246 </span><span class="lineNoCov">          0 :                 if (track-&gt;cb[i].robj == NULL) {</span>
<span class="lineNum">    2247 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;[drm] No buffer for color buffer %d !\n&quot;, i);</span>
<span class="lineNum">    2248 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2249 </span>            :                 }
<span class="lineNum">    2250 </span><span class="lineNoCov">          0 :                 size = track-&gt;cb[i].pitch * track-&gt;cb[i].cpp * track-&gt;maxy;</span>
<span class="lineNum">    2251 </span><span class="lineNoCov">          0 :                 size += track-&gt;cb[i].offset;</span>
<span class="lineNum">    2252 </span><span class="lineNoCov">          0 :                 if (size &gt; radeon_bo_size(track-&gt;cb[i].robj)) {</span>
<span class="lineNum">    2253 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;[drm] Buffer too small for color buffer %d &quot;</span>
<span class="lineNum">    2254 </span>            :                                   &quot;(need %lu have %lu) !\n&quot;, i, size,
<span class="lineNum">    2255 </span>            :                                   radeon_bo_size(track-&gt;cb[i].robj));
<span class="lineNum">    2256 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;[drm] color buffer %d (%u %u %u %u)\n&quot;,</span>
<span class="lineNum">    2257 </span>            :                                   i, track-&gt;cb[i].pitch, track-&gt;cb[i].cpp,
<span class="lineNum">    2258 </span>            :                                   track-&gt;cb[i].offset, track-&gt;maxy);
<span class="lineNum">    2259 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2260 </span>            :                 }
<span class="lineNum">    2261 </span>            :         }
<span class="lineNum">    2262 </span><span class="lineNoCov">          0 :         track-&gt;cb_dirty = false;</span>
<span class="lineNum">    2263 </span>            : 
<span class="lineNum">    2264 </span><span class="lineNoCov">          0 :         if (track-&gt;zb_dirty &amp;&amp; track-&gt;z_enabled) {</span>
<span class="lineNum">    2265 </span><span class="lineNoCov">          0 :                 if (track-&gt;zb.robj == NULL) {</span>
<span class="lineNum">    2266 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;[drm] No buffer for z buffer !\n&quot;);</span>
<span class="lineNum">    2267 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2268 </span>            :                 }
<span class="lineNum">    2269 </span><span class="lineNoCov">          0 :                 size = track-&gt;zb.pitch * track-&gt;zb.cpp * track-&gt;maxy;</span>
<span class="lineNum">    2270 </span><span class="lineNoCov">          0 :                 size += track-&gt;zb.offset;</span>
<span class="lineNum">    2271 </span><span class="lineNoCov">          0 :                 if (size &gt; radeon_bo_size(track-&gt;zb.robj)) {</span>
<span class="lineNum">    2272 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;[drm] Buffer too small for z buffer &quot;</span>
<span class="lineNum">    2273 </span>            :                                   &quot;(need %lu have %lu) !\n&quot;, size,
<span class="lineNum">    2274 </span>            :                                   radeon_bo_size(track-&gt;zb.robj));
<span class="lineNum">    2275 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;[drm] zbuffer (%u %u %u %u)\n&quot;,</span>
<span class="lineNum">    2276 </span>            :                                   track-&gt;zb.pitch, track-&gt;zb.cpp,
<span class="lineNum">    2277 </span>            :                                   track-&gt;zb.offset, track-&gt;maxy);
<span class="lineNum">    2278 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2279 </span>            :                 }
<span class="lineNum">    2280 </span>            :         }
<span class="lineNum">    2281 </span><span class="lineNoCov">          0 :         track-&gt;zb_dirty = false;</span>
<span class="lineNum">    2282 </span>            : 
<span class="lineNum">    2283 </span><span class="lineNoCov">          0 :         if (track-&gt;aa_dirty &amp;&amp; track-&gt;aaresolve) {</span>
<span class="lineNum">    2284 </span><span class="lineNoCov">          0 :                 if (track-&gt;aa.robj == NULL) {</span>
<span class="lineNum">    2285 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;[drm] No buffer for AA resolve buffer %d !\n&quot;, i);</span>
<span class="lineNum">    2286 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2287 </span>            :                 }
<span class="lineNum">    2288 </span>            :                 /* I believe the format comes from colorbuffer0. */
<span class="lineNum">    2289 </span><span class="lineNoCov">          0 :                 size = track-&gt;aa.pitch * track-&gt;cb[0].cpp * track-&gt;maxy;</span>
<span class="lineNum">    2290 </span><span class="lineNoCov">          0 :                 size += track-&gt;aa.offset;</span>
<span class="lineNum">    2291 </span><span class="lineNoCov">          0 :                 if (size &gt; radeon_bo_size(track-&gt;aa.robj)) {</span>
<span class="lineNum">    2292 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;[drm] Buffer too small for AA resolve buffer %d &quot;</span>
<span class="lineNum">    2293 </span>            :                                   &quot;(need %lu have %lu) !\n&quot;, i, size,
<span class="lineNum">    2294 </span>            :                                   radeon_bo_size(track-&gt;aa.robj));
<span class="lineNum">    2295 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;[drm] AA resolve buffer %d (%u %u %u %u)\n&quot;,</span>
<span class="lineNum">    2296 </span>            :                                   i, track-&gt;aa.pitch, track-&gt;cb[0].cpp,
<span class="lineNum">    2297 </span>            :                                   track-&gt;aa.offset, track-&gt;maxy);
<span class="lineNum">    2298 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2299 </span>            :                 }
<span class="lineNum">    2300 </span>            :         }
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :         track-&gt;aa_dirty = false;</span>
<span class="lineNum">    2302 </span>            : 
<span class="lineNum">    2303 </span><span class="lineNoCov">          0 :         prim_walk = (track-&gt;vap_vf_cntl &gt;&gt; 4) &amp; 0x3;</span>
<span class="lineNum">    2304 </span><span class="lineNoCov">          0 :         if (track-&gt;vap_vf_cntl &amp; (1 &lt;&lt; 14)) {</span>
<span class="lineNum">    2305 </span><span class="lineNoCov">          0 :                 nverts = track-&gt;vap_alt_nverts;</span>
<span class="lineNum">    2306 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2307 </span><span class="lineNoCov">          0 :                 nverts = (track-&gt;vap_vf_cntl &gt;&gt; 16) &amp; 0xFFFF;</span>
<span class="lineNum">    2308 </span>            :         }
<span class="lineNum">    2309 </span><span class="lineNoCov">          0 :         switch (prim_walk) {</span>
<span class="lineNum">    2310 </span>            :         case 1:
<span class="lineNum">    2311 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; track-&gt;num_arrays; i++) {</span>
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 :                         size = track-&gt;arrays[i].esize * track-&gt;max_indx * 4;</span>
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :                         if (track-&gt;arrays[i].robj == NULL) {</span>
<span class="lineNum">    2314 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;(PW %u) Vertex array %u no buffer &quot;</span>
<span class="lineNum">    2315 </span>            :                                           &quot;bound\n&quot;, prim_walk, i);
<span class="lineNum">    2316 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2317 </span>            :                         }
<span class="lineNum">    2318 </span><span class="lineNoCov">          0 :                         if (size &gt; radeon_bo_size(track-&gt;arrays[i].robj)) {</span>
<span class="lineNum">    2319 </span><span class="lineNoCov">          0 :                                 dev_err(rdev-&gt;dev, &quot;(PW %u) Vertex array %u &quot;</span>
<span class="lineNum">    2320 </span>            :                                         &quot;need %lu dwords have %lu dwords\n&quot;,
<span class="lineNum">    2321 </span>            :                                         prim_walk, i, size &gt;&gt; 2,
<span class="lineNum">    2322 </span>            :                                         radeon_bo_size(track-&gt;arrays[i].robj)
<span class="lineNum">    2323 </span>            :                                         &gt;&gt; 2);
<span class="lineNum">    2324 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Max indices %u\n&quot;, track-&gt;max_indx);</span>
<span class="lineNum">    2325 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2326 </span>            :                         }
<span class="lineNum">    2327 </span>            :                 }
<span class="lineNum">    2328 </span>            :                 break;
<span class="lineNum">    2329 </span>            :         case 2:
<span class="lineNum">    2330 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; track-&gt;num_arrays; i++) {</span>
<span class="lineNum">    2331 </span><span class="lineNoCov">          0 :                         size = track-&gt;arrays[i].esize * (nverts - 1) * 4;</span>
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 :                         if (track-&gt;arrays[i].robj == NULL) {</span>
<span class="lineNum">    2333 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;(PW %u) Vertex array %u no buffer &quot;</span>
<span class="lineNum">    2334 </span>            :                                           &quot;bound\n&quot;, prim_walk, i);
<span class="lineNum">    2335 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2336 </span>            :                         }
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :                         if (size &gt; radeon_bo_size(track-&gt;arrays[i].robj)) {</span>
<span class="lineNum">    2338 </span><span class="lineNoCov">          0 :                                 dev_err(rdev-&gt;dev, &quot;(PW %u) Vertex array %u &quot;</span>
<span class="lineNum">    2339 </span>            :                                         &quot;need %lu dwords have %lu dwords\n&quot;,
<span class="lineNum">    2340 </span>            :                                         prim_walk, i, size &gt;&gt; 2,
<span class="lineNum">    2341 </span>            :                                         radeon_bo_size(track-&gt;arrays[i].robj)
<span class="lineNum">    2342 </span>            :                                         &gt;&gt; 2);
<span class="lineNum">    2343 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2344 </span>            :                         }
<span class="lineNum">    2345 </span>            :                 }
<span class="lineNum">    2346 </span>            :                 break;
<span class="lineNum">    2347 </span>            :         case 3:
<span class="lineNum">    2348 </span><span class="lineNoCov">          0 :                 size = track-&gt;vtx_size * nverts;</span>
<span class="lineNum">    2349 </span><span class="lineNoCov">          0 :                 if (size != track-&gt;immd_dwords) {</span>
<span class="lineNum">    2350 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;IMMD draw %u dwors but needs %lu dwords\n&quot;,</span>
<span class="lineNum">    2351 </span>            :                                   track-&gt;immd_dwords, size);
<span class="lineNum">    2352 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;VAP_VF_CNTL.NUM_VERTICES %u, VTX_SIZE %u\n&quot;,</span>
<span class="lineNum">    2353 </span>            :                                   nverts, track-&gt;vtx_size);
<span class="lineNum">    2354 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2355 </span>            :                 }
<span class="lineNum">    2356 </span>            :                 break;
<span class="lineNum">    2357 </span>            :         default:
<span class="lineNum">    2358 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;[drm] Invalid primitive walk %d for VAP_VF_CNTL\n&quot;,</span>
<span class="lineNum">    2359 </span>            :                           prim_walk);
<span class="lineNum">    2360 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2361 </span>            :         }
<span class="lineNum">    2362 </span>            : 
<span class="lineNum">    2363 </span><span class="lineNoCov">          0 :         if (track-&gt;tex_dirty) {</span>
<span class="lineNum">    2364 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = false;</span>
<span class="lineNum">    2365 </span><span class="lineNoCov">          0 :                 return r100_cs_track_texture_check(rdev, track);</span>
<span class="lineNum">    2366 </span>            :         }
<span class="lineNum">    2367 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2368"><span class="lineNum">    2368 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2369 </span>            : 
<span class="lineNum">    2370 </span><span class="lineNoCov">          0 : void r100_cs_track_clear(struct radeon_device *rdev, struct r100_cs_track *track)</span>
<span class="lineNum">    2371 </span>            : {
<span class="lineNum">    2372 </span>            :         unsigned i, face;
<span class="lineNum">    2373 </span>            : 
<span class="lineNum">    2374 </span><span class="lineNoCov">          0 :         track-&gt;cb_dirty = true;</span>
<span class="lineNum">    2375 </span><span class="lineNoCov">          0 :         track-&gt;zb_dirty = true;</span>
<span class="lineNum">    2376 </span><span class="lineNoCov">          0 :         track-&gt;tex_dirty = true;</span>
<span class="lineNum">    2377 </span><span class="lineNoCov">          0 :         track-&gt;aa_dirty = true;</span>
<span class="lineNum">    2378 </span>            : 
<span class="lineNum">    2379 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &lt; CHIP_R300) {</span>
<span class="lineNum">    2380 </span><span class="lineNoCov">          0 :                 track-&gt;num_cb = 1;</span>
<span class="lineNum">    2381 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &lt;= CHIP_RS200)</span>
<span class="lineNum">    2382 </span><span class="lineNoCov">          0 :                         track-&gt;num_texture = 3;</span>
<span class="lineNum">    2383 </span>            :                 else
<span class="lineNum">    2384 </span><span class="lineNoCov">          0 :                         track-&gt;num_texture = 6;</span>
<span class="lineNum">    2385 </span><span class="lineNoCov">          0 :                 track-&gt;maxy = 2048;</span>
<span class="lineNum">    2386 </span><span class="lineNoCov">          0 :                 track-&gt;separate_cube = 1;</span>
<span class="lineNum">    2387 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2388 </span><span class="lineNoCov">          0 :                 track-&gt;num_cb = 4;</span>
<span class="lineNum">    2389 </span><span class="lineNoCov">          0 :                 track-&gt;num_texture = 16;</span>
<span class="lineNum">    2390 </span><span class="lineNoCov">          0 :                 track-&gt;maxy = 4096;</span>
<span class="lineNum">    2391 </span><span class="lineNoCov">          0 :                 track-&gt;separate_cube = 0;</span>
<span class="lineNum">    2392 </span><span class="lineNoCov">          0 :                 track-&gt;aaresolve = false;</span>
<span class="lineNum">    2393 </span><span class="lineNoCov">          0 :                 track-&gt;aa.robj = NULL;</span>
<span class="lineNum">    2394 </span>            :         }
<span class="lineNum">    2395 </span>            : 
<span class="lineNum">    2396 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; track-&gt;num_cb; i++) {</span>
<span class="lineNum">    2397 </span><span class="lineNoCov">          0 :                 track-&gt;cb[i].robj = NULL;</span>
<span class="lineNum">    2398 </span><span class="lineNoCov">          0 :                 track-&gt;cb[i].pitch = 8192;</span>
<span class="lineNum">    2399 </span><span class="lineNoCov">          0 :                 track-&gt;cb[i].cpp = 16;</span>
<span class="lineNum">    2400 </span><span class="lineNoCov">          0 :                 track-&gt;cb[i].offset = 0;</span>
<span class="lineNum">    2401 </span>            :         }
<span class="lineNum">    2402 </span><span class="lineNoCov">          0 :         track-&gt;z_enabled = true;</span>
<span class="lineNum">    2403 </span><span class="lineNoCov">          0 :         track-&gt;zb.robj = NULL;</span>
<span class="lineNum">    2404 </span><span class="lineNoCov">          0 :         track-&gt;zb.pitch = 8192;</span>
<span class="lineNum">    2405 </span><span class="lineNoCov">          0 :         track-&gt;zb.cpp = 4;</span>
<span class="lineNum">    2406 </span><span class="lineNoCov">          0 :         track-&gt;zb.offset = 0;</span>
<span class="lineNum">    2407 </span><span class="lineNoCov">          0 :         track-&gt;vtx_size = 0x7F;</span>
<span class="lineNum">    2408 </span><span class="lineNoCov">          0 :         track-&gt;immd_dwords = 0xFFFFFFFFUL;</span>
<span class="lineNum">    2409 </span><span class="lineNoCov">          0 :         track-&gt;num_arrays = 11;</span>
<span class="lineNum">    2410 </span><span class="lineNoCov">          0 :         track-&gt;max_indx = 0x00FFFFFFUL;</span>
<span class="lineNum">    2411 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; track-&gt;num_arrays; i++) {</span>
<span class="lineNum">    2412 </span><span class="lineNoCov">          0 :                 track-&gt;arrays[i].robj = NULL;</span>
<span class="lineNum">    2413 </span><span class="lineNoCov">          0 :                 track-&gt;arrays[i].esize = 0x7F;</span>
<span class="lineNum">    2414 </span>            :         }
<span class="lineNum">    2415 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; track-&gt;num_texture; i++) {</span>
<span class="lineNum">    2416 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].compress_format = R100_TRACK_COMP_NONE;</span>
<span class="lineNum">    2417 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].pitch = 16536;</span>
<span class="lineNum">    2418 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].width = 16536;</span>
<span class="lineNum">    2419 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].height = 16536;</span>
<span class="lineNum">    2420 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].width_11 = 1 &lt;&lt; 11;</span>
<span class="lineNum">    2421 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].height_11 = 1 &lt;&lt; 11;</span>
<span class="lineNum">    2422 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].num_levels = 12;</span>
<span class="lineNum">    2423 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &lt;= CHIP_RS200) {</span>
<span class="lineNum">    2424 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].tex_coord_type = 0;</span>
<span class="lineNum">    2425 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].txdepth = 0;</span>
<span class="lineNum">    2426 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2427 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].txdepth = 16;</span>
<span class="lineNum">    2428 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].tex_coord_type = 1;</span>
<span class="lineNum">    2429 </span>            :                 }
<span class="lineNum">    2430 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].cpp = 64;</span>
<span class="lineNum">    2431 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].robj = NULL;</span>
<span class="lineNum">    2432 </span>            :                 /* CS IB emission code makes sure texture unit are disabled */
<span class="lineNum">    2433 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].enabled = false;</span>
<span class="lineNum">    2434 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].lookup_disable = false;</span>
<span class="lineNum">    2435 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].roundup_w = true;</span>
<span class="lineNum">    2436 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].roundup_h = true;</span>
<span class="lineNum">    2437 </span><span class="lineNoCov">          0 :                 if (track-&gt;separate_cube)</span>
<span class="lineNum">    2438 </span><span class="lineNoCov">          0 :                         for (face = 0; face &lt; 5; face++) {</span>
<span class="lineNum">    2439 </span><span class="lineNoCov">          0 :                                 track-&gt;textures[i].cube_info[face].robj = NULL;</span>
<span class="lineNum">    2440 </span><span class="lineNoCov">          0 :                                 track-&gt;textures[i].cube_info[face].width = 16536;</span>
<span class="lineNum">    2441 </span><span class="lineNoCov">          0 :                                 track-&gt;textures[i].cube_info[face].height = 16536;</span>
<span class="lineNum">    2442 </span><span class="lineNoCov">          0 :                                 track-&gt;textures[i].cube_info[face].offset = 0;</span>
<span class="lineNum">    2443 </span>            :                         }
<span class="lineNum">    2444 </span>            :         }
<span class="lineNum">    2445 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2446 </span>            : 
<span class="lineNum">    2447 </span>            : /*
<a name="2448"><span class="lineNum">    2448 </span>            :  * Global GPU functions</a>
<span class="lineNum">    2449 </span>            :  */
<span class="lineNum">    2450 </span><span class="lineNoCov">          0 : static void r100_errata(struct radeon_device *rdev)</span>
<span class="lineNum">    2451 </span>            : {
<span class="lineNum">    2452 </span><span class="lineNoCov">          0 :         rdev-&gt;pll_errata = 0;</span>
<span class="lineNum">    2453 </span>            : 
<span class="lineNum">    2454 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RV200 || rdev-&gt;family == CHIP_RS200) {</span>
<span class="lineNum">    2455 </span><span class="lineNoCov">          0 :                 rdev-&gt;pll_errata |= CHIP_ERRATA_PLL_DUMMYREADS;</span>
<span class="lineNum">    2456 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2457 </span>            : 
<span class="lineNum">    2458 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RV100 ||</span>
<span class="lineNum">    2459 </span><span class="lineNoCov">          0 :             rdev-&gt;family == CHIP_RS100 ||</span>
<span class="lineNum">    2460 </span><span class="lineNoCov">          0 :             rdev-&gt;family == CHIP_RS200) {</span>
<span class="lineNum">    2461 </span><span class="lineNoCov">          0 :                 rdev-&gt;pll_errata |= CHIP_ERRATA_PLL_DELAY;</span>
<span class="lineNum">    2462 </span><span class="lineNoCov">          0 :         }</span>
<a name="2463"><span class="lineNum">    2463 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2464 </span>            : 
<span class="lineNum">    2465 </span><span class="lineNoCov">          0 : static int r100_rbbm_fifo_wait_for_entry(struct radeon_device *rdev, unsigned n)</span>
<span class="lineNum">    2466 </span>            : {
<span class="lineNum">    2467 </span>            :         unsigned i;
<span class="lineNum">    2468 </span>            :         uint32_t tmp;
<span class="lineNum">    2469 </span>            : 
<span class="lineNum">    2470 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    2471 </span><span class="lineNoCov">          0 :                 tmp = RREG32(RADEON_RBBM_STATUS) &amp; RADEON_RBBM_FIFOCNT_MASK;</span>
<span class="lineNum">    2472 </span><span class="lineNoCov">          0 :                 if (tmp &gt;= n) {</span>
<span class="lineNum">    2473 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    2474 </span>            :                 }
<span class="lineNum">    2475 </span><span class="lineNoCov">          0 :                 DRM_UDELAY(1);</span>
<span class="lineNum">    2476 </span>            :         }
<span class="lineNum">    2477 </span><span class="lineNoCov">          0 :         return -1;</span>
<a name="2478"><span class="lineNum">    2478 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2479 </span>            : 
<span class="lineNum">    2480 </span><span class="lineNoCov">          0 : int r100_gui_wait_for_idle(struct radeon_device *rdev)</span>
<span class="lineNum">    2481 </span>            : {
<span class="lineNum">    2482 </span>            :         unsigned i;
<span class="lineNum">    2483 </span>            :         uint32_t tmp;
<span class="lineNum">    2484 </span>            : 
<span class="lineNum">    2485 </span><span class="lineNoCov">          0 :         if (r100_rbbm_fifo_wait_for_entry(rdev, 64)) {</span>
<span class="lineNum">    2486 </span><span class="lineNoCov">          0 :                 printk(KERN_WARNING &quot;radeon: wait for empty RBBM fifo failed !&quot;</span>
<span class="lineNum">    2487 </span>            :                        &quot; Bad things might happen.\n&quot;);
<span class="lineNum">    2488 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2489 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    2490 </span><span class="lineNoCov">          0 :                 tmp = RREG32(RADEON_RBBM_STATUS);</span>
<span class="lineNum">    2491 </span><span class="lineNoCov">          0 :                 if (!(tmp &amp; RADEON_RBBM_ACTIVE)) {</span>
<span class="lineNum">    2492 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    2493 </span>            :                 }
<span class="lineNum">    2494 </span><span class="lineNoCov">          0 :                 DRM_UDELAY(1);</span>
<span class="lineNum">    2495 </span>            :         }
<span class="lineNum">    2496 </span><span class="lineNoCov">          0 :         return -1;</span>
<a name="2497"><span class="lineNum">    2497 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2498 </span>            : 
<span class="lineNum">    2499 </span><span class="lineNoCov">          0 : int r100_mc_wait_for_idle(struct radeon_device *rdev)</span>
<span class="lineNum">    2500 </span>            : {
<span class="lineNum">    2501 </span>            :         unsigned i;
<span class="lineNum">    2502 </span>            :         uint32_t tmp;
<span class="lineNum">    2503 </span>            : 
<span class="lineNum">    2504 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    2505 </span>            :                 /* read MC_STATUS */
<span class="lineNum">    2506 </span><span class="lineNoCov">          0 :                 tmp = RREG32(RADEON_MC_STATUS);</span>
<span class="lineNum">    2507 </span><span class="lineNoCov">          0 :                 if (tmp &amp; RADEON_MC_IDLE) {</span>
<span class="lineNum">    2508 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    2509 </span>            :                 }
<span class="lineNum">    2510 </span><span class="lineNoCov">          0 :                 DRM_UDELAY(1);</span>
<span class="lineNum">    2511 </span>            :         }
<span class="lineNum">    2512 </span><span class="lineNoCov">          0 :         return -1;</span>
<a name="2513"><span class="lineNum">    2513 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2514 </span>            : 
<span class="lineNum">    2515 </span><span class="lineNoCov">          0 : bool r100_gpu_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">    2516 </span>            : {
<span class="lineNum">    2517 </span>            :         u32 rbbm_status;
<span class="lineNum">    2518 </span>            : 
<span class="lineNum">    2519 </span><span class="lineNoCov">          0 :         rbbm_status = RREG32(R_000E40_RBBM_STATUS);</span>
<span class="lineNum">    2520 </span><span class="lineNoCov">          0 :         if (!G_000E40_GUI_ACTIVE(rbbm_status)) {</span>
<span class="lineNum">    2521 </span><span class="lineNoCov">          0 :                 radeon_ring_lockup_update(rdev, ring);</span>
<span class="lineNum">    2522 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    2523 </span>            :         }
<span class="lineNum">    2524 </span><span class="lineNoCov">          0 :         return radeon_ring_test_lockup(rdev, ring);</span>
<span class="lineNum">    2525 </span><span class="lineNoCov">          0 : }</span>
<a name="2526"><span class="lineNum">    2526 </span>            : </a>
<span class="lineNum">    2527 </span>            : /* required on r1xx, r2xx, r300, r(v)350, r420/r481, rs400/rs480 */
<span class="lineNum">    2528 </span><span class="lineNoCov">          0 : void r100_enable_bm(struct radeon_device *rdev)</span>
<span class="lineNum">    2529 </span>            : {
<span class="lineNum">    2530 </span>            :         uint32_t tmp;
<span class="lineNum">    2531 </span>            :         /* Enable bus mastering */
<span class="lineNum">    2532 </span><span class="lineNoCov">          0 :         tmp = RREG32(RADEON_BUS_CNTL) &amp; ~RADEON_BUS_MASTER_DIS;</span>
<span class="lineNum">    2533 </span><span class="lineNoCov">          0 :         WREG32(RADEON_BUS_CNTL, tmp);</span>
<a name="2534"><span class="lineNum">    2534 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2535 </span>            : 
<span class="lineNum">    2536 </span><span class="lineNoCov">          0 : void r100_bm_disable(struct radeon_device *rdev)</span>
<span class="lineNum">    2537 </span>            : {
<span class="lineNum">    2538 </span>            :         u32 tmp;
<span class="lineNum">    2539 </span>            : 
<span class="lineNum">    2540 </span>            :         /* disable bus mastering */
<span class="lineNum">    2541 </span><span class="lineNoCov">          0 :         tmp = RREG32(R_000030_BUS_CNTL);</span>
<span class="lineNum">    2542 </span><span class="lineNoCov">          0 :         WREG32(R_000030_BUS_CNTL, (tmp &amp; 0xFFFFFFFF) | 0x00000044);</span>
<span class="lineNum">    2543 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    2544 </span><span class="lineNoCov">          0 :         WREG32(R_000030_BUS_CNTL, (tmp &amp; 0xFFFFFFFF) | 0x00000042);</span>
<span class="lineNum">    2545 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    2546 </span><span class="lineNoCov">          0 :         WREG32(R_000030_BUS_CNTL, (tmp &amp; 0xFFFFFFFF) | 0x00000040);</span>
<span class="lineNum">    2547 </span><span class="lineNoCov">          0 :         tmp = RREG32(RADEON_BUS_CNTL);</span>
<span class="lineNum">    2548 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    2549 </span>            :         pci_clear_master(rdev-&gt;pdev);
<span class="lineNum">    2550 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<a name="2551"><span class="lineNum">    2551 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2552 </span>            : 
<span class="lineNum">    2553 </span><span class="lineNoCov">          0 : int r100_asic_reset(struct radeon_device *rdev)</span>
<span class="lineNum">    2554 </span>            : {
<span class="lineNum">    2555 </span><span class="lineNoCov">          0 :         struct r100_mc_save save;</span>
<span class="lineNum">    2556 </span>            :         u32 status, tmp;
<span class="lineNum">    2557 </span>            :         int ret = 0;
<span class="lineNum">    2558 </span>            : 
<span class="lineNum">    2559 </span><span class="lineNoCov">          0 :         status = RREG32(R_000E40_RBBM_STATUS);</span>
<span class="lineNum">    2560 </span><span class="lineNoCov">          0 :         if (!G_000E40_GUI_ACTIVE(status)) {</span>
<span class="lineNum">    2561 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2562 </span>            :         }
<span class="lineNum">    2563 </span><span class="lineNoCov">          0 :         r100_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">    2564 </span><span class="lineNoCov">          0 :         status = RREG32(R_000E40_RBBM_STATUS);</span>
<span class="lineNum">    2565 </span>            :         dev_info(rdev-&gt;dev, &quot;(%s:%d) RBBM_STATUS=0x%08X\n&quot;, __func__, __LINE__, status);
<span class="lineNum">    2566 </span>            :         /* stop CP */
<span class="lineNum">    2567 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_CSQ_CNTL, 0);</span>
<span class="lineNum">    2568 </span><span class="lineNoCov">          0 :         tmp = RREG32(RADEON_CP_RB_CNTL);</span>
<span class="lineNum">    2569 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_CNTL, tmp | RADEON_RB_RPTR_WR_ENA);</span>
<span class="lineNum">    2570 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_RPTR_WR, 0);</span>
<span class="lineNum">    2571 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_WPTR, 0);</span>
<span class="lineNum">    2572 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_CNTL, tmp);</span>
<span class="lineNum">    2573 </span>            :         /* save PCI state */
<span class="lineNum">    2574 </span>            :         pci_save_state(rdev-&gt;pdev);
<span class="lineNum">    2575 </span>            :         /* disable bus mastering */
<span class="lineNum">    2576 </span><span class="lineNoCov">          0 :         r100_bm_disable(rdev);</span>
<span class="lineNum">    2577 </span><span class="lineNoCov">          0 :         WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_SE(1) |</span>
<span class="lineNum">    2578 </span>            :                                         S_0000F0_SOFT_RESET_RE(1) |
<span class="lineNum">    2579 </span>            :                                         S_0000F0_SOFT_RESET_PP(1) |
<span class="lineNum">    2580 </span>            :                                         S_0000F0_SOFT_RESET_RB(1));
<span class="lineNum">    2581 </span><span class="lineNoCov">          0 :         RREG32(R_0000F0_RBBM_SOFT_RESET);</span>
<span class="lineNum">    2582 </span><span class="lineNoCov">          0 :         mdelay(500);</span>
<span class="lineNum">    2583 </span><span class="lineNoCov">          0 :         WREG32(R_0000F0_RBBM_SOFT_RESET, 0);</span>
<span class="lineNum">    2584 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    2585 </span><span class="lineNoCov">          0 :         status = RREG32(R_000E40_RBBM_STATUS);</span>
<span class="lineNum">    2586 </span>            :         dev_info(rdev-&gt;dev, &quot;(%s:%d) RBBM_STATUS=0x%08X\n&quot;, __func__, __LINE__, status);
<span class="lineNum">    2587 </span>            :         /* reset CP */
<span class="lineNum">    2588 </span><span class="lineNoCov">          0 :         WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_CP(1));</span>
<span class="lineNum">    2589 </span><span class="lineNoCov">          0 :         RREG32(R_0000F0_RBBM_SOFT_RESET);</span>
<span class="lineNum">    2590 </span><span class="lineNoCov">          0 :         mdelay(500);</span>
<span class="lineNum">    2591 </span><span class="lineNoCov">          0 :         WREG32(R_0000F0_RBBM_SOFT_RESET, 0);</span>
<span class="lineNum">    2592 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    2593 </span><span class="lineNoCov">          0 :         status = RREG32(R_000E40_RBBM_STATUS);</span>
<span class="lineNum">    2594 </span>            :         dev_info(rdev-&gt;dev, &quot;(%s:%d) RBBM_STATUS=0x%08X\n&quot;, __func__, __LINE__, status);
<span class="lineNum">    2595 </span>            :         /* restore PCI &amp; busmastering */
<span class="lineNum">    2596 </span>            :         pci_restore_state(rdev-&gt;pdev);
<span class="lineNum">    2597 </span><span class="lineNoCov">          0 :         r100_enable_bm(rdev);</span>
<span class="lineNum">    2598 </span>            :         /* Check if GPU is idle */
<span class="lineNum">    2599 </span><span class="lineNoCov">          0 :         if (G_000E40_SE_BUSY(status) || G_000E40_RE_BUSY(status) ||</span>
<span class="lineNum">    2600 </span><span class="lineNoCov">          0 :                 G_000E40_TAM_BUSY(status) || G_000E40_PB_BUSY(status)) {</span>
<span class="lineNum">    2601 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed to reset GPU\n&quot;);</span>
<span class="lineNum">    2602 </span>            :                 ret = -1;
<span class="lineNum">    2603 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">    2604 </span>            :                 dev_info(rdev-&gt;dev, &quot;GPU reset succeed\n&quot;);
<span class="lineNum">    2605 </span><span class="lineNoCov">          0 :         r100_mc_resume(rdev, &amp;save);</span>
<span class="lineNum">    2606 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2607"><span class="lineNum">    2607 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2608 </span>            : 
<span class="lineNum">    2609 </span><span class="lineNoCov">          0 : void r100_set_common_regs(struct radeon_device *rdev)</span>
<span class="lineNum">    2610 </span>            : {
<span class="lineNum">    2611 </span><span class="lineNoCov">          0 :         struct drm_device *dev = rdev-&gt;ddev;</span>
<span class="lineNum">    2612 </span>            :         bool force_dac2 = false;
<span class="lineNum">    2613 </span>            :         u32 tmp;
<span class="lineNum">    2614 </span>            : 
<span class="lineNum">    2615 </span>            :         /* set these so they don't interfere with anything */
<span class="lineNum">    2616 </span><span class="lineNoCov">          0 :         WREG32(RADEON_OV0_SCALE_CNTL, 0);</span>
<span class="lineNum">    2617 </span><span class="lineNoCov">          0 :         WREG32(RADEON_SUBPIC_CNTL, 0);</span>
<span class="lineNum">    2618 </span><span class="lineNoCov">          0 :         WREG32(RADEON_VIPH_CONTROL, 0);</span>
<span class="lineNum">    2619 </span><span class="lineNoCov">          0 :         WREG32(RADEON_I2C_CNTL_1, 0);</span>
<span class="lineNum">    2620 </span><span class="lineNoCov">          0 :         WREG32(RADEON_DVI_I2C_CNTL_1, 0);</span>
<span class="lineNum">    2621 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CAP0_TRIG_CNTL, 0);</span>
<span class="lineNum">    2622 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CAP1_TRIG_CNTL, 0);</span>
<span class="lineNum">    2623 </span>            : 
<span class="lineNum">    2624 </span>            :         /* always set up dac2 on rn50 and some rv100 as lots
<span class="lineNum">    2625 </span>            :          * of servers seem to wire it up to a VGA port but
<span class="lineNum">    2626 </span>            :          * don't report it in the bios connector
<span class="lineNum">    2627 </span>            :          * table.
<span class="lineNum">    2628 </span>            :          */
<span class="lineNum">    2629 </span><span class="lineNoCov">          0 :         switch (dev-&gt;pdev-&gt;device) {</span>
<span class="lineNum">    2630 </span>            :                 /* RN50 */
<span class="lineNum">    2631 </span>            :         case 0x515e:
<span class="lineNum">    2632 </span>            :         case 0x5969:
<span class="lineNum">    2633 </span>            :                 force_dac2 = true;
<span class="lineNum">    2634 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2635 </span>            :                 /* RV100*/
<span class="lineNum">    2636 </span>            :         case 0x5159:
<span class="lineNum">    2637 </span>            :         case 0x515a:
<span class="lineNum">    2638 </span>            :                 /* DELL triple head servers */
<span class="lineNum">    2639 </span><span class="lineNoCov">          0 :                 if ((dev-&gt;pdev-&gt;subsystem_vendor == 0x1028 /* DELL */) &amp;&amp;</span>
<span class="lineNum">    2640 </span><span class="lineNoCov">          0 :                     ((dev-&gt;pdev-&gt;subsystem_device == 0x016c) ||</span>
<span class="lineNum">    2641 </span><span class="lineNoCov">          0 :                      (dev-&gt;pdev-&gt;subsystem_device == 0x016d) ||</span>
<span class="lineNum">    2642 </span><span class="lineNoCov">          0 :                      (dev-&gt;pdev-&gt;subsystem_device == 0x016e) ||</span>
<span class="lineNum">    2643 </span><span class="lineNoCov">          0 :                      (dev-&gt;pdev-&gt;subsystem_device == 0x016f) ||</span>
<span class="lineNum">    2644 </span><span class="lineNoCov">          0 :                      (dev-&gt;pdev-&gt;subsystem_device == 0x0170) ||</span>
<span class="lineNum">    2645 </span><span class="lineNoCov">          0 :                      (dev-&gt;pdev-&gt;subsystem_device == 0x017d) ||</span>
<span class="lineNum">    2646 </span><span class="lineNoCov">          0 :                      (dev-&gt;pdev-&gt;subsystem_device == 0x017e) ||</span>
<span class="lineNum">    2647 </span><span class="lineNoCov">          0 :                      (dev-&gt;pdev-&gt;subsystem_device == 0x0183) ||</span>
<span class="lineNum">    2648 </span><span class="lineNoCov">          0 :                      (dev-&gt;pdev-&gt;subsystem_device == 0x018a) ||</span>
<span class="lineNum">    2649 </span><span class="lineNoCov">          0 :                      (dev-&gt;pdev-&gt;subsystem_device == 0x019a)))</span>
<span class="lineNum">    2650 </span><span class="lineNoCov">          0 :                         force_dac2 = true;</span>
<span class="lineNum">    2651 </span>            :                 break;
<span class="lineNum">    2652 </span>            :         }
<span class="lineNum">    2653 </span>            : 
<span class="lineNum">    2654 </span><span class="lineNoCov">          0 :         if (force_dac2) {</span>
<span class="lineNum">    2655 </span><span class="lineNoCov">          0 :                 u32 disp_hw_debug = RREG32(RADEON_DISP_HW_DEBUG);</span>
<span class="lineNum">    2656 </span><span class="lineNoCov">          0 :                 u32 tv_dac_cntl = RREG32(RADEON_TV_DAC_CNTL);</span>
<span class="lineNum">    2657 </span><span class="lineNoCov">          0 :                 u32 dac2_cntl = RREG32(RADEON_DAC_CNTL2);</span>
<span class="lineNum">    2658 </span>            : 
<span class="lineNum">    2659 </span>            :                 /* For CRT on DAC2, don't turn it on if BIOS didn't
<span class="lineNum">    2660 </span>            :                    enable it, even it's detected.
<span class="lineNum">    2661 </span>            :                 */
<span class="lineNum">    2662 </span>            : 
<span class="lineNum">    2663 </span>            :                 /* force it to crtc0 */
<span class="lineNum">    2664 </span><span class="lineNoCov">          0 :                 dac2_cntl &amp;= ~RADEON_DAC2_DAC_CLK_SEL;</span>
<span class="lineNum">    2665 </span><span class="lineNoCov">          0 :                 dac2_cntl |= RADEON_DAC2_DAC2_CLK_SEL;</span>
<span class="lineNum">    2666 </span><span class="lineNoCov">          0 :                 disp_hw_debug |= RADEON_CRT2_DISP1_SEL;</span>
<span class="lineNum">    2667 </span>            : 
<span class="lineNum">    2668 </span>            :                 /* set up the TV DAC */
<span class="lineNum">    2669 </span><span class="lineNoCov">          0 :                 tv_dac_cntl &amp;= ~(RADEON_TV_DAC_PEDESTAL |</span>
<span class="lineNum">    2670 </span>            :                                  RADEON_TV_DAC_STD_MASK |
<span class="lineNum">    2671 </span>            :                                  RADEON_TV_DAC_RDACPD |
<span class="lineNum">    2672 </span>            :                                  RADEON_TV_DAC_GDACPD |
<span class="lineNum">    2673 </span>            :                                  RADEON_TV_DAC_BDACPD |
<span class="lineNum">    2674 </span>            :                                  RADEON_TV_DAC_BGADJ_MASK |
<span class="lineNum">    2675 </span>            :                                  RADEON_TV_DAC_DACADJ_MASK);
<span class="lineNum">    2676 </span><span class="lineNoCov">          0 :                 tv_dac_cntl |= (RADEON_TV_DAC_NBLANK |</span>
<span class="lineNum">    2677 </span>            :                                 RADEON_TV_DAC_NHOLD |
<span class="lineNum">    2678 </span>            :                                 RADEON_TV_DAC_STD_PS2 |
<span class="lineNum">    2679 </span>            :                                 (0x58 &lt;&lt; 16));
<span class="lineNum">    2680 </span>            : 
<span class="lineNum">    2681 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_TV_DAC_CNTL, tv_dac_cntl);</span>
<span class="lineNum">    2682 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_DISP_HW_DEBUG, disp_hw_debug);</span>
<span class="lineNum">    2683 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_DAC_CNTL2, dac2_cntl);</span>
<span class="lineNum">    2684 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2685 </span>            : 
<span class="lineNum">    2686 </span>            :         /* switch PM block to ACPI mode */
<span class="lineNum">    2687 </span><span class="lineNoCov">          0 :         tmp = RREG32_PLL(RADEON_PLL_PWRMGT_CNTL);</span>
<span class="lineNum">    2688 </span><span class="lineNoCov">          0 :         tmp &amp;= ~RADEON_PM_MODE_SEL;</span>
<span class="lineNum">    2689 </span><span class="lineNoCov">          0 :         WREG32_PLL(RADEON_PLL_PWRMGT_CNTL, tmp);</span>
<span class="lineNum">    2690 </span>            : 
<span class="lineNum">    2691 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2692 </span>            : 
<span class="lineNum">    2693 </span>            : /*
<a name="2694"><span class="lineNum">    2694 </span>            :  * VRAM info</a>
<span class="lineNum">    2695 </span>            :  */
<span class="lineNum">    2696 </span><span class="lineNoCov">          0 : static void r100_vram_get_type(struct radeon_device *rdev)</span>
<span class="lineNum">    2697 </span>            : {
<span class="lineNum">    2698 </span>            :         uint32_t tmp;
<span class="lineNum">    2699 </span>            : 
<span class="lineNum">    2700 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_is_ddr = false;</span>
<span class="lineNum">    2701 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">    2702 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.vram_is_ddr = true;</span>
<span class="lineNum">    2703 </span><span class="lineNoCov">          0 :         else if (RREG32(RADEON_MEM_SDRAM_MODE_REG) &amp; RADEON_MEM_CFG_TYPE_DDR)</span>
<span class="lineNum">    2704 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.vram_is_ddr = true;</span>
<span class="lineNum">    2705 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_RV100) ||</span>
<span class="lineNum">    2706 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_RS100) ||</span>
<span class="lineNum">    2707 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_RS200)) {</span>
<span class="lineNum">    2708 </span><span class="lineNoCov">          0 :                 tmp = RREG32(RADEON_MEM_CNTL);</span>
<span class="lineNum">    2709 </span><span class="lineNoCov">          0 :                 if (tmp &amp; RV100_HALF_MODE) {</span>
<span class="lineNum">    2710 </span><span class="lineNoCov">          0 :                         rdev-&gt;mc.vram_width = 32;</span>
<span class="lineNum">    2711 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2712 </span><span class="lineNoCov">          0 :                         rdev-&gt;mc.vram_width = 64;</span>
<span class="lineNum">    2713 </span>            :                 }
<span class="lineNum">    2714 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;flags &amp; RADEON_SINGLE_CRTC) {</span>
<span class="lineNum">    2715 </span><span class="lineNoCov">          0 :                         rdev-&gt;mc.vram_width /= 4;</span>
<span class="lineNum">    2716 </span><span class="lineNoCov">          0 :                         rdev-&gt;mc.vram_is_ddr = true;</span>
<span class="lineNum">    2717 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2718 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family &lt;= CHIP_RV280) {</span>
<span class="lineNum">    2719 </span><span class="lineNoCov">          0 :                 tmp = RREG32(RADEON_MEM_CNTL);</span>
<span class="lineNum">    2720 </span><span class="lineNoCov">          0 :                 if (tmp &amp; RADEON_MEM_NUM_CHANNELS_MASK) {</span>
<span class="lineNum">    2721 </span><span class="lineNoCov">          0 :                         rdev-&gt;mc.vram_width = 128;</span>
<span class="lineNum">    2722 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2723 </span><span class="lineNoCov">          0 :                         rdev-&gt;mc.vram_width = 64;</span>
<span class="lineNum">    2724 </span>            :                 }
<span class="lineNum">    2725 </span>            :         } else {
<span class="lineNum">    2726 </span>            :                 /* newer IGPs */
<span class="lineNum">    2727 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.vram_width = 128;</span>
<span class="lineNum">    2728 </span>            :         }
<a name="2729"><span class="lineNum">    2729 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2730 </span>            : 
<span class="lineNum">    2731 </span><span class="lineNoCov">          0 : static u32 r100_get_accessible_vram(struct radeon_device *rdev)</span>
<span class="lineNum">    2732 </span>            : {
<span class="lineNum">    2733 </span>            :         u32 aper_size;
<span class="lineNum">    2734 </span><span class="lineNoCov">          0 :         u8 byte;</span>
<span class="lineNum">    2735 </span>            : 
<span class="lineNum">    2736 </span><span class="lineNoCov">          0 :         aper_size = RREG32(RADEON_CONFIG_APER_SIZE);</span>
<span class="lineNum">    2737 </span>            : 
<span class="lineNum">    2738 </span>            :         /* Set HDP_APER_CNTL only on cards that are known not to be broken,
<span class="lineNum">    2739 </span>            :          * that is has the 2nd generation multifunction PCI interface
<span class="lineNum">    2740 </span>            :          */
<span class="lineNum">    2741 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RV280 ||</span>
<span class="lineNum">    2742 </span><span class="lineNoCov">          0 :             rdev-&gt;family &gt;= CHIP_RV350) {</span>
<span class="lineNum">    2743 </span><span class="lineNoCov">          0 :                 WREG32_P(RADEON_HOST_PATH_CNTL, RADEON_HDP_APER_CNTL,</span>
<span class="lineNum">    2744 </span>            :                        ~RADEON_HDP_APER_CNTL);
<span class="lineNum">    2745 </span>            :                 DRM_INFO(&quot;Generation 2 PCI interface, using max accessible memory\n&quot;);
<span class="lineNum">    2746 </span><span class="lineNoCov">          0 :                 return aper_size * 2;</span>
<span class="lineNum">    2747 </span>            :         }
<span class="lineNum">    2748 </span>            : 
<span class="lineNum">    2749 </span>            :         /* Older cards have all sorts of funny issues to deal with. First
<span class="lineNum">    2750 </span>            :          * check if it's a multifunction card by reading the PCI config
<span class="lineNum">    2751 </span>            :          * header type... Limit those to one aperture size
<span class="lineNum">    2752 </span>            :          */
<span class="lineNum">    2753 </span><span class="lineNoCov">          0 :         pci_read_config_byte(rdev-&gt;pdev, 0xe, &amp;byte);</span>
<span class="lineNum">    2754 </span><span class="lineNoCov">          0 :         if (byte &amp; 0x80) {</span>
<span class="lineNum">    2755 </span>            :                 DRM_INFO(&quot;Generation 1 PCI interface in multifunction mode\n&quot;);
<span class="lineNum">    2756 </span>            :                 DRM_INFO(&quot;Limiting VRAM to one aperture\n&quot;);
<span class="lineNum">    2757 </span><span class="lineNoCov">          0 :                 return aper_size;</span>
<span class="lineNum">    2758 </span>            :         }
<span class="lineNum">    2759 </span>            : 
<span class="lineNum">    2760 </span>            :         /* Single function older card. We read HDP_APER_CNTL to see how the BIOS
<span class="lineNum">    2761 </span>            :          * have set it up. We don't write this as it's broken on some ASICs but
<span class="lineNum">    2762 </span>            :          * we expect the BIOS to have done the right thing (might be too optimistic...)
<span class="lineNum">    2763 </span>            :          */
<span class="lineNum">    2764 </span><span class="lineNoCov">          0 :         if (RREG32(RADEON_HOST_PATH_CNTL) &amp; RADEON_HDP_APER_CNTL)</span>
<span class="lineNum">    2765 </span><span class="lineNoCov">          0 :                 return aper_size * 2;</span>
<span class="lineNum">    2766 </span><span class="lineNoCov">          0 :         return aper_size;</span>
<a name="2767"><span class="lineNum">    2767 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2768 </span>            : 
<span class="lineNum">    2769 </span><span class="lineNoCov">          0 : void r100_vram_init_sizes(struct radeon_device *rdev)</span>
<span class="lineNum">    2770 </span>            : {
<span class="lineNum">    2771 </span>            :         u64 config_aper_size;
<span class="lineNum">    2772 </span>            : 
<span class="lineNum">    2773 </span>            :         /* work out accessible VRAM */
<span class="lineNum">    2774 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.aper_base = rdev-&gt;fb_aper_offset;</span>
<span class="lineNum">    2775 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.aper_size = rdev-&gt;fb_aper_size;</span>
<span class="lineNum">    2776 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.visible_vram_size = r100_get_accessible_vram(rdev);</span>
<span class="lineNum">    2777 </span>            :         /* FIXME we don't use the second aperture yet when we could use it */
<span class="lineNum">    2778 </span><span class="lineNoCov">          0 :         if (rdev-&gt;mc.visible_vram_size &gt; rdev-&gt;mc.aper_size)</span>
<span class="lineNum">    2779 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.visible_vram_size = rdev-&gt;mc.aper_size;</span>
<span class="lineNum">    2780 </span><span class="lineNoCov">          0 :         config_aper_size = RREG32(RADEON_CONFIG_APER_SIZE);</span>
<span class="lineNum">    2781 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP) {</span>
<span class="lineNum">    2782 </span>            :                 uint32_t tom;
<span class="lineNum">    2783 </span>            :                 /* read NB_TOM to get the amount of ram stolen for the GPU */
<span class="lineNum">    2784 </span><span class="lineNoCov">          0 :                 tom = RREG32(RADEON_NB_TOM);</span>
<span class="lineNum">    2785 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.real_vram_size = (((tom &gt;&gt; 16) - (tom &amp; 0xffff) + 1) &lt;&lt; 16);</span>
<span class="lineNum">    2786 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_CONFIG_MEMSIZE, rdev-&gt;mc.real_vram_size);</span>
<span class="lineNum">    2787 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.mc_vram_size = rdev-&gt;mc.real_vram_size;</span>
<span class="lineNum">    2788 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2789 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.real_vram_size = RREG32(RADEON_CONFIG_MEMSIZE);</span>
<span class="lineNum">    2790 </span>            :                 /* Some production boards of m6 will report 0
<span class="lineNum">    2791 </span>            :                  * if it's 8 MB
<span class="lineNum">    2792 </span>            :                  */
<span class="lineNum">    2793 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;mc.real_vram_size == 0) {</span>
<span class="lineNum">    2794 </span><span class="lineNoCov">          0 :                         rdev-&gt;mc.real_vram_size = 8192 * 1024;</span>
<span class="lineNum">    2795 </span><span class="lineNoCov">          0 :                         WREG32(RADEON_CONFIG_MEMSIZE, rdev-&gt;mc.real_vram_size);</span>
<span class="lineNum">    2796 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2797 </span>            :                 /* Fix for RN50, M6, M7 with 8/16/32(??) MBs of VRAM - 
<span class="lineNum">    2798 </span>            :                  * Novell bug 204882 + along with lots of ubuntu ones
<span class="lineNum">    2799 </span>            :                  */
<span class="lineNum">    2800 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;mc.aper_size &gt; config_aper_size)</span>
<span class="lineNum">    2801 </span><span class="lineNoCov">          0 :                         config_aper_size = rdev-&gt;mc.aper_size;</span>
<span class="lineNum">    2802 </span>            : 
<span class="lineNum">    2803 </span><span class="lineNoCov">          0 :                 if (config_aper_size &gt; rdev-&gt;mc.real_vram_size)</span>
<span class="lineNum">    2804 </span><span class="lineNoCov">          0 :                         rdev-&gt;mc.mc_vram_size = config_aper_size;</span>
<span class="lineNum">    2805 </span>            :                 else
<span class="lineNum">    2806 </span><span class="lineNoCov">          0 :                         rdev-&gt;mc.mc_vram_size = rdev-&gt;mc.real_vram_size;</span>
<span class="lineNum">    2807 </span>            :         }
<a name="2808"><span class="lineNum">    2808 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2809 </span>            : 
<span class="lineNum">    2810 </span><span class="lineNoCov">          0 : void r100_vga_set_state(struct radeon_device *rdev, bool state)</span>
<span class="lineNum">    2811 </span>            : {
<span class="lineNum">    2812 </span>            :         uint32_t temp;
<span class="lineNum">    2813 </span>            : 
<span class="lineNum">    2814 </span><span class="lineNoCov">          0 :         temp = RREG32(RADEON_CONFIG_CNTL);</span>
<span class="lineNum">    2815 </span><span class="lineNoCov">          0 :         if (state == false) {</span>
<span class="lineNum">    2816 </span><span class="lineNoCov">          0 :                 temp &amp;= ~RADEON_CFG_VGA_RAM_EN;</span>
<span class="lineNum">    2817 </span><span class="lineNoCov">          0 :                 temp |= RADEON_CFG_VGA_IO_DIS;</span>
<span class="lineNum">    2818 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2819 </span><span class="lineNoCov">          0 :                 temp &amp;= ~RADEON_CFG_VGA_IO_DIS;</span>
<span class="lineNum">    2820 </span>            :         }
<span class="lineNum">    2821 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CONFIG_CNTL, temp);</span>
<a name="2822"><span class="lineNum">    2822 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2823 </span>            : 
<span class="lineNum">    2824 </span><span class="lineNoCov">          0 : static void r100_mc_init(struct radeon_device *rdev)</span>
<span class="lineNum">    2825 </span>            : {
<span class="lineNum">    2826 </span>            :         u64 base;
<span class="lineNum">    2827 </span>            : 
<span class="lineNum">    2828 </span><span class="lineNoCov">          0 :         r100_vram_get_type(rdev);</span>
<span class="lineNum">    2829 </span><span class="lineNoCov">          0 :         r100_vram_init_sizes(rdev);</span>
<span class="lineNum">    2830 </span><span class="lineNoCov">          0 :         base = rdev-&gt;mc.aper_base;</span>
<span class="lineNum">    2831 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">    2832 </span><span class="lineNoCov">          0 :                 base = (RREG32(RADEON_NB_TOM) &amp; 0xffff) &lt;&lt; 16;</span>
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :         radeon_vram_location(rdev, &amp;rdev-&gt;mc, base);</span>
<span class="lineNum">    2834 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.gtt_base_align = 0;</span>
<span class="lineNum">    2835 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_AGP))</span>
<span class="lineNum">    2836 </span><span class="lineNoCov">          0 :                 radeon_gtt_location(rdev, &amp;rdev-&gt;mc);</span>
<span class="lineNum">    2837 </span><span class="lineNoCov">          0 :         radeon_update_bandwidth_info(rdev);</span>
<span class="lineNum">    2838 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2839 </span>            : 
<span class="lineNum">    2840 </span>            : 
<span class="lineNum">    2841 </span>            : /*
<a name="2842"><span class="lineNum">    2842 </span>            :  * Indirect registers accessor</a>
<span class="lineNum">    2843 </span>            :  */
<span class="lineNum">    2844 </span><span class="lineNoCov">          0 : void r100_pll_errata_after_index(struct radeon_device *rdev)</span>
<span class="lineNum">    2845 </span>            : {
<span class="lineNum">    2846 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pll_errata &amp; CHIP_ERRATA_PLL_DUMMYREADS) {</span>
<span class="lineNum">    2847 </span><span class="lineNoCov">          0 :                 (void)RREG32(RADEON_CLOCK_CNTL_DATA);</span>
<span class="lineNum">    2848 </span><span class="lineNoCov">          0 :                 (void)RREG32(RADEON_CRTC_GEN_CNTL);</span>
<span class="lineNum">    2849 </span><span class="lineNoCov">          0 :         }</span>
<a name="2850"><span class="lineNum">    2850 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2851 </span>            : 
<span class="lineNum">    2852 </span><span class="lineNoCov">          0 : static void r100_pll_errata_after_data(struct radeon_device *rdev)</span>
<span class="lineNum">    2853 </span>            : {
<span class="lineNum">    2854 </span>            :         /* This workarounds is necessary on RV100, RS100 and RS200 chips
<span class="lineNum">    2855 </span>            :          * or the chip could hang on a subsequent access
<span class="lineNum">    2856 </span>            :          */
<span class="lineNum">    2857 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pll_errata &amp; CHIP_ERRATA_PLL_DELAY) {</span>
<span class="lineNum">    2858 </span><span class="lineNoCov">          0 :                 mdelay(5);</span>
<span class="lineNum">    2859 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2860 </span>            : 
<span class="lineNum">    2861 </span>            :         /* This function is required to workaround a hardware bug in some (all?)
<span class="lineNum">    2862 </span>            :          * revisions of the R300.  This workaround should be called after every
<span class="lineNum">    2863 </span>            :          * CLOCK_CNTL_INDEX register access.  If not, register reads afterward
<span class="lineNum">    2864 </span>            :          * may not be correct.
<span class="lineNum">    2865 </span>            :          */
<span class="lineNum">    2866 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pll_errata &amp; CHIP_ERRATA_R300_CG) {</span>
<span class="lineNum">    2867 </span>            :                 uint32_t save, tmp;
<span class="lineNum">    2868 </span>            : 
<span class="lineNum">    2869 </span><span class="lineNoCov">          0 :                 save = RREG32(RADEON_CLOCK_CNTL_INDEX);</span>
<span class="lineNum">    2870 </span><span class="lineNoCov">          0 :                 tmp = save &amp; ~(0x3f | RADEON_PLL_WR_EN);</span>
<span class="lineNum">    2871 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_CLOCK_CNTL_INDEX, tmp);</span>
<span class="lineNum">    2872 </span><span class="lineNoCov">          0 :                 tmp = RREG32(RADEON_CLOCK_CNTL_DATA);</span>
<span class="lineNum">    2873 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_CLOCK_CNTL_INDEX, save);</span>
<span class="lineNum">    2874 </span><span class="lineNoCov">          0 :         }</span>
<a name="2875"><span class="lineNum">    2875 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2876 </span>            : 
<span class="lineNum">    2877 </span><span class="lineNoCov">          0 : uint32_t r100_pll_rreg(struct radeon_device *rdev, uint32_t reg)</span>
<span class="lineNum">    2878 </span>            : {
<span class="lineNum">    2879 </span>            :         unsigned long flags;
<span class="lineNum">    2880 </span>            :         uint32_t data;
<span class="lineNum">    2881 </span>            : 
<span class="lineNum">    2882 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;pll_idx_lock, flags);</span>
<span class="lineNum">    2883 </span><span class="lineNoCov">          0 :         WREG8(RADEON_CLOCK_CNTL_INDEX, reg &amp; 0x3f);</span>
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 :         r100_pll_errata_after_index(rdev);</span>
<span class="lineNum">    2885 </span><span class="lineNoCov">          0 :         data = RREG32(RADEON_CLOCK_CNTL_DATA);</span>
<span class="lineNum">    2886 </span><span class="lineNoCov">          0 :         r100_pll_errata_after_data(rdev);</span>
<span class="lineNum">    2887 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;pll_idx_lock, flags);</span>
<span class="lineNum">    2888 </span><span class="lineNoCov">          0 :         return data;</span>
<a name="2889"><span class="lineNum">    2889 </span>            : }</a>
<span class="lineNum">    2890 </span>            : 
<span class="lineNum">    2891 </span><span class="lineNoCov">          0 : void r100_pll_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)</span>
<span class="lineNum">    2892 </span>            : {
<span class="lineNum">    2893 </span>            :         unsigned long flags;
<span class="lineNum">    2894 </span>            : 
<span class="lineNum">    2895 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;pll_idx_lock, flags);</span>
<span class="lineNum">    2896 </span><span class="lineNoCov">          0 :         WREG8(RADEON_CLOCK_CNTL_INDEX, ((reg &amp; 0x3f) | RADEON_PLL_WR_EN));</span>
<span class="lineNum">    2897 </span><span class="lineNoCov">          0 :         r100_pll_errata_after_index(rdev);</span>
<span class="lineNum">    2898 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CLOCK_CNTL_DATA, v);</span>
<span class="lineNum">    2899 </span><span class="lineNoCov">          0 :         r100_pll_errata_after_data(rdev);</span>
<span class="lineNum">    2900 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;pll_idx_lock, flags);</span>
<a name="2901"><span class="lineNum">    2901 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2902 </span>            : 
<span class="lineNum">    2903 </span><span class="lineNoCov">          0 : static void r100_set_safe_registers(struct radeon_device *rdev)</span>
<span class="lineNum">    2904 </span>            : {
<span class="lineNum">    2905 </span><span class="lineNoCov">          0 :         if (ASIC_IS_RN50(rdev)) {</span>
<span class="lineNum">    2906 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r100.reg_safe_bm = rn50_reg_safe_bm;</span>
<span class="lineNum">    2907 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r100.reg_safe_bm_size = ARRAY_SIZE(rn50_reg_safe_bm);</span>
<span class="lineNum">    2908 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family &lt; CHIP_R200) {</span>
<span class="lineNum">    2909 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r100.reg_safe_bm = r100_reg_safe_bm;</span>
<span class="lineNum">    2910 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r100.reg_safe_bm_size = ARRAY_SIZE(r100_reg_safe_bm);</span>
<span class="lineNum">    2911 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2912 </span><span class="lineNoCov">          0 :                 r200_set_safe_registers(rdev);</span>
<span class="lineNum">    2913 </span>            :         }
<span class="lineNum">    2914 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2915 </span>            : 
<span class="lineNum">    2916 </span>            : /*
<span class="lineNum">    2917 </span>            :  * Debugfs info
<span class="lineNum">    2918 </span>            :  */
<span class="lineNum">    2919 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">    2920 </span>            : static int r100_debugfs_rbbm_info(struct seq_file *m, void *data)
<span class="lineNum">    2921 </span>            : {
<span class="lineNum">    2922 </span>            :         struct drm_info_node *node = (struct drm_info_node *) m-&gt;private;
<span class="lineNum">    2923 </span>            :         struct drm_device *dev = node-&gt;minor-&gt;dev;
<span class="lineNum">    2924 </span>            :         struct radeon_device *rdev = dev-&gt;dev_private;
<span class="lineNum">    2925 </span>            :         uint32_t reg, value;
<span class="lineNum">    2926 </span>            :         unsigned i;
<span class="lineNum">    2927 </span>            : 
<span class="lineNum">    2928 </span>            :         seq_printf(m, &quot;RBBM_STATUS 0x%08x\n&quot;, RREG32(RADEON_RBBM_STATUS));
<span class="lineNum">    2929 </span>            :         seq_printf(m, &quot;RBBM_CMDFIFO_STAT 0x%08x\n&quot;, RREG32(0xE7C));
<span class="lineNum">    2930 </span>            :         seq_printf(m, &quot;CP_STAT 0x%08x\n&quot;, RREG32(RADEON_CP_STAT));
<span class="lineNum">    2931 </span>            :         for (i = 0; i &lt; 64; i++) {
<span class="lineNum">    2932 </span>            :                 WREG32(RADEON_RBBM_CMDFIFO_ADDR, i | 0x100);
<span class="lineNum">    2933 </span>            :                 reg = (RREG32(RADEON_RBBM_CMDFIFO_DATA) - 1) &gt;&gt; 2;
<span class="lineNum">    2934 </span>            :                 WREG32(RADEON_RBBM_CMDFIFO_ADDR, i);
<span class="lineNum">    2935 </span>            :                 value = RREG32(RADEON_RBBM_CMDFIFO_DATA);
<span class="lineNum">    2936 </span>            :                 seq_printf(m, &quot;[0x%03X] 0x%04X=0x%08X\n&quot;, i, reg, value);
<span class="lineNum">    2937 </span>            :         }
<span class="lineNum">    2938 </span>            :         return 0;
<span class="lineNum">    2939 </span>            : }
<span class="lineNum">    2940 </span>            : 
<span class="lineNum">    2941 </span>            : static int r100_debugfs_cp_ring_info(struct seq_file *m, void *data)
<span class="lineNum">    2942 </span>            : {
<span class="lineNum">    2943 </span>            :         struct drm_info_node *node = (struct drm_info_node *) m-&gt;private;
<span class="lineNum">    2944 </span>            :         struct drm_device *dev = node-&gt;minor-&gt;dev;
<span class="lineNum">    2945 </span>            :         struct radeon_device *rdev = dev-&gt;dev_private;
<span class="lineNum">    2946 </span>            :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];
<span class="lineNum">    2947 </span>            :         uint32_t rdp, wdp;
<span class="lineNum">    2948 </span>            :         unsigned count, i, j;
<span class="lineNum">    2949 </span>            : 
<span class="lineNum">    2950 </span>            :         radeon_ring_free_size(rdev, ring);
<span class="lineNum">    2951 </span>            :         rdp = RREG32(RADEON_CP_RB_RPTR);
<span class="lineNum">    2952 </span>            :         wdp = RREG32(RADEON_CP_RB_WPTR);
<span class="lineNum">    2953 </span>            :         count = (rdp + ring-&gt;ring_size - wdp) &amp; ring-&gt;ptr_mask;
<span class="lineNum">    2954 </span>            :         seq_printf(m, &quot;CP_STAT 0x%08x\n&quot;, RREG32(RADEON_CP_STAT));
<span class="lineNum">    2955 </span>            :         seq_printf(m, &quot;CP_RB_WPTR 0x%08x\n&quot;, wdp);
<span class="lineNum">    2956 </span>            :         seq_printf(m, &quot;CP_RB_RPTR 0x%08x\n&quot;, rdp);
<span class="lineNum">    2957 </span>            :         seq_printf(m, &quot;%u free dwords in ring\n&quot;, ring-&gt;ring_free_dw);
<span class="lineNum">    2958 </span>            :         seq_printf(m, &quot;%u dwords in ring\n&quot;, count);
<span class="lineNum">    2959 </span>            :         if (ring-&gt;ready) {
<span class="lineNum">    2960 </span>            :                 for (j = 0; j &lt;= count; j++) {
<span class="lineNum">    2961 </span>            :                         i = (rdp + j) &amp; ring-&gt;ptr_mask;
<span class="lineNum">    2962 </span>            :                         seq_printf(m, &quot;r[%04d]=0x%08x\n&quot;, i, ring-&gt;ring[i]);
<span class="lineNum">    2963 </span>            :                 }
<span class="lineNum">    2964 </span>            :         }
<span class="lineNum">    2965 </span>            :         return 0;
<span class="lineNum">    2966 </span>            : }
<span class="lineNum">    2967 </span>            : 
<span class="lineNum">    2968 </span>            : 
<span class="lineNum">    2969 </span>            : static int r100_debugfs_cp_csq_fifo(struct seq_file *m, void *data)
<span class="lineNum">    2970 </span>            : {
<span class="lineNum">    2971 </span>            :         struct drm_info_node *node = (struct drm_info_node *) m-&gt;private;
<span class="lineNum">    2972 </span>            :         struct drm_device *dev = node-&gt;minor-&gt;dev;
<span class="lineNum">    2973 </span>            :         struct radeon_device *rdev = dev-&gt;dev_private;
<span class="lineNum">    2974 </span>            :         uint32_t csq_stat, csq2_stat, tmp;
<span class="lineNum">    2975 </span>            :         unsigned r_rptr, r_wptr, ib1_rptr, ib1_wptr, ib2_rptr, ib2_wptr;
<span class="lineNum">    2976 </span>            :         unsigned i;
<span class="lineNum">    2977 </span>            : 
<span class="lineNum">    2978 </span>            :         seq_printf(m, &quot;CP_STAT 0x%08x\n&quot;, RREG32(RADEON_CP_STAT));
<span class="lineNum">    2979 </span>            :         seq_printf(m, &quot;CP_CSQ_MODE 0x%08x\n&quot;, RREG32(RADEON_CP_CSQ_MODE));
<span class="lineNum">    2980 </span>            :         csq_stat = RREG32(RADEON_CP_CSQ_STAT);
<span class="lineNum">    2981 </span>            :         csq2_stat = RREG32(RADEON_CP_CSQ2_STAT);
<span class="lineNum">    2982 </span>            :         r_rptr = (csq_stat &gt;&gt; 0) &amp; 0x3ff;
<span class="lineNum">    2983 </span>            :         r_wptr = (csq_stat &gt;&gt; 10) &amp; 0x3ff;
<span class="lineNum">    2984 </span>            :         ib1_rptr = (csq_stat &gt;&gt; 20) &amp; 0x3ff;
<span class="lineNum">    2985 </span>            :         ib1_wptr = (csq2_stat &gt;&gt; 0) &amp; 0x3ff;
<span class="lineNum">    2986 </span>            :         ib2_rptr = (csq2_stat &gt;&gt; 10) &amp; 0x3ff;
<span class="lineNum">    2987 </span>            :         ib2_wptr = (csq2_stat &gt;&gt; 20) &amp; 0x3ff;
<span class="lineNum">    2988 </span>            :         seq_printf(m, &quot;CP_CSQ_STAT 0x%08x\n&quot;, csq_stat);
<span class="lineNum">    2989 </span>            :         seq_printf(m, &quot;CP_CSQ2_STAT 0x%08x\n&quot;, csq2_stat);
<span class="lineNum">    2990 </span>            :         seq_printf(m, &quot;Ring rptr %u\n&quot;, r_rptr);
<span class="lineNum">    2991 </span>            :         seq_printf(m, &quot;Ring wptr %u\n&quot;, r_wptr);
<span class="lineNum">    2992 </span>            :         seq_printf(m, &quot;Indirect1 rptr %u\n&quot;, ib1_rptr);
<span class="lineNum">    2993 </span>            :         seq_printf(m, &quot;Indirect1 wptr %u\n&quot;, ib1_wptr);
<span class="lineNum">    2994 </span>            :         seq_printf(m, &quot;Indirect2 rptr %u\n&quot;, ib2_rptr);
<span class="lineNum">    2995 </span>            :         seq_printf(m, &quot;Indirect2 wptr %u\n&quot;, ib2_wptr);
<span class="lineNum">    2996 </span>            :         /* FIXME: 0, 128, 640 depends on fifo setup see cp_init_kms
<span class="lineNum">    2997 </span>            :          * 128 = indirect1_start * 8 &amp; 640 = indirect2_start * 8 */
<span class="lineNum">    2998 </span>            :         seq_printf(m, &quot;Ring fifo:\n&quot;);
<span class="lineNum">    2999 </span>            :         for (i = 0; i &lt; 256; i++) {
<span class="lineNum">    3000 </span>            :                 WREG32(RADEON_CP_CSQ_ADDR, i &lt;&lt; 2);
<span class="lineNum">    3001 </span>            :                 tmp = RREG32(RADEON_CP_CSQ_DATA);
<span class="lineNum">    3002 </span>            :                 seq_printf(m, &quot;rfifo[%04d]=0x%08X\n&quot;, i, tmp);
<span class="lineNum">    3003 </span>            :         }
<span class="lineNum">    3004 </span>            :         seq_printf(m, &quot;Indirect1 fifo:\n&quot;);
<span class="lineNum">    3005 </span>            :         for (i = 256; i &lt;= 512; i++) {
<span class="lineNum">    3006 </span>            :                 WREG32(RADEON_CP_CSQ_ADDR, i &lt;&lt; 2);
<span class="lineNum">    3007 </span>            :                 tmp = RREG32(RADEON_CP_CSQ_DATA);
<span class="lineNum">    3008 </span>            :                 seq_printf(m, &quot;ib1fifo[%04d]=0x%08X\n&quot;, i, tmp);
<span class="lineNum">    3009 </span>            :         }
<span class="lineNum">    3010 </span>            :         seq_printf(m, &quot;Indirect2 fifo:\n&quot;);
<span class="lineNum">    3011 </span>            :         for (i = 640; i &lt; ib1_wptr; i++) {
<span class="lineNum">    3012 </span>            :                 WREG32(RADEON_CP_CSQ_ADDR, i &lt;&lt; 2);
<span class="lineNum">    3013 </span>            :                 tmp = RREG32(RADEON_CP_CSQ_DATA);
<span class="lineNum">    3014 </span>            :                 seq_printf(m, &quot;ib2fifo[%04d]=0x%08X\n&quot;, i, tmp);
<span class="lineNum">    3015 </span>            :         }
<span class="lineNum">    3016 </span>            :         return 0;
<span class="lineNum">    3017 </span>            : }
<span class="lineNum">    3018 </span>            : 
<span class="lineNum">    3019 </span>            : static int r100_debugfs_mc_info(struct seq_file *m, void *data)
<span class="lineNum">    3020 </span>            : {
<span class="lineNum">    3021 </span>            :         struct drm_info_node *node = (struct drm_info_node *) m-&gt;private;
<span class="lineNum">    3022 </span>            :         struct drm_device *dev = node-&gt;minor-&gt;dev;
<span class="lineNum">    3023 </span>            :         struct radeon_device *rdev = dev-&gt;dev_private;
<span class="lineNum">    3024 </span>            :         uint32_t tmp;
<span class="lineNum">    3025 </span>            : 
<span class="lineNum">    3026 </span>            :         tmp = RREG32(RADEON_CONFIG_MEMSIZE);
<span class="lineNum">    3027 </span>            :         seq_printf(m, &quot;CONFIG_MEMSIZE 0x%08x\n&quot;, tmp);
<span class="lineNum">    3028 </span>            :         tmp = RREG32(RADEON_MC_FB_LOCATION);
<span class="lineNum">    3029 </span>            :         seq_printf(m, &quot;MC_FB_LOCATION 0x%08x\n&quot;, tmp);
<span class="lineNum">    3030 </span>            :         tmp = RREG32(RADEON_BUS_CNTL);
<span class="lineNum">    3031 </span>            :         seq_printf(m, &quot;BUS_CNTL 0x%08x\n&quot;, tmp);
<span class="lineNum">    3032 </span>            :         tmp = RREG32(RADEON_MC_AGP_LOCATION);
<span class="lineNum">    3033 </span>            :         seq_printf(m, &quot;MC_AGP_LOCATION 0x%08x\n&quot;, tmp);
<span class="lineNum">    3034 </span>            :         tmp = RREG32(RADEON_AGP_BASE);
<span class="lineNum">    3035 </span>            :         seq_printf(m, &quot;AGP_BASE 0x%08x\n&quot;, tmp);
<span class="lineNum">    3036 </span>            :         tmp = RREG32(RADEON_HOST_PATH_CNTL);
<span class="lineNum">    3037 </span>            :         seq_printf(m, &quot;HOST_PATH_CNTL 0x%08x\n&quot;, tmp);
<span class="lineNum">    3038 </span>            :         tmp = RREG32(0x01D0);
<span class="lineNum">    3039 </span>            :         seq_printf(m, &quot;AIC_CTRL 0x%08x\n&quot;, tmp);
<span class="lineNum">    3040 </span>            :         tmp = RREG32(RADEON_AIC_LO_ADDR);
<span class="lineNum">    3041 </span>            :         seq_printf(m, &quot;AIC_LO_ADDR 0x%08x\n&quot;, tmp);
<span class="lineNum">    3042 </span>            :         tmp = RREG32(RADEON_AIC_HI_ADDR);
<span class="lineNum">    3043 </span>            :         seq_printf(m, &quot;AIC_HI_ADDR 0x%08x\n&quot;, tmp);
<span class="lineNum">    3044 </span>            :         tmp = RREG32(0x01E4);
<span class="lineNum">    3045 </span>            :         seq_printf(m, &quot;AIC_TLB_ADDR 0x%08x\n&quot;, tmp);
<span class="lineNum">    3046 </span>            :         return 0;
<span class="lineNum">    3047 </span>            : }
<span class="lineNum">    3048 </span>            : 
<span class="lineNum">    3049 </span>            : static struct drm_info_list r100_debugfs_rbbm_list[] = {
<span class="lineNum">    3050 </span>            :         {&quot;r100_rbbm_info&quot;, r100_debugfs_rbbm_info, 0, NULL},
<span class="lineNum">    3051 </span>            : };
<span class="lineNum">    3052 </span>            : 
<span class="lineNum">    3053 </span>            : static struct drm_info_list r100_debugfs_cp_list[] = {
<span class="lineNum">    3054 </span>            :         {&quot;r100_cp_ring_info&quot;, r100_debugfs_cp_ring_info, 0, NULL},
<span class="lineNum">    3055 </span>            :         {&quot;r100_cp_csq_fifo&quot;, r100_debugfs_cp_csq_fifo, 0, NULL},
<span class="lineNum">    3056 </span>            : };
<span class="lineNum">    3057 </span>            : 
<span class="lineNum">    3058 </span>            : static struct drm_info_list r100_debugfs_mc_info_list[] = {
<span class="lineNum">    3059 </span>            :         {&quot;r100_mc_info&quot;, r100_debugfs_mc_info, 0, NULL},
<span class="lineNum">    3060 </span>            : };
<a name="3061"><span class="lineNum">    3061 </span>            : #endif</a>
<span class="lineNum">    3062 </span>            : 
<span class="lineNum">    3063 </span><span class="lineNoCov">          0 : int r100_debugfs_rbbm_init(struct radeon_device *rdev)</span>
<span class="lineNum">    3064 </span>            : {
<span class="lineNum">    3065 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">    3066 </span>            :         return radeon_debugfs_add_files(rdev, r100_debugfs_rbbm_list, 1);
<span class="lineNum">    3067 </span>            : #else
<span class="lineNum">    3068 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    3069 </span>            : #endif
<a name="3070"><span class="lineNum">    3070 </span>            : }</a>
<span class="lineNum">    3071 </span>            : 
<span class="lineNum">    3072 </span><span class="lineNoCov">          0 : int r100_debugfs_cp_init(struct radeon_device *rdev)</span>
<span class="lineNum">    3073 </span>            : {
<span class="lineNum">    3074 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">    3075 </span>            :         return radeon_debugfs_add_files(rdev, r100_debugfs_cp_list, 2);
<span class="lineNum">    3076 </span>            : #else
<span class="lineNum">    3077 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    3078 </span>            : #endif
<a name="3079"><span class="lineNum">    3079 </span>            : }</a>
<span class="lineNum">    3080 </span>            : 
<span class="lineNum">    3081 </span><span class="lineNoCov">          0 : int r100_debugfs_mc_info_init(struct radeon_device *rdev)</span>
<span class="lineNum">    3082 </span>            : {
<span class="lineNum">    3083 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">    3084 </span>            :         return radeon_debugfs_add_files(rdev, r100_debugfs_mc_info_list, 1);
<span class="lineNum">    3085 </span>            : #else
<span class="lineNum">    3086 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    3087 </span>            : #endif
<a name="3088"><span class="lineNum">    3088 </span>            : }</a>
<span class="lineNum">    3089 </span>            : 
<span class="lineNum">    3090 </span><span class="lineNoCov">          0 : int r100_set_surface_reg(struct radeon_device *rdev, int reg,</span>
<span class="lineNum">    3091 </span>            :                          uint32_t tiling_flags, uint32_t pitch,
<span class="lineNum">    3092 </span>            :                          uint32_t offset, uint32_t obj_size)
<span class="lineNum">    3093 </span>            : {
<span class="lineNum">    3094 </span><span class="lineNoCov">          0 :         int surf_index = reg * 16;</span>
<span class="lineNum">    3095 </span>            :         int flags = 0;
<span class="lineNum">    3096 </span>            : 
<span class="lineNum">    3097 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &lt;= CHIP_RS200) {</span>
<span class="lineNum">    3098 </span><span class="lineNoCov">          0 :                 if ((tiling_flags &amp; (RADEON_TILING_MACRO|RADEON_TILING_MICRO))</span>
<span class="lineNum">    3099 </span><span class="lineNoCov">          0 :                                  == (RADEON_TILING_MACRO|RADEON_TILING_MICRO))</span>
<span class="lineNum">    3100 </span><span class="lineNoCov">          0 :                         flags |= RADEON_SURF_TILE_COLOR_BOTH;</span>
<span class="lineNum">    3101 </span><span class="lineNoCov">          0 :                 if (tiling_flags &amp; RADEON_TILING_MACRO)</span>
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 :                         flags |= RADEON_SURF_TILE_COLOR_MACRO;</span>
<span class="lineNum">    3103 </span>            :                 /* setting pitch to 0 disables tiling */
<span class="lineNum">    3104 </span><span class="lineNoCov">          0 :                 if ((tiling_flags &amp; (RADEON_TILING_MACRO|RADEON_TILING_MICRO))</span>
<span class="lineNum">    3105 </span><span class="lineNoCov">          0 :                                 == 0)</span>
<span class="lineNum">    3106 </span><span class="lineNoCov">          0 :                         pitch = 0;</span>
<span class="lineNum">    3107 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family &lt;= CHIP_RV280) {</span>
<span class="lineNum">    3108 </span><span class="lineNoCov">          0 :                 if (tiling_flags &amp; (RADEON_TILING_MACRO))</span>
<span class="lineNum">    3109 </span><span class="lineNoCov">          0 :                         flags |= R200_SURF_TILE_COLOR_MACRO;</span>
<span class="lineNum">    3110 </span><span class="lineNoCov">          0 :                 if (tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">    3111 </span><span class="lineNoCov">          0 :                         flags |= R200_SURF_TILE_COLOR_MICRO;</span>
<span class="lineNum">    3112 </span>            :         } else {
<span class="lineNum">    3113 </span><span class="lineNoCov">          0 :                 if (tiling_flags &amp; RADEON_TILING_MACRO)</span>
<span class="lineNum">    3114 </span><span class="lineNoCov">          0 :                         flags |= R300_SURF_TILE_MACRO;</span>
<span class="lineNum">    3115 </span><span class="lineNoCov">          0 :                 if (tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">    3116 </span><span class="lineNoCov">          0 :                         flags |= R300_SURF_TILE_MICRO;</span>
<span class="lineNum">    3117 </span>            :         }
<span class="lineNum">    3118 </span>            : 
<span class="lineNum">    3119 </span><span class="lineNoCov">          0 :         if (tiling_flags &amp; RADEON_TILING_SWAP_16BIT)</span>
<span class="lineNum">    3120 </span><span class="lineNoCov">          0 :                 flags |= RADEON_SURF_AP0_SWP_16BPP | RADEON_SURF_AP1_SWP_16BPP;</span>
<span class="lineNum">    3121 </span><span class="lineNoCov">          0 :         if (tiling_flags &amp; RADEON_TILING_SWAP_32BIT)</span>
<span class="lineNum">    3122 </span><span class="lineNoCov">          0 :                 flags |= RADEON_SURF_AP0_SWP_32BPP | RADEON_SURF_AP1_SWP_32BPP;</span>
<span class="lineNum">    3123 </span>            : 
<span class="lineNum">    3124 </span>            :         /* r100/r200 divide by 16 */
<span class="lineNum">    3125 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &lt; CHIP_R300)</span>
<span class="lineNum">    3126 </span><span class="lineNoCov">          0 :                 flags |= pitch / 16;</span>
<span class="lineNum">    3127 </span>            :         else
<span class="lineNum">    3128 </span><span class="lineNoCov">          0 :                 flags |= pitch / 8;</span>
<span class="lineNum">    3129 </span>            : 
<span class="lineNum">    3130 </span>            : 
<span class="lineNum">    3131 </span>            :         DRM_DEBUG_KMS(&quot;writing surface %d %d %x %x\n&quot;, reg, flags, offset, offset+obj_size-1);
<span class="lineNum">    3132 </span><span class="lineNoCov">          0 :         WREG32(RADEON_SURFACE0_INFO + surf_index, flags);</span>
<span class="lineNum">    3133 </span><span class="lineNoCov">          0 :         WREG32(RADEON_SURFACE0_LOWER_BOUND + surf_index, offset);</span>
<span class="lineNum">    3134 </span><span class="lineNoCov">          0 :         WREG32(RADEON_SURFACE0_UPPER_BOUND + surf_index, offset + obj_size - 1);</span>
<span class="lineNum">    3135 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3136"><span class="lineNum">    3136 </span>            : }</a>
<span class="lineNum">    3137 </span>            : 
<span class="lineNum">    3138 </span><span class="lineNoCov">          0 : void r100_clear_surface_reg(struct radeon_device *rdev, int reg)</span>
<span class="lineNum">    3139 </span>            : {
<span class="lineNum">    3140 </span><span class="lineNoCov">          0 :         int surf_index = reg * 16;</span>
<span class="lineNum">    3141 </span><span class="lineNoCov">          0 :         WREG32(RADEON_SURFACE0_INFO + surf_index, 0);</span>
<a name="3142"><span class="lineNum">    3142 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3143 </span>            : 
<span class="lineNum">    3144 </span><span class="lineNoCov">          0 : void r100_bandwidth_update(struct radeon_device *rdev)</span>
<span class="lineNum">    3145 </span>            : {
<span class="lineNum">    3146 </span>            :         fixed20_12 trcd_ff, trp_ff, tras_ff, trbs_ff, tcas_ff;
<span class="lineNum">    3147 </span>            :         fixed20_12 sclk_ff, mclk_ff, sclk_eff_ff, sclk_delay_ff;
<span class="lineNum">    3148 </span>            :         fixed20_12 peak_disp_bw, mem_bw, pix_clk, pix_clk2, temp_ff, crit_point_ff;
<span class="lineNum">    3149 </span>            :         uint32_t temp, data, mem_trcd, mem_trp, mem_tras;
<span class="lineNum">    3150 </span><span class="lineNoCov">          0 :         fixed20_12 memtcas_ff[8] = {</span>
<span class="lineNum">    3151 </span>            :                 dfixed_init(1),
<span class="lineNum">    3152 </span>            :                 dfixed_init(2),
<span class="lineNum">    3153 </span>            :                 dfixed_init(3),
<span class="lineNum">    3154 </span>            :                 dfixed_init(0),
<span class="lineNum">    3155 </span>            :                 dfixed_init_half(1),
<span class="lineNum">    3156 </span>            :                 dfixed_init_half(2),
<span class="lineNum">    3157 </span>            :                 dfixed_init(0),
<span class="lineNum">    3158 </span>            :         };
<span class="lineNum">    3159 </span><span class="lineNoCov">          0 :         fixed20_12 memtcas_rs480_ff[8] = {</span>
<span class="lineNum">    3160 </span>            :                 dfixed_init(0),
<span class="lineNum">    3161 </span>            :                 dfixed_init(1),
<span class="lineNum">    3162 </span>            :                 dfixed_init(2),
<span class="lineNum">    3163 </span>            :                 dfixed_init(3),
<span class="lineNum">    3164 </span>            :                 dfixed_init(0),
<span class="lineNum">    3165 </span>            :                 dfixed_init_half(1),
<span class="lineNum">    3166 </span>            :                 dfixed_init_half(2),
<span class="lineNum">    3167 </span>            :                 dfixed_init_half(3),
<span class="lineNum">    3168 </span>            :         };
<span class="lineNum">    3169 </span><span class="lineNoCov">          0 :         fixed20_12 memtcas2_ff[8] = {</span>
<span class="lineNum">    3170 </span>            :                 dfixed_init(0),
<span class="lineNum">    3171 </span>            :                 dfixed_init(1),
<span class="lineNum">    3172 </span>            :                 dfixed_init(2),
<span class="lineNum">    3173 </span>            :                 dfixed_init(3),
<span class="lineNum">    3174 </span>            :                 dfixed_init(4),
<span class="lineNum">    3175 </span>            :                 dfixed_init(5),
<span class="lineNum">    3176 </span>            :                 dfixed_init(6),
<span class="lineNum">    3177 </span>            :                 dfixed_init(7),
<span class="lineNum">    3178 </span>            :         };
<span class="lineNum">    3179 </span><span class="lineNoCov">          0 :         fixed20_12 memtrbs[8] = {</span>
<span class="lineNum">    3180 </span>            :                 dfixed_init(1),
<span class="lineNum">    3181 </span>            :                 dfixed_init_half(1),
<span class="lineNum">    3182 </span>            :                 dfixed_init(2),
<span class="lineNum">    3183 </span>            :                 dfixed_init_half(2),
<span class="lineNum">    3184 </span>            :                 dfixed_init(3),
<span class="lineNum">    3185 </span>            :                 dfixed_init_half(3),
<span class="lineNum">    3186 </span>            :                 dfixed_init(4),
<span class="lineNum">    3187 </span>            :                 dfixed_init_half(4)
<span class="lineNum">    3188 </span>            :         };
<span class="lineNum">    3189 </span><span class="lineNoCov">          0 :         fixed20_12 memtrbs_r4xx[8] = {</span>
<span class="lineNum">    3190 </span>            :                 dfixed_init(4),
<span class="lineNum">    3191 </span>            :                 dfixed_init(5),
<span class="lineNum">    3192 </span>            :                 dfixed_init(6),
<span class="lineNum">    3193 </span>            :                 dfixed_init(7),
<span class="lineNum">    3194 </span>            :                 dfixed_init(8),
<span class="lineNum">    3195 </span>            :                 dfixed_init(9),
<span class="lineNum">    3196 </span>            :                 dfixed_init(10),
<span class="lineNum">    3197 </span>            :                 dfixed_init(11)
<span class="lineNum">    3198 </span>            :         };
<span class="lineNum">    3199 </span>            :         fixed20_12 min_mem_eff;
<span class="lineNum">    3200 </span>            :         fixed20_12 mc_latency_sclk, mc_latency_mclk, k1;
<span class="lineNum">    3201 </span>            :         fixed20_12 cur_latency_mclk, cur_latency_sclk;
<span class="lineNum">    3202 </span>            :         fixed20_12 disp_latency, disp_latency_overhead, disp_drain_rate,
<span class="lineNum">    3203 </span>            :                 disp_drain_rate2, read_return_rate;
<span class="lineNum">    3204 </span>            :         fixed20_12 time_disp1_drop_priority;
<span class="lineNum">    3205 </span>            :         int c;
<span class="lineNum">    3206 </span>            :         int cur_size = 16;       /* in octawords */
<span class="lineNum">    3207 </span>            :         int critical_point = 0, critical_point2;
<span class="lineNum">    3208 </span>            : /*      uint32_t read_return_rate, time_disp1_drop_priority; */
<span class="lineNum">    3209 </span>            :         int stop_req, max_stop_req;
<span class="lineNum">    3210 </span>            :         struct drm_display_mode *mode1 = NULL;
<span class="lineNum">    3211 </span>            :         struct drm_display_mode *mode2 = NULL;
<span class="lineNum">    3212 </span>            :         uint32_t pixel_bytes1 = 0;
<span class="lineNum">    3213 </span>            :         uint32_t pixel_bytes2 = 0;
<span class="lineNum">    3214 </span>            : 
<span class="lineNum">    3215 </span>            :         /* Guess line buffer size to be 8192 pixels */
<span class="lineNum">    3216 </span>            :         u32 lb_size = 8192;
<span class="lineNum">    3217 </span>            : 
<span class="lineNum">    3218 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;mode_info.mode_config_initialized)</span>
<span class="lineNum">    3219 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3220 </span>            : 
<span class="lineNum">    3221 </span><span class="lineNoCov">          0 :         radeon_update_display_priority(rdev);</span>
<span class="lineNum">    3222 </span>            : 
<span class="lineNum">    3223 </span><span class="lineNoCov">          0 :         if (rdev-&gt;mode_info.crtcs[0]-&gt;base.enabled) {</span>
<span class="lineNum">    3224 </span><span class="lineNoCov">          0 :                 mode1 = &amp;rdev-&gt;mode_info.crtcs[0]-&gt;base.mode;</span>
<span class="lineNum">    3225 </span><span class="lineNoCov">          0 :                 pixel_bytes1 = rdev-&gt;mode_info.crtcs[0]-&gt;base.primary-&gt;fb-&gt;bits_per_pixel / 8;</span>
<span class="lineNum">    3226 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3227 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_SINGLE_CRTC)) {</span>
<span class="lineNum">    3228 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;mode_info.crtcs[1]-&gt;base.enabled) {</span>
<span class="lineNum">    3229 </span><span class="lineNoCov">          0 :                         mode2 = &amp;rdev-&gt;mode_info.crtcs[1]-&gt;base.mode;</span>
<span class="lineNum">    3230 </span><span class="lineNoCov">          0 :                         pixel_bytes2 = rdev-&gt;mode_info.crtcs[1]-&gt;base.primary-&gt;fb-&gt;bits_per_pixel / 8;</span>
<span class="lineNum">    3231 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3232 </span>            :         }
<span class="lineNum">    3233 </span>            : 
<span class="lineNum">    3234 </span>            :         min_mem_eff.full = dfixed_const_8(0);
<span class="lineNum">    3235 </span>            :         /* get modes */
<span class="lineNum">    3236 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;disp_priority == 2) &amp;&amp; ASIC_IS_R300(rdev)) {</span>
<span class="lineNum">    3237 </span><span class="lineNoCov">          0 :                 uint32_t mc_init_misc_lat_timer = RREG32(R300_MC_INIT_MISC_LAT_TIMER);</span>
<span class="lineNum">    3238 </span><span class="lineNoCov">          0 :                 mc_init_misc_lat_timer &amp;= ~(R300_MC_DISP1R_INIT_LAT_MASK &lt;&lt; R300_MC_DISP1R_INIT_LAT_SHIFT);</span>
<span class="lineNum">    3239 </span><span class="lineNoCov">          0 :                 mc_init_misc_lat_timer &amp;= ~(R300_MC_DISP0R_INIT_LAT_MASK &lt;&lt; R300_MC_DISP0R_INIT_LAT_SHIFT);</span>
<span class="lineNum">    3240 </span>            :                 /* check crtc enables */
<span class="lineNum">    3241 </span><span class="lineNoCov">          0 :                 if (mode2)</span>
<span class="lineNum">    3242 </span><span class="lineNoCov">          0 :                         mc_init_misc_lat_timer |= (1 &lt;&lt; R300_MC_DISP1R_INIT_LAT_SHIFT);</span>
<span class="lineNum">    3243 </span><span class="lineNoCov">          0 :                 if (mode1)</span>
<span class="lineNum">    3244 </span><span class="lineNoCov">          0 :                         mc_init_misc_lat_timer |= (1 &lt;&lt; R300_MC_DISP0R_INIT_LAT_SHIFT);</span>
<span class="lineNum">    3245 </span><span class="lineNoCov">          0 :                 WREG32(R300_MC_INIT_MISC_LAT_TIMER, mc_init_misc_lat_timer);</span>
<span class="lineNum">    3246 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3247 </span>            : 
<span class="lineNum">    3248 </span>            :         /*
<span class="lineNum">    3249 </span>            :          * determine is there is enough bw for current mode
<span class="lineNum">    3250 </span>            :          */
<span class="lineNum">    3251 </span><span class="lineNoCov">          0 :         sclk_ff = rdev-&gt;pm.sclk;</span>
<span class="lineNum">    3252 </span><span class="lineNoCov">          0 :         mclk_ff = rdev-&gt;pm.mclk;</span>
<span class="lineNum">    3253 </span>            : 
<span class="lineNum">    3254 </span><span class="lineNoCov">          0 :         temp = (rdev-&gt;mc.vram_width / 8) * (rdev-&gt;mc.vram_is_ddr ? 2 : 1);</span>
<span class="lineNum">    3255 </span><span class="lineNoCov">          0 :         temp_ff.full = dfixed_const(temp);</span>
<span class="lineNum">    3256 </span><span class="lineNoCov">          0 :         mem_bw.full = dfixed_mul(mclk_ff, temp_ff);</span>
<span class="lineNum">    3257 </span>            : 
<span class="lineNum">    3258 </span>            :         pix_clk.full = 0;
<span class="lineNum">    3259 </span>            :         pix_clk2.full = 0;
<span class="lineNum">    3260 </span>            :         peak_disp_bw.full = 0;
<span class="lineNum">    3261 </span><span class="lineNoCov">          0 :         if (mode1) {</span>
<span class="lineNum">    3262 </span>            :                 temp_ff.full = dfixed_const(1000);
<span class="lineNum">    3263 </span><span class="lineNoCov">          0 :                 pix_clk.full = dfixed_const(mode1-&gt;clock); /* convert to fixed point */</span>
<span class="lineNum">    3264 </span><span class="lineNoCov">          0 :                 pix_clk.full = dfixed_div(pix_clk, temp_ff);</span>
<span class="lineNum">    3265 </span><span class="lineNoCov">          0 :                 temp_ff.full = dfixed_const(pixel_bytes1);</span>
<span class="lineNum">    3266 </span><span class="lineNoCov">          0 :                 peak_disp_bw.full += dfixed_mul(pix_clk, temp_ff);</span>
<span class="lineNum">    3267 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3268 </span><span class="lineNoCov">          0 :         if (mode2) {</span>
<span class="lineNum">    3269 </span>            :                 temp_ff.full = dfixed_const(1000);
<span class="lineNum">    3270 </span><span class="lineNoCov">          0 :                 pix_clk2.full = dfixed_const(mode2-&gt;clock); /* convert to fixed point */</span>
<span class="lineNum">    3271 </span><span class="lineNoCov">          0 :                 pix_clk2.full = dfixed_div(pix_clk2, temp_ff);</span>
<span class="lineNum">    3272 </span><span class="lineNoCov">          0 :                 temp_ff.full = dfixed_const(pixel_bytes2);</span>
<span class="lineNum">    3273 </span><span class="lineNoCov">          0 :                 peak_disp_bw.full += dfixed_mul(pix_clk2, temp_ff);</span>
<span class="lineNum">    3274 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3275 </span>            : 
<span class="lineNum">    3276 </span><span class="lineNoCov">          0 :         mem_bw.full = dfixed_mul(mem_bw, min_mem_eff);</span>
<span class="lineNum">    3277 </span><span class="lineNoCov">          0 :         if (peak_disp_bw.full &gt;= mem_bw.full) {</span>
<span class="lineNum">    3278 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;You may not have enough display bandwidth for current mode\n&quot;</span>
<span class="lineNum">    3279 </span>            :                           &quot;If you have flickering problem, try to lower resolution, refresh rate, or color depth\n&quot;);
<span class="lineNum">    3280 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3281 </span>            : 
<span class="lineNum">    3282 </span>            :         /*  Get values from the EXT_MEM_CNTL register...converting its contents. */
<span class="lineNum">    3283 </span><span class="lineNoCov">          0 :         temp = RREG32(RADEON_MEM_TIMING_CNTL);</span>
<span class="lineNum">    3284 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_RV100) || (rdev-&gt;flags &amp; RADEON_IS_IGP)) { /* RV100, M6, IGPs */</span>
<span class="lineNum">    3285 </span><span class="lineNoCov">          0 :                 mem_trcd = ((temp &gt;&gt; 2) &amp; 0x3) + 1;</span>
<span class="lineNum">    3286 </span><span class="lineNoCov">          0 :                 mem_trp  = ((temp &amp; 0x3)) + 1;</span>
<span class="lineNum">    3287 </span><span class="lineNoCov">          0 :                 mem_tras = ((temp &amp; 0x70) &gt;&gt; 4) + 1;</span>
<span class="lineNum">    3288 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family == CHIP_R300 ||</span>
<span class="lineNum">    3289 </span><span class="lineNoCov">          0 :                    rdev-&gt;family == CHIP_R350) { /* r300, r350 */</span>
<span class="lineNum">    3290 </span><span class="lineNoCov">          0 :                 mem_trcd = (temp &amp; 0x7) + 1;</span>
<span class="lineNum">    3291 </span><span class="lineNoCov">          0 :                 mem_trp = ((temp &gt;&gt; 8) &amp; 0x7) + 1;</span>
<span class="lineNum">    3292 </span><span class="lineNoCov">          0 :                 mem_tras = ((temp &gt;&gt; 11) &amp; 0xf) + 4;</span>
<span class="lineNum">    3293 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family == CHIP_RV350 ||</span>
<span class="lineNum">    3294 </span><span class="lineNoCov">          0 :                    rdev-&gt;family &lt;= CHIP_RV380) {</span>
<span class="lineNum">    3295 </span>            :                 /* rv3x0 */
<span class="lineNum">    3296 </span><span class="lineNoCov">          0 :                 mem_trcd = (temp &amp; 0x7) + 3;</span>
<span class="lineNum">    3297 </span><span class="lineNoCov">          0 :                 mem_trp = ((temp &gt;&gt; 8) &amp; 0x7) + 3;</span>
<span class="lineNum">    3298 </span><span class="lineNoCov">          0 :                 mem_tras = ((temp &gt;&gt; 11) &amp; 0xf) + 6;</span>
<span class="lineNum">    3299 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family == CHIP_R420 ||</span>
<span class="lineNum">    3300 </span><span class="lineNoCov">          0 :                    rdev-&gt;family == CHIP_R423 ||</span>
<span class="lineNum">    3301 </span><span class="lineNoCov">          0 :                    rdev-&gt;family == CHIP_RV410) {</span>
<span class="lineNum">    3302 </span>            :                 /* r4xx */
<span class="lineNum">    3303 </span><span class="lineNoCov">          0 :                 mem_trcd = (temp &amp; 0xf) + 3;</span>
<span class="lineNum">    3304 </span><span class="lineNoCov">          0 :                 if (mem_trcd &gt; 15)</span>
<span class="lineNum">    3305 </span>            :                         mem_trcd = 15;
<span class="lineNum">    3306 </span><span class="lineNoCov">          0 :                 mem_trp = ((temp &gt;&gt; 8) &amp; 0xf) + 3;</span>
<span class="lineNum">    3307 </span><span class="lineNoCov">          0 :                 if (mem_trp &gt; 15)</span>
<span class="lineNum">    3308 </span>            :                         mem_trp = 15;
<span class="lineNum">    3309 </span><span class="lineNoCov">          0 :                 mem_tras = ((temp &gt;&gt; 12) &amp; 0x1f) + 6;</span>
<span class="lineNum">    3310 </span><span class="lineNoCov">          0 :                 if (mem_tras &gt; 31)</span>
<span class="lineNum">    3311 </span>            :                         mem_tras = 31;
<span class="lineNum">    3312 </span><span class="lineNoCov">          0 :         } else { /* RV200, R200 */</span>
<span class="lineNum">    3313 </span><span class="lineNoCov">          0 :                 mem_trcd = (temp &amp; 0x7) + 1;</span>
<span class="lineNum">    3314 </span><span class="lineNoCov">          0 :                 mem_trp = ((temp &gt;&gt; 8) &amp; 0x7) + 1;</span>
<span class="lineNum">    3315 </span><span class="lineNoCov">          0 :                 mem_tras = ((temp &gt;&gt; 12) &amp; 0xf) + 4;</span>
<span class="lineNum">    3316 </span>            :         }
<span class="lineNum">    3317 </span>            :         /* convert to FF */
<span class="lineNum">    3318 </span><span class="lineNoCov">          0 :         trcd_ff.full = dfixed_const(mem_trcd);</span>
<span class="lineNum">    3319 </span><span class="lineNoCov">          0 :         trp_ff.full = dfixed_const(mem_trp);</span>
<span class="lineNum">    3320 </span><span class="lineNoCov">          0 :         tras_ff.full = dfixed_const(mem_tras);</span>
<span class="lineNum">    3321 </span>            : 
<span class="lineNum">    3322 </span>            :         /* Get values from the MEM_SDRAM_MODE_REG register...converting its */
<span class="lineNum">    3323 </span><span class="lineNoCov">          0 :         temp = RREG32(RADEON_MEM_SDRAM_MODE_REG);</span>
<span class="lineNum">    3324 </span><span class="lineNoCov">          0 :         data = (temp &amp; (7 &lt;&lt; 20)) &gt;&gt; 20;</span>
<span class="lineNum">    3325 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_RV100) || rdev-&gt;flags &amp; RADEON_IS_IGP) {</span>
<span class="lineNum">    3326 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family == CHIP_RS480) /* don't think rs400 */</span>
<span class="lineNum">    3327 </span><span class="lineNoCov">          0 :                         tcas_ff = memtcas_rs480_ff[data];</span>
<span class="lineNum">    3328 </span>            :                 else
<span class="lineNum">    3329 </span><span class="lineNoCov">          0 :                         tcas_ff = memtcas_ff[data];</span>
<span class="lineNum">    3330 </span>            :         } else
<span class="lineNum">    3331 </span><span class="lineNoCov">          0 :                 tcas_ff = memtcas2_ff[data];</span>
<span class="lineNum">    3332 </span>            : 
<span class="lineNum">    3333 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RS400 ||</span>
<span class="lineNum">    3334 </span><span class="lineNoCov">          0 :             rdev-&gt;family == CHIP_RS480) {</span>
<span class="lineNum">    3335 </span>            :                 /* extra cas latency stored in bits 23-25 0-4 clocks */
<span class="lineNum">    3336 </span><span class="lineNoCov">          0 :                 data = (temp &gt;&gt; 23) &amp; 0x7;</span>
<span class="lineNum">    3337 </span><span class="lineNoCov">          0 :                 if (data &lt; 5)</span>
<span class="lineNum">    3338 </span><span class="lineNoCov">          0 :                         tcas_ff.full += dfixed_const(data);</span>
<span class="lineNum">    3339 </span>            :         }
<span class="lineNum">    3340 </span>            : 
<span class="lineNum">    3341 </span><span class="lineNoCov">          0 :         if (ASIC_IS_R300(rdev) &amp;&amp; !(rdev-&gt;flags &amp; RADEON_IS_IGP)) {</span>
<span class="lineNum">    3342 </span>            :                 /* on the R300, Tcas is included in Trbs.
<span class="lineNum">    3343 </span>            :                  */
<span class="lineNum">    3344 </span><span class="lineNoCov">          0 :                 temp = RREG32(RADEON_MEM_CNTL);</span>
<span class="lineNum">    3345 </span><span class="lineNoCov">          0 :                 data = (R300_MEM_NUM_CHANNELS_MASK &amp; temp);</span>
<span class="lineNum">    3346 </span><span class="lineNoCov">          0 :                 if (data == 1) {</span>
<span class="lineNum">    3347 </span><span class="lineNoCov">          0 :                         if (R300_MEM_USE_CD_CH_ONLY &amp; temp) {</span>
<span class="lineNum">    3348 </span><span class="lineNoCov">          0 :                                 temp = RREG32(R300_MC_IND_INDEX);</span>
<span class="lineNum">    3349 </span><span class="lineNoCov">          0 :                                 temp &amp;= ~R300_MC_IND_ADDR_MASK;</span>
<span class="lineNum">    3350 </span><span class="lineNoCov">          0 :                                 temp |= R300_MC_READ_CNTL_CD_mcind;</span>
<span class="lineNum">    3351 </span><span class="lineNoCov">          0 :                                 WREG32(R300_MC_IND_INDEX, temp);</span>
<span class="lineNum">    3352 </span><span class="lineNoCov">          0 :                                 temp = RREG32(R300_MC_IND_DATA);</span>
<span class="lineNum">    3353 </span><span class="lineNoCov">          0 :                                 data = (R300_MEM_RBS_POSITION_C_MASK &amp; temp);</span>
<span class="lineNum">    3354 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    3355 </span><span class="lineNoCov">          0 :                                 temp = RREG32(R300_MC_READ_CNTL_AB);</span>
<span class="lineNum">    3356 </span><span class="lineNoCov">          0 :                                 data = (R300_MEM_RBS_POSITION_A_MASK &amp; temp);</span>
<span class="lineNum">    3357 </span>            :                         }
<span class="lineNum">    3358 </span>            :                 } else {
<span class="lineNum">    3359 </span><span class="lineNoCov">          0 :                         temp = RREG32(R300_MC_READ_CNTL_AB);</span>
<span class="lineNum">    3360 </span><span class="lineNoCov">          0 :                         data = (R300_MEM_RBS_POSITION_A_MASK &amp; temp);</span>
<span class="lineNum">    3361 </span>            :                 }
<span class="lineNum">    3362 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family == CHIP_RV410 ||</span>
<span class="lineNum">    3363 </span><span class="lineNoCov">          0 :                     rdev-&gt;family == CHIP_R420 ||</span>
<span class="lineNum">    3364 </span><span class="lineNoCov">          0 :                     rdev-&gt;family == CHIP_R423)</span>
<span class="lineNum">    3365 </span><span class="lineNoCov">          0 :                         trbs_ff = memtrbs_r4xx[data];</span>
<span class="lineNum">    3366 </span>            :                 else
<span class="lineNum">    3367 </span><span class="lineNoCov">          0 :                         trbs_ff = memtrbs[data];</span>
<span class="lineNum">    3368 </span><span class="lineNoCov">          0 :                 tcas_ff.full += trbs_ff.full;</span>
<span class="lineNum">    3369 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3370 </span>            : 
<span class="lineNum">    3371 </span>            :         sclk_eff_ff.full = sclk_ff.full;
<span class="lineNum">    3372 </span>            : 
<span class="lineNum">    3373 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    3374 </span>            :                 fixed20_12 agpmode_ff;
<span class="lineNum">    3375 </span><span class="lineNoCov">          0 :                 agpmode_ff.full = dfixed_const(radeon_agpmode);</span>
<span class="lineNum">    3376 </span>            :                 temp_ff.full = dfixed_const_666(16);
<span class="lineNum">    3377 </span><span class="lineNoCov">          0 :                 sclk_eff_ff.full -= dfixed_mul(agpmode_ff, temp_ff);</span>
<span class="lineNum">    3378 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3379 </span>            :         /* TODO PCIE lanes may affect this - agpmode == 16?? */
<span class="lineNum">    3380 </span>            : 
<span class="lineNum">    3381 </span><span class="lineNoCov">          0 :         if (ASIC_IS_R300(rdev)) {</span>
<span class="lineNum">    3382 </span>            :                 sclk_delay_ff.full = dfixed_const(250);
<span class="lineNum">    3383 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3384 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;family == CHIP_RV100) ||</span>
<span class="lineNum">    3385 </span><span class="lineNoCov">          0 :                     rdev-&gt;flags &amp; RADEON_IS_IGP) {</span>
<span class="lineNum">    3386 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;mc.vram_is_ddr)</span>
<span class="lineNum">    3387 </span><span class="lineNoCov">          0 :                                 sclk_delay_ff.full = dfixed_const(41);</span>
<span class="lineNum">    3388 </span>            :                         else
<span class="lineNum">    3389 </span>            :                                 sclk_delay_ff.full = dfixed_const(33);
<span class="lineNum">    3390 </span>            :                 } else {
<span class="lineNum">    3391 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;mc.vram_width == 128)</span>
<span class="lineNum">    3392 </span><span class="lineNoCov">          0 :                                 sclk_delay_ff.full = dfixed_const(57);</span>
<span class="lineNum">    3393 </span>            :                         else
<span class="lineNum">    3394 </span>            :                                 sclk_delay_ff.full = dfixed_const(41);
<span class="lineNum">    3395 </span>            :                 }
<span class="lineNum">    3396 </span>            :         }
<span class="lineNum">    3397 </span>            : 
<span class="lineNum">    3398 </span><span class="lineNoCov">          0 :         mc_latency_sclk.full = dfixed_div(sclk_delay_ff, sclk_eff_ff);</span>
<span class="lineNum">    3399 </span>            : 
<span class="lineNum">    3400 </span><span class="lineNoCov">          0 :         if (rdev-&gt;mc.vram_is_ddr) {</span>
<span class="lineNum">    3401 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;mc.vram_width == 32) {</span>
<span class="lineNum">    3402 </span>            :                         k1.full = dfixed_const(40);
<span class="lineNum">    3403 </span>            :                         c  = 3;
<span class="lineNum">    3404 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    3405 </span>            :                         k1.full = dfixed_const(20);
<span class="lineNum">    3406 </span>            :                         c  = 1;
<span class="lineNum">    3407 </span>            :                 }
<span class="lineNum">    3408 </span>            :         } else {
<span class="lineNum">    3409 </span>            :                 k1.full = dfixed_const(40);
<span class="lineNum">    3410 </span>            :                 c  = 3;
<span class="lineNum">    3411 </span>            :         }
<span class="lineNum">    3412 </span>            : 
<span class="lineNum">    3413 </span>            :         temp_ff.full = dfixed_const(2);
<span class="lineNum">    3414 </span><span class="lineNoCov">          0 :         mc_latency_mclk.full = dfixed_mul(trcd_ff, temp_ff);</span>
<span class="lineNum">    3415 </span><span class="lineNoCov">          0 :         temp_ff.full = dfixed_const(c);</span>
<span class="lineNum">    3416 </span><span class="lineNoCov">          0 :         mc_latency_mclk.full += dfixed_mul(tcas_ff, temp_ff);</span>
<span class="lineNum">    3417 </span>            :         temp_ff.full = dfixed_const(4);
<span class="lineNum">    3418 </span><span class="lineNoCov">          0 :         mc_latency_mclk.full += dfixed_mul(tras_ff, temp_ff);</span>
<span class="lineNum">    3419 </span><span class="lineNoCov">          0 :         mc_latency_mclk.full += dfixed_mul(trp_ff, temp_ff);</span>
<span class="lineNum">    3420 </span><span class="lineNoCov">          0 :         mc_latency_mclk.full += k1.full;</span>
<span class="lineNum">    3421 </span>            : 
<span class="lineNum">    3422 </span><span class="lineNoCov">          0 :         mc_latency_mclk.full = dfixed_div(mc_latency_mclk, mclk_ff);</span>
<span class="lineNum">    3423 </span><span class="lineNoCov">          0 :         mc_latency_mclk.full += dfixed_div(temp_ff, sclk_eff_ff);</span>
<span class="lineNum">    3424 </span>            : 
<span class="lineNum">    3425 </span>            :         /*
<span class="lineNum">    3426 </span>            :           HW cursor time assuming worst case of full size colour cursor.
<span class="lineNum">    3427 </span>            :         */
<span class="lineNum">    3428 </span><span class="lineNoCov">          0 :         temp_ff.full = dfixed_const((2 * (cur_size - (rdev-&gt;mc.vram_is_ddr + 1))));</span>
<span class="lineNum">    3429 </span><span class="lineNoCov">          0 :         temp_ff.full += trcd_ff.full;</span>
<span class="lineNum">    3430 </span><span class="lineNoCov">          0 :         if (temp_ff.full &lt; tras_ff.full)</span>
<span class="lineNum">    3431 </span><span class="lineNoCov">          0 :                 temp_ff.full = tras_ff.full;</span>
<span class="lineNum">    3432 </span><span class="lineNoCov">          0 :         cur_latency_mclk.full = dfixed_div(temp_ff, mclk_ff);</span>
<span class="lineNum">    3433 </span>            : 
<span class="lineNum">    3434 </span>            :         temp_ff.full = dfixed_const(cur_size);
<span class="lineNum">    3435 </span><span class="lineNoCov">          0 :         cur_latency_sclk.full = dfixed_div(temp_ff, sclk_eff_ff);</span>
<span class="lineNum">    3436 </span>            :         /*
<span class="lineNum">    3437 </span>            :           Find the total latency for the display data.
<span class="lineNum">    3438 </span>            :         */
<span class="lineNum">    3439 </span>            :         disp_latency_overhead.full = dfixed_const(8);
<span class="lineNum">    3440 </span><span class="lineNoCov">          0 :         disp_latency_overhead.full = dfixed_div(disp_latency_overhead, sclk_ff);</span>
<span class="lineNum">    3441 </span><span class="lineNoCov">          0 :         mc_latency_mclk.full += disp_latency_overhead.full + cur_latency_mclk.full;</span>
<span class="lineNum">    3442 </span><span class="lineNoCov">          0 :         mc_latency_sclk.full += disp_latency_overhead.full + cur_latency_sclk.full;</span>
<span class="lineNum">    3443 </span>            : 
<span class="lineNum">    3444 </span><span class="lineNoCov">          0 :         if (mc_latency_mclk.full &gt; mc_latency_sclk.full)</span>
<span class="lineNum">    3445 </span><span class="lineNoCov">          0 :                 disp_latency.full = mc_latency_mclk.full;</span>
<span class="lineNum">    3446 </span>            :         else
<span class="lineNum">    3447 </span>            :                 disp_latency.full = mc_latency_sclk.full;
<span class="lineNum">    3448 </span>            : 
<span class="lineNum">    3449 </span>            :         /* setup Max GRPH_STOP_REQ default value */
<span class="lineNum">    3450 </span><span class="lineNoCov">          0 :         if (ASIC_IS_RV100(rdev))</span>
<span class="lineNum">    3451 </span><span class="lineNoCov">          0 :                 max_stop_req = 0x5c;</span>
<span class="lineNum">    3452 </span>            :         else
<span class="lineNum">    3453 </span>            :                 max_stop_req = 0x7c;
<span class="lineNum">    3454 </span>            : 
<span class="lineNum">    3455 </span><span class="lineNoCov">          0 :         if (mode1) {</span>
<span class="lineNum">    3456 </span>            :                 /*  CRTC1
<span class="lineNum">    3457 </span>            :                     Set GRPH_BUFFER_CNTL register using h/w defined optimal values.
<span class="lineNum">    3458 </span>            :                     GRPH_STOP_REQ &lt;= MIN[ 0x7C, (CRTC_H_DISP + 1) * (bit depth) / 0x10 ]
<span class="lineNum">    3459 </span>            :                 */
<span class="lineNum">    3460 </span><span class="lineNoCov">          0 :                 stop_req = mode1-&gt;hdisplay * pixel_bytes1 / 16;</span>
<span class="lineNum">    3461 </span>            : 
<span class="lineNum">    3462 </span><span class="lineNoCov">          0 :                 if (stop_req &gt; max_stop_req)</span>
<span class="lineNum">    3463 </span><span class="lineNoCov">          0 :                         stop_req = max_stop_req;</span>
<span class="lineNum">    3464 </span>            : 
<span class="lineNum">    3465 </span>            :                 /*
<span class="lineNum">    3466 </span>            :                   Find the drain rate of the display buffer.
<span class="lineNum">    3467 </span>            :                 */
<span class="lineNum">    3468 </span><span class="lineNoCov">          0 :                 temp_ff.full = dfixed_const((16/pixel_bytes1));</span>
<span class="lineNum">    3469 </span><span class="lineNoCov">          0 :                 disp_drain_rate.full = dfixed_div(pix_clk, temp_ff);</span>
<span class="lineNum">    3470 </span>            : 
<span class="lineNum">    3471 </span>            :                 /*
<span class="lineNum">    3472 </span>            :                   Find the critical point of the display buffer.
<span class="lineNum">    3473 </span>            :                 */
<span class="lineNum">    3474 </span><span class="lineNoCov">          0 :                 crit_point_ff.full = dfixed_mul(disp_drain_rate, disp_latency);</span>
<span class="lineNum">    3475 </span><span class="lineNoCov">          0 :                 crit_point_ff.full += dfixed_const_half(0);</span>
<span class="lineNum">    3476 </span>            : 
<span class="lineNum">    3477 </span><span class="lineNoCov">          0 :                 critical_point = dfixed_trunc(crit_point_ff);</span>
<span class="lineNum">    3478 </span>            : 
<span class="lineNum">    3479 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;disp_priority == 2) {</span>
<span class="lineNum">    3480 </span>            :                         critical_point = 0;
<span class="lineNum">    3481 </span>            :                 }
<span class="lineNum">    3482 </span>            : 
<span class="lineNum">    3483 </span>            :                 /*
<span class="lineNum">    3484 </span>            :                   The critical point should never be above max_stop_req-4.  Setting
<span class="lineNum">    3485 </span>            :                   GRPH_CRITICAL_CNTL = 0 will thus force high priority all the time.
<span class="lineNum">    3486 </span>            :                 */
<span class="lineNum">    3487 </span><span class="lineNoCov">          0 :                 if (max_stop_req - critical_point &lt; 4)</span>
<span class="lineNum">    3488 </span>            :                         critical_point = 0;
<span class="lineNum">    3489 </span>            : 
<span class="lineNum">    3490 </span><span class="lineNoCov">          0 :                 if (critical_point == 0 &amp;&amp; mode2 &amp;&amp; rdev-&gt;family == CHIP_R300) {</span>
<span class="lineNum">    3491 </span>            :                         /* some R300 cards have problem with this set to 0, when CRTC2 is enabled.*/
<span class="lineNum">    3492 </span>            :                         critical_point = 0x10;
<span class="lineNum">    3493 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3494 </span>            : 
<span class="lineNum">    3495 </span><span class="lineNoCov">          0 :                 temp = RREG32(RADEON_GRPH_BUFFER_CNTL);</span>
<span class="lineNum">    3496 </span><span class="lineNoCov">          0 :                 temp &amp;= ~(RADEON_GRPH_STOP_REQ_MASK);</span>
<span class="lineNum">    3497 </span><span class="lineNoCov">          0 :                 temp |= (stop_req &lt;&lt; RADEON_GRPH_STOP_REQ_SHIFT);</span>
<span class="lineNum">    3498 </span><span class="lineNoCov">          0 :                 temp &amp;= ~(RADEON_GRPH_START_REQ_MASK);</span>
<span class="lineNum">    3499 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;family == CHIP_R350) &amp;&amp;</span>
<span class="lineNum">    3500 </span><span class="lineNoCov">          0 :                     (stop_req &gt; 0x15)) {</span>
<span class="lineNum">    3501 </span><span class="lineNoCov">          0 :                         stop_req -= 0x10;</span>
<span class="lineNum">    3502 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3503 </span><span class="lineNoCov">          0 :                 temp |= (stop_req &lt;&lt; RADEON_GRPH_START_REQ_SHIFT);</span>
<span class="lineNum">    3504 </span><span class="lineNoCov">          0 :                 temp |= RADEON_GRPH_BUFFER_SIZE;</span>
<span class="lineNum">    3505 </span><span class="lineNoCov">          0 :                 temp &amp;= ~(RADEON_GRPH_CRITICAL_CNTL   |</span>
<span class="lineNum">    3506 </span>            :                           RADEON_GRPH_CRITICAL_AT_SOF |
<span class="lineNum">    3507 </span>            :                           RADEON_GRPH_STOP_CNTL);
<span class="lineNum">    3508 </span>            :                 /*
<span class="lineNum">    3509 </span>            :                   Write the result into the register.
<span class="lineNum">    3510 </span>            :                 */
<span class="lineNum">    3511 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_GRPH_BUFFER_CNTL, ((temp &amp; ~RADEON_GRPH_CRITICAL_POINT_MASK) |</span>
<span class="lineNum">    3512 </span>            :                                                        (critical_point &lt;&lt; RADEON_GRPH_CRITICAL_POINT_SHIFT)));
<span class="lineNum">    3513 </span>            : 
<span class="lineNum">    3514 </span>            : #if 0
<span class="lineNum">    3515 </span>            :                 if ((rdev-&gt;family == CHIP_RS400) ||
<span class="lineNum">    3516 </span>            :                     (rdev-&gt;family == CHIP_RS480)) {
<span class="lineNum">    3517 </span>            :                         /* attempt to program RS400 disp regs correctly ??? */
<span class="lineNum">    3518 </span>            :                         temp = RREG32(RS400_DISP1_REG_CNTL);
<span class="lineNum">    3519 </span>            :                         temp &amp;= ~(RS400_DISP1_START_REQ_LEVEL_MASK |
<span class="lineNum">    3520 </span>            :                                   RS400_DISP1_STOP_REQ_LEVEL_MASK);
<span class="lineNum">    3521 </span>            :                         WREG32(RS400_DISP1_REQ_CNTL1, (temp |
<span class="lineNum">    3522 </span>            :                                                        (critical_point &lt;&lt; RS400_DISP1_START_REQ_LEVEL_SHIFT) |
<span class="lineNum">    3523 </span>            :                                                        (critical_point &lt;&lt; RS400_DISP1_STOP_REQ_LEVEL_SHIFT)));
<span class="lineNum">    3524 </span>            :                         temp = RREG32(RS400_DMIF_MEM_CNTL1);
<span class="lineNum">    3525 </span>            :                         temp &amp;= ~(RS400_DISP1_CRITICAL_POINT_START_MASK |
<span class="lineNum">    3526 </span>            :                                   RS400_DISP1_CRITICAL_POINT_STOP_MASK);
<span class="lineNum">    3527 </span>            :                         WREG32(RS400_DMIF_MEM_CNTL1, (temp |
<span class="lineNum">    3528 </span>            :                                                       (critical_point &lt;&lt; RS400_DISP1_CRITICAL_POINT_START_SHIFT) |
<span class="lineNum">    3529 </span>            :                                                       (critical_point &lt;&lt; RS400_DISP1_CRITICAL_POINT_STOP_SHIFT)));
<span class="lineNum">    3530 </span>            :                 }
<span class="lineNum">    3531 </span>            : #endif
<span class="lineNum">    3532 </span>            : 
<span class="lineNum">    3533 </span>            :                 DRM_DEBUG_KMS(&quot;GRPH_BUFFER_CNTL from to %x\n&quot;,
<span class="lineNum">    3534 </span>            :                           /*      (unsigned int)info-&gt;SavedReg-&gt;grph_buffer_cntl, */
<span class="lineNum">    3535 </span>            :                           (unsigned int)RREG32(RADEON_GRPH_BUFFER_CNTL));
<span class="lineNum">    3536 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3537 </span>            : 
<span class="lineNum">    3538 </span><span class="lineNoCov">          0 :         if (mode2) {</span>
<span class="lineNum">    3539 </span>            :                 u32 grph2_cntl;
<span class="lineNum">    3540 </span><span class="lineNoCov">          0 :                 stop_req = mode2-&gt;hdisplay * pixel_bytes2 / 16;</span>
<span class="lineNum">    3541 </span>            : 
<span class="lineNum">    3542 </span><span class="lineNoCov">          0 :                 if (stop_req &gt; max_stop_req)</span>
<span class="lineNum">    3543 </span><span class="lineNoCov">          0 :                         stop_req = max_stop_req;</span>
<span class="lineNum">    3544 </span>            : 
<span class="lineNum">    3545 </span>            :                 /*
<span class="lineNum">    3546 </span>            :                   Find the drain rate of the display buffer.
<span class="lineNum">    3547 </span>            :                 */
<span class="lineNum">    3548 </span><span class="lineNoCov">          0 :                 temp_ff.full = dfixed_const((16/pixel_bytes2));</span>
<span class="lineNum">    3549 </span><span class="lineNoCov">          0 :                 disp_drain_rate2.full = dfixed_div(pix_clk2, temp_ff);</span>
<span class="lineNum">    3550 </span>            : 
<span class="lineNum">    3551 </span><span class="lineNoCov">          0 :                 grph2_cntl = RREG32(RADEON_GRPH2_BUFFER_CNTL);</span>
<span class="lineNum">    3552 </span><span class="lineNoCov">          0 :                 grph2_cntl &amp;= ~(RADEON_GRPH_STOP_REQ_MASK);</span>
<span class="lineNum">    3553 </span><span class="lineNoCov">          0 :                 grph2_cntl |= (stop_req &lt;&lt; RADEON_GRPH_STOP_REQ_SHIFT);</span>
<span class="lineNum">    3554 </span><span class="lineNoCov">          0 :                 grph2_cntl &amp;= ~(RADEON_GRPH_START_REQ_MASK);</span>
<span class="lineNum">    3555 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;family == CHIP_R350) &amp;&amp;</span>
<span class="lineNum">    3556 </span><span class="lineNoCov">          0 :                     (stop_req &gt; 0x15)) {</span>
<span class="lineNum">    3557 </span><span class="lineNoCov">          0 :                         stop_req -= 0x10;</span>
<span class="lineNum">    3558 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3559 </span><span class="lineNoCov">          0 :                 grph2_cntl |= (stop_req &lt;&lt; RADEON_GRPH_START_REQ_SHIFT);</span>
<span class="lineNum">    3560 </span><span class="lineNoCov">          0 :                 grph2_cntl |= RADEON_GRPH_BUFFER_SIZE;</span>
<span class="lineNum">    3561 </span><span class="lineNoCov">          0 :                 grph2_cntl &amp;= ~(RADEON_GRPH_CRITICAL_CNTL   |</span>
<span class="lineNum">    3562 </span>            :                           RADEON_GRPH_CRITICAL_AT_SOF |
<span class="lineNum">    3563 </span>            :                           RADEON_GRPH_STOP_CNTL);
<span class="lineNum">    3564 </span>            : 
<span class="lineNum">    3565 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;family == CHIP_RS100) ||</span>
<span class="lineNum">    3566 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_RS200))</span>
<span class="lineNum">    3567 </span><span class="lineNoCov">          0 :                         critical_point2 = 0;</span>
<span class="lineNum">    3568 </span>            :                 else {
<span class="lineNum">    3569 </span><span class="lineNoCov">          0 :                         temp = (rdev-&gt;mc.vram_width * rdev-&gt;mc.vram_is_ddr + 1)/128;</span>
<span class="lineNum">    3570 </span><span class="lineNoCov">          0 :                         temp_ff.full = dfixed_const(temp);</span>
<span class="lineNum">    3571 </span><span class="lineNoCov">          0 :                         temp_ff.full = dfixed_mul(mclk_ff, temp_ff);</span>
<span class="lineNum">    3572 </span><span class="lineNoCov">          0 :                         if (sclk_ff.full &lt; temp_ff.full)</span>
<span class="lineNum">    3573 </span><span class="lineNoCov">          0 :                                 temp_ff.full = sclk_ff.full;</span>
<span class="lineNum">    3574 </span>            : 
<span class="lineNum">    3575 </span>            :                         read_return_rate.full = temp_ff.full;
<span class="lineNum">    3576 </span>            : 
<span class="lineNum">    3577 </span><span class="lineNoCov">          0 :                         if (mode1) {</span>
<span class="lineNum">    3578 </span><span class="lineNoCov">          0 :                                 temp_ff.full = read_return_rate.full - disp_drain_rate.full;</span>
<span class="lineNum">    3579 </span><span class="lineNoCov">          0 :                                 time_disp1_drop_priority.full = dfixed_div(crit_point_ff, temp_ff);</span>
<span class="lineNum">    3580 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    3581 </span>            :                                 time_disp1_drop_priority.full = 0;
<span class="lineNum">    3582 </span>            :                         }
<span class="lineNum">    3583 </span><span class="lineNoCov">          0 :                         crit_point_ff.full = disp_latency.full + time_disp1_drop_priority.full + disp_latency.full;</span>
<span class="lineNum">    3584 </span><span class="lineNoCov">          0 :                         crit_point_ff.full = dfixed_mul(crit_point_ff, disp_drain_rate2);</span>
<span class="lineNum">    3585 </span><span class="lineNoCov">          0 :                         crit_point_ff.full += dfixed_const_half(0);</span>
<span class="lineNum">    3586 </span>            : 
<span class="lineNum">    3587 </span><span class="lineNoCov">          0 :                         critical_point2 = dfixed_trunc(crit_point_ff);</span>
<span class="lineNum">    3588 </span>            : 
<span class="lineNum">    3589 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;disp_priority == 2) {</span>
<span class="lineNum">    3590 </span>            :                                 critical_point2 = 0;
<span class="lineNum">    3591 </span>            :                         }
<span class="lineNum">    3592 </span>            : 
<span class="lineNum">    3593 </span><span class="lineNoCov">          0 :                         if (max_stop_req - critical_point2 &lt; 4)</span>
<span class="lineNum">    3594 </span>            :                                 critical_point2 = 0;
<span class="lineNum">    3595 </span>            : 
<span class="lineNum">    3596 </span>            :                 }
<span class="lineNum">    3597 </span>            : 
<span class="lineNum">    3598 </span><span class="lineNoCov">          0 :                 if (critical_point2 == 0 &amp;&amp; rdev-&gt;family == CHIP_R300) {</span>
<span class="lineNum">    3599 </span>            :                         /* some R300 cards have problem with this set to 0 */
<span class="lineNum">    3600 </span>            :                         critical_point2 = 0x10;
<span class="lineNum">    3601 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3602 </span>            : 
<span class="lineNum">    3603 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_GRPH2_BUFFER_CNTL, ((grph2_cntl &amp; ~RADEON_GRPH_CRITICAL_POINT_MASK) |</span>
<span class="lineNum">    3604 </span>            :                                                   (critical_point2 &lt;&lt; RADEON_GRPH_CRITICAL_POINT_SHIFT)));
<span class="lineNum">    3605 </span>            : 
<span class="lineNum">    3606 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;family == CHIP_RS400) ||</span>
<span class="lineNum">    3607 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_RS480)) {</span>
<span class="lineNum">    3608 </span>            : #if 0
<span class="lineNum">    3609 </span>            :                         /* attempt to program RS400 disp2 regs correctly ??? */
<span class="lineNum">    3610 </span>            :                         temp = RREG32(RS400_DISP2_REQ_CNTL1);
<span class="lineNum">    3611 </span>            :                         temp &amp;= ~(RS400_DISP2_START_REQ_LEVEL_MASK |
<span class="lineNum">    3612 </span>            :                                   RS400_DISP2_STOP_REQ_LEVEL_MASK);
<span class="lineNum">    3613 </span>            :                         WREG32(RS400_DISP2_REQ_CNTL1, (temp |
<span class="lineNum">    3614 </span>            :                                                        (critical_point2 &lt;&lt; RS400_DISP1_START_REQ_LEVEL_SHIFT) |
<span class="lineNum">    3615 </span>            :                                                        (critical_point2 &lt;&lt; RS400_DISP1_STOP_REQ_LEVEL_SHIFT)));
<span class="lineNum">    3616 </span>            :                         temp = RREG32(RS400_DISP2_REQ_CNTL2);
<span class="lineNum">    3617 </span>            :                         temp &amp;= ~(RS400_DISP2_CRITICAL_POINT_START_MASK |
<span class="lineNum">    3618 </span>            :                                   RS400_DISP2_CRITICAL_POINT_STOP_MASK);
<span class="lineNum">    3619 </span>            :                         WREG32(RS400_DISP2_REQ_CNTL2, (temp |
<span class="lineNum">    3620 </span>            :                                                        (critical_point2 &lt;&lt; RS400_DISP2_CRITICAL_POINT_START_SHIFT) |
<span class="lineNum">    3621 </span>            :                                                        (critical_point2 &lt;&lt; RS400_DISP2_CRITICAL_POINT_STOP_SHIFT)));
<span class="lineNum">    3622 </span>            : #endif
<span class="lineNum">    3623 </span><span class="lineNoCov">          0 :                         WREG32(RS400_DISP2_REQ_CNTL1, 0x105DC1CC);</span>
<span class="lineNum">    3624 </span><span class="lineNoCov">          0 :                         WREG32(RS400_DISP2_REQ_CNTL2, 0x2749D000);</span>
<span class="lineNum">    3625 </span><span class="lineNoCov">          0 :                         WREG32(RS400_DMIF_MEM_CNTL1,  0x29CA71DC);</span>
<span class="lineNum">    3626 </span><span class="lineNoCov">          0 :                         WREG32(RS400_DISP1_REQ_CNTL1, 0x28FBC3AC);</span>
<span class="lineNum">    3627 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3628 </span>            : 
<span class="lineNum">    3629 </span>            :                 DRM_DEBUG_KMS(&quot;GRPH2_BUFFER_CNTL from to %x\n&quot;,
<span class="lineNum">    3630 </span>            :                           (unsigned int)RREG32(RADEON_GRPH2_BUFFER_CNTL));
<span class="lineNum">    3631 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3632 </span>            : 
<span class="lineNum">    3633 </span>            :         /* Save number of lines the linebuffer leads before the scanout */
<span class="lineNum">    3634 </span><span class="lineNoCov">          0 :         if (mode1)</span>
<span class="lineNum">    3635 </span><span class="lineNoCov">          0 :             rdev-&gt;mode_info.crtcs[0]-&gt;lb_vblank_lead_lines = DIV_ROUND_UP(lb_size, mode1-&gt;crtc_hdisplay);</span>
<span class="lineNum">    3636 </span>            : 
<span class="lineNum">    3637 </span><span class="lineNoCov">          0 :         if (mode2)</span>
<span class="lineNum">    3638 </span><span class="lineNoCov">          0 :             rdev-&gt;mode_info.crtcs[1]-&gt;lb_vblank_lead_lines = DIV_ROUND_UP(lb_size, mode2-&gt;crtc_hdisplay);</span>
<a name="3639"><span class="lineNum">    3639 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3640 </span>            : 
<span class="lineNum">    3641 </span><span class="lineNoCov">          0 : int r100_ring_test(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">    3642 </span>            : {
<span class="lineNum">    3643 </span><span class="lineNoCov">          0 :         uint32_t scratch;</span>
<span class="lineNum">    3644 </span>            :         uint32_t tmp = 0;
<span class="lineNum">    3645 </span>            :         unsigned i;
<span class="lineNum">    3646 </span>            :         int r;
<span class="lineNum">    3647 </span>            : 
<span class="lineNum">    3648 </span><span class="lineNoCov">          0 :         r = radeon_scratch_get(rdev, &amp;scratch);</span>
<span class="lineNum">    3649 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3650 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: cp failed to get scratch reg (%d).\n&quot;, r);</span>
<span class="lineNum">    3651 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3652 </span>            :         }
<span class="lineNum">    3653 </span><span class="lineNoCov">          0 :         WREG32(scratch, 0xCAFEDEAD);</span>
<span class="lineNum">    3654 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, 2);</span>
<span class="lineNum">    3655 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3656 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: cp failed to lock ring (%d).\n&quot;, r);</span>
<span class="lineNum">    3657 </span><span class="lineNoCov">          0 :                 radeon_scratch_free(rdev, scratch);</span>
<span class="lineNum">    3658 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3659 </span>            :         }
<span class="lineNum">    3660 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(scratch, 0));</span>
<span class="lineNum">    3661 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xDEADBEEF);</span>
<span class="lineNum">    3662 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">    3663 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    3664 </span><span class="lineNoCov">          0 :                 tmp = RREG32(scratch);</span>
<span class="lineNum">    3665 </span><span class="lineNoCov">          0 :                 if (tmp == 0xDEADBEEF) {</span>
<span class="lineNum">    3666 </span>            :                         break;
<span class="lineNum">    3667 </span>            :                 }
<span class="lineNum">    3668 </span><span class="lineNoCov">          0 :                 DRM_UDELAY(1);</span>
<span class="lineNum">    3669 </span>            :         }
<span class="lineNum">    3670 </span><span class="lineNoCov">          0 :         if (i &lt; rdev-&gt;usec_timeout) {</span>
<span class="lineNum">    3671 </span>            :                 DRM_INFO(&quot;ring test succeeded in %d usecs\n&quot;, i);
<span class="lineNum">    3672 </span>            :         } else {
<span class="lineNum">    3673 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: ring test failed (scratch(0x%04X)=0x%08X)\n&quot;,</span>
<span class="lineNum">    3674 </span>            :                           scratch, tmp);
<span class="lineNum">    3675 </span>            :                 r = -EINVAL;
<span class="lineNum">    3676 </span>            :         }
<span class="lineNum">    3677 </span><span class="lineNoCov">          0 :         radeon_scratch_free(rdev, scratch);</span>
<span class="lineNum">    3678 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="3679"><span class="lineNum">    3679 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3680 </span>            : 
<span class="lineNum">    3681 </span><span class="lineNoCov">          0 : void r100_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib)</span>
<span class="lineNum">    3682 </span>            : {
<span class="lineNum">    3683 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">    3684 </span>            : 
<span class="lineNum">    3685 </span><span class="lineNoCov">          0 :         if (ring-&gt;rptr_save_reg) {</span>
<span class="lineNum">    3686 </span><span class="lineNoCov">          0 :                 u32 next_rptr = ring-&gt;wptr + 2 + 3;</span>
<span class="lineNum">    3687 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET0(ring-&gt;rptr_save_reg, 0));</span>
<span class="lineNum">    3688 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, next_rptr);</span>
<span class="lineNum">    3689 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3690 </span>            : 
<span class="lineNum">    3691 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_CP_IB_BASE, 1));</span>
<span class="lineNum">    3692 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, ib-&gt;gpu_addr);</span>
<span class="lineNum">    3693 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, ib-&gt;length_dw);</span>
<a name="3694"><span class="lineNum">    3694 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3695 </span>            : 
<span class="lineNum">    3696 </span><span class="lineNoCov">          0 : int r100_ib_test(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">    3697 </span>            : {
<span class="lineNum">    3698 </span><span class="lineNoCov">          0 :         struct radeon_ib ib;</span>
<span class="lineNum">    3699 </span><span class="lineNoCov">          0 :         uint32_t scratch;</span>
<span class="lineNum">    3700 </span>            :         uint32_t tmp = 0;
<span class="lineNum">    3701 </span>            :         unsigned i;
<span class="lineNum">    3702 </span>            :         int r;
<span class="lineNum">    3703 </span>            : 
<span class="lineNum">    3704 </span><span class="lineNoCov">          0 :         r = radeon_scratch_get(rdev, &amp;scratch);</span>
<span class="lineNum">    3705 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3706 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: failed to get scratch reg (%d).\n&quot;, r);</span>
<span class="lineNum">    3707 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3708 </span>            :         }
<span class="lineNum">    3709 </span><span class="lineNoCov">          0 :         WREG32(scratch, 0xCAFEDEAD);</span>
<span class="lineNum">    3710 </span><span class="lineNoCov">          0 :         r = radeon_ib_get(rdev, RADEON_RING_TYPE_GFX_INDEX, &amp;ib, NULL, 256);</span>
<span class="lineNum">    3711 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3712 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: failed to get ib (%d).\n&quot;, r);</span>
<span class="lineNum">    3713 </span><span class="lineNoCov">          0 :                 goto free_scratch;</span>
<span class="lineNum">    3714 </span>            :         }
<span class="lineNum">    3715 </span><span class="lineNoCov">          0 :         ib.ptr[0] = PACKET0(scratch, 0);</span>
<span class="lineNum">    3716 </span><span class="lineNoCov">          0 :         ib.ptr[1] = 0xDEADBEEF;</span>
<span class="lineNum">    3717 </span><span class="lineNoCov">          0 :         ib.ptr[2] = PACKET2(0);</span>
<span class="lineNum">    3718 </span><span class="lineNoCov">          0 :         ib.ptr[3] = PACKET2(0);</span>
<span class="lineNum">    3719 </span><span class="lineNoCov">          0 :         ib.ptr[4] = PACKET2(0);</span>
<span class="lineNum">    3720 </span><span class="lineNoCov">          0 :         ib.ptr[5] = PACKET2(0);</span>
<span class="lineNum">    3721 </span><span class="lineNoCov">          0 :         ib.ptr[6] = PACKET2(0);</span>
<span class="lineNum">    3722 </span><span class="lineNoCov">          0 :         ib.ptr[7] = PACKET2(0);</span>
<span class="lineNum">    3723 </span><span class="lineNoCov">          0 :         ib.length_dw = 8;</span>
<span class="lineNum">    3724 </span><span class="lineNoCov">          0 :         r = radeon_ib_schedule(rdev, &amp;ib, NULL, false);</span>
<span class="lineNum">    3725 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3726 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: failed to schedule ib (%d).\n&quot;, r);</span>
<span class="lineNum">    3727 </span><span class="lineNoCov">          0 :                 goto free_ib;</span>
<span class="lineNum">    3728 </span>            :         }
<span class="lineNum">    3729 </span><span class="lineNoCov">          0 :         r = radeon_fence_wait(ib.fence, false);</span>
<span class="lineNum">    3730 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3731 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: fence wait failed (%d).\n&quot;, r);</span>
<span class="lineNum">    3732 </span><span class="lineNoCov">          0 :                 goto free_ib;</span>
<span class="lineNum">    3733 </span>            :         }
<span class="lineNum">    3734 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    3735 </span><span class="lineNoCov">          0 :                 tmp = RREG32(scratch);</span>
<span class="lineNum">    3736 </span><span class="lineNoCov">          0 :                 if (tmp == 0xDEADBEEF) {</span>
<span class="lineNum">    3737 </span>            :                         break;
<span class="lineNum">    3738 </span>            :                 }
<span class="lineNum">    3739 </span><span class="lineNoCov">          0 :                 DRM_UDELAY(1);</span>
<span class="lineNum">    3740 </span>            :         }
<span class="lineNum">    3741 </span><span class="lineNoCov">          0 :         if (i &lt; rdev-&gt;usec_timeout) {</span>
<span class="lineNum">    3742 </span>            :                 DRM_INFO(&quot;ib test succeeded in %u usecs\n&quot;, i);
<span class="lineNum">    3743 </span>            :         } else {
<span class="lineNum">    3744 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: ib test failed (scratch(0x%04X)=0x%08X)\n&quot;,</span>
<span class="lineNum">    3745 </span>            :                           scratch, tmp);
<span class="lineNum">    3746 </span>            :                 r = -EINVAL;
<span class="lineNum">    3747 </span>            :         }
<span class="lineNum">    3748 </span>            : free_ib:
<span class="lineNum">    3749 </span><span class="lineNoCov">          0 :         radeon_ib_free(rdev, &amp;ib);</span>
<span class="lineNum">    3750 </span>            : free_scratch:
<span class="lineNum">    3751 </span><span class="lineNoCov">          0 :         radeon_scratch_free(rdev, scratch);</span>
<span class="lineNum">    3752 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="3753"><span class="lineNum">    3753 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3754 </span>            : 
<span class="lineNum">    3755 </span><span class="lineNoCov">          0 : void r100_mc_stop(struct radeon_device *rdev, struct r100_mc_save *save)</span>
<span class="lineNum">    3756 </span>            : {
<span class="lineNum">    3757 </span>            :         /* Shutdown CP we shouldn't need to do that but better be safe than
<span class="lineNum">    3758 </span>            :          * sorry
<span class="lineNum">    3759 </span>            :          */
<span class="lineNum">    3760 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX].ready = false;</span>
<span class="lineNum">    3761 </span><span class="lineNoCov">          0 :         WREG32(R_000740_CP_CSQ_CNTL, 0);</span>
<span class="lineNum">    3762 </span>            : 
<span class="lineNum">    3763 </span>            :         /* Save few CRTC registers */
<span class="lineNum">    3764 </span><span class="lineNoCov">          0 :         save-&gt;GENMO_WT = RREG8(R_0003C2_GENMO_WT);</span>
<span class="lineNum">    3765 </span><span class="lineNoCov">          0 :         save-&gt;CRTC_EXT_CNTL = RREG32(R_000054_CRTC_EXT_CNTL);</span>
<span class="lineNum">    3766 </span><span class="lineNoCov">          0 :         save-&gt;CRTC_GEN_CNTL = RREG32(R_000050_CRTC_GEN_CNTL);</span>
<span class="lineNum">    3767 </span><span class="lineNoCov">          0 :         save-&gt;CUR_OFFSET = RREG32(R_000260_CUR_OFFSET);</span>
<span class="lineNum">    3768 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_SINGLE_CRTC)) {</span>
<span class="lineNum">    3769 </span><span class="lineNoCov">          0 :                 save-&gt;CRTC2_GEN_CNTL = RREG32(R_0003F8_CRTC2_GEN_CNTL);</span>
<span class="lineNum">    3770 </span><span class="lineNoCov">          0 :                 save-&gt;CUR2_OFFSET = RREG32(R_000360_CUR2_OFFSET);</span>
<span class="lineNum">    3771 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3772 </span>            : 
<span class="lineNum">    3773 </span>            :         /* Disable VGA aperture access */
<span class="lineNum">    3774 </span><span class="lineNoCov">          0 :         WREG8(R_0003C2_GENMO_WT, C_0003C2_VGA_RAM_EN &amp; save-&gt;GENMO_WT);</span>
<span class="lineNum">    3775 </span>            :         /* Disable cursor, overlay, crtc */
<span class="lineNum">    3776 </span><span class="lineNoCov">          0 :         WREG32(R_000260_CUR_OFFSET, save-&gt;CUR_OFFSET | S_000260_CUR_LOCK(1));</span>
<span class="lineNum">    3777 </span><span class="lineNoCov">          0 :         WREG32(R_000054_CRTC_EXT_CNTL, save-&gt;CRTC_EXT_CNTL |</span>
<span class="lineNum">    3778 </span>            :                                         S_000054_CRTC_DISPLAY_DIS(1));
<span class="lineNum">    3779 </span><span class="lineNoCov">          0 :         WREG32(R_000050_CRTC_GEN_CNTL,</span>
<span class="lineNum">    3780 </span>            :                         (C_000050_CRTC_CUR_EN &amp; save-&gt;CRTC_GEN_CNTL) |
<span class="lineNum">    3781 </span>            :                         S_000050_CRTC_DISP_REQ_EN_B(1));
<span class="lineNum">    3782 </span><span class="lineNoCov">          0 :         WREG32(R_000420_OV0_SCALE_CNTL,</span>
<span class="lineNum">    3783 </span>            :                 C_000420_OV0_OVERLAY_EN &amp; RREG32(R_000420_OV0_SCALE_CNTL));
<span class="lineNum">    3784 </span><span class="lineNoCov">          0 :         WREG32(R_000260_CUR_OFFSET, C_000260_CUR_LOCK &amp; save-&gt;CUR_OFFSET);</span>
<span class="lineNum">    3785 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_SINGLE_CRTC)) {</span>
<span class="lineNum">    3786 </span><span class="lineNoCov">          0 :                 WREG32(R_000360_CUR2_OFFSET, save-&gt;CUR2_OFFSET |</span>
<span class="lineNum">    3787 </span>            :                                                 S_000360_CUR2_LOCK(1));
<span class="lineNum">    3788 </span><span class="lineNoCov">          0 :                 WREG32(R_0003F8_CRTC2_GEN_CNTL,</span>
<span class="lineNum">    3789 </span>            :                         (C_0003F8_CRTC2_CUR_EN &amp; save-&gt;CRTC2_GEN_CNTL) |
<span class="lineNum">    3790 </span>            :                         S_0003F8_CRTC2_DISPLAY_DIS(1) |
<span class="lineNum">    3791 </span>            :                         S_0003F8_CRTC2_DISP_REQ_EN_B(1));
<span class="lineNum">    3792 </span><span class="lineNoCov">          0 :                 WREG32(R_000360_CUR2_OFFSET,</span>
<span class="lineNum">    3793 </span>            :                         C_000360_CUR2_LOCK &amp; save-&gt;CUR2_OFFSET);
<span class="lineNum">    3794 </span><span class="lineNoCov">          0 :         }</span>
<a name="3795"><span class="lineNum">    3795 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3796 </span>            : 
<span class="lineNum">    3797 </span><span class="lineNoCov">          0 : void r100_mc_resume(struct radeon_device *rdev, struct r100_mc_save *save)</span>
<span class="lineNum">    3798 </span>            : {
<span class="lineNum">    3799 </span>            :         /* Update base address for crtc */
<span class="lineNum">    3800 </span><span class="lineNoCov">          0 :         WREG32(R_00023C_DISPLAY_BASE_ADDR, rdev-&gt;mc.vram_start);</span>
<span class="lineNum">    3801 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_SINGLE_CRTC)) {</span>
<span class="lineNum">    3802 </span><span class="lineNoCov">          0 :                 WREG32(R_00033C_CRTC2_DISPLAY_BASE_ADDR, rdev-&gt;mc.vram_start);</span>
<span class="lineNum">    3803 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3804 </span>            :         /* Restore CRTC registers */
<span class="lineNum">    3805 </span><span class="lineNoCov">          0 :         WREG8(R_0003C2_GENMO_WT, save-&gt;GENMO_WT);</span>
<span class="lineNum">    3806 </span><span class="lineNoCov">          0 :         WREG32(R_000054_CRTC_EXT_CNTL, save-&gt;CRTC_EXT_CNTL);</span>
<span class="lineNum">    3807 </span><span class="lineNoCov">          0 :         WREG32(R_000050_CRTC_GEN_CNTL, save-&gt;CRTC_GEN_CNTL);</span>
<span class="lineNum">    3808 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_SINGLE_CRTC)) {</span>
<span class="lineNum">    3809 </span><span class="lineNoCov">          0 :                 WREG32(R_0003F8_CRTC2_GEN_CNTL, save-&gt;CRTC2_GEN_CNTL);</span>
<span class="lineNum">    3810 </span><span class="lineNoCov">          0 :         }</span>
<a name="3811"><span class="lineNum">    3811 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3812 </span>            : 
<span class="lineNum">    3813 </span><span class="lineNoCov">          0 : void r100_vga_render_disable(struct radeon_device *rdev)</span>
<span class="lineNum">    3814 </span>            : {
<span class="lineNum">    3815 </span>            :         u32 tmp;
<span class="lineNum">    3816 </span>            : 
<span class="lineNum">    3817 </span><span class="lineNoCov">          0 :         tmp = RREG8(R_0003C2_GENMO_WT);</span>
<span class="lineNum">    3818 </span><span class="lineNoCov">          0 :         WREG8(R_0003C2_GENMO_WT, C_0003C2_VGA_RAM_EN &amp; tmp);</span>
<a name="3819"><span class="lineNum">    3819 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3820 </span>            : 
<span class="lineNum">    3821 </span><span class="lineNoCov">          0 : static void r100_debugfs(struct radeon_device *rdev)</span>
<span class="lineNum">    3822 </span>            : {
<span class="lineNum">    3823 </span>            :         int r;
<span class="lineNum">    3824 </span>            : 
<span class="lineNum">    3825 </span><span class="lineNoCov">          0 :         r = r100_debugfs_mc_info_init(rdev);</span>
<span class="lineNum">    3826 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    3827 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Failed to create r100_mc debugfs file.\n&quot;);</span>
<a name="3828"><span class="lineNum">    3828 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3829 </span>            : 
<span class="lineNum">    3830 </span><span class="lineNoCov">          0 : static void r100_mc_program(struct radeon_device *rdev)</span>
<span class="lineNum">    3831 </span>            : {
<span class="lineNum">    3832 </span><span class="lineNoCov">          0 :         struct r100_mc_save save;</span>
<span class="lineNum">    3833 </span>            : 
<span class="lineNum">    3834 </span>            :         /* Stops all mc clients */
<span class="lineNum">    3835 </span><span class="lineNoCov">          0 :         r100_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">    3836 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    3837 </span><span class="lineNoCov">          0 :                 WREG32(R_00014C_MC_AGP_LOCATION,</span>
<span class="lineNum">    3838 </span>            :                         S_00014C_MC_AGP_START(rdev-&gt;mc.gtt_start &gt;&gt; 16) |
<span class="lineNum">    3839 </span>            :                         S_00014C_MC_AGP_TOP(rdev-&gt;mc.gtt_end &gt;&gt; 16));
<span class="lineNum">    3840 </span><span class="lineNoCov">          0 :                 WREG32(R_000170_AGP_BASE, lower_32_bits(rdev-&gt;mc.agp_base));</span>
<span class="lineNum">    3841 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt; CHIP_RV200)</span>
<span class="lineNum">    3842 </span><span class="lineNoCov">          0 :                         WREG32(R_00015C_AGP_BASE_2,</span>
<span class="lineNum">    3843 </span>            :                                 upper_32_bits(rdev-&gt;mc.agp_base) &amp; 0xff);
<span class="lineNum">    3844 </span>            :         } else {
<span class="lineNum">    3845 </span><span class="lineNoCov">          0 :                 WREG32(R_00014C_MC_AGP_LOCATION, 0x0FFFFFFF);</span>
<span class="lineNum">    3846 </span><span class="lineNoCov">          0 :                 WREG32(R_000170_AGP_BASE, 0);</span>
<span class="lineNum">    3847 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt; CHIP_RV200)</span>
<span class="lineNum">    3848 </span><span class="lineNoCov">          0 :                         WREG32(R_00015C_AGP_BASE_2, 0);</span>
<span class="lineNum">    3849 </span>            :         }
<span class="lineNum">    3850 </span>            :         /* Wait for mc idle */
<span class="lineNum">    3851 </span><span class="lineNoCov">          0 :         if (r100_mc_wait_for_idle(rdev))</span>
<span class="lineNum">    3852 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait for MC idle timeout.\n&quot;);</span>
<span class="lineNum">    3853 </span>            :         /* Program MC, should be a 32bits limited address space */
<span class="lineNum">    3854 </span><span class="lineNoCov">          0 :         WREG32(R_000148_MC_FB_LOCATION,</span>
<span class="lineNum">    3855 </span>            :                 S_000148_MC_FB_START(rdev-&gt;mc.vram_start &gt;&gt; 16) |
<span class="lineNum">    3856 </span>            :                 S_000148_MC_FB_TOP(rdev-&gt;mc.vram_end &gt;&gt; 16));
<span class="lineNum">    3857 </span><span class="lineNoCov">          0 :         r100_mc_resume(rdev, &amp;save);</span>
<a name="3858"><span class="lineNum">    3858 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3859 </span>            : 
<span class="lineNum">    3860 </span><span class="lineNoCov">          0 : static void r100_clock_startup(struct radeon_device *rdev)</span>
<span class="lineNum">    3861 </span>            : {
<span class="lineNum">    3862 </span>            :         u32 tmp;
<span class="lineNum">    3863 </span>            : 
<span class="lineNum">    3864 </span><span class="lineNoCov">          0 :         if (radeon_dynclks != -1 &amp;&amp; radeon_dynclks)</span>
<span class="lineNum">    3865 </span><span class="lineNoCov">          0 :                 radeon_legacy_set_clock_gating(rdev, 1);</span>
<span class="lineNum">    3866 </span>            :         /* We need to force on some of the block */
<span class="lineNum">    3867 </span><span class="lineNoCov">          0 :         tmp = RREG32_PLL(R_00000D_SCLK_CNTL);</span>
<span class="lineNum">    3868 </span><span class="lineNoCov">          0 :         tmp |= S_00000D_FORCE_CP(1) | S_00000D_FORCE_VIP(1);</span>
<span class="lineNum">    3869 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_RV250) || (rdev-&gt;family == CHIP_RV280))</span>
<span class="lineNum">    3870 </span><span class="lineNoCov">          0 :                 tmp |= S_00000D_FORCE_DISP1(1) | S_00000D_FORCE_DISP2(1);</span>
<span class="lineNum">    3871 </span><span class="lineNoCov">          0 :         WREG32_PLL(R_00000D_SCLK_CNTL, tmp);</span>
<a name="3872"><span class="lineNum">    3872 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3873 </span>            : 
<span class="lineNum">    3874 </span><span class="lineNoCov">          0 : static int r100_startup(struct radeon_device *rdev)</span>
<span class="lineNum">    3875 </span>            : {
<span class="lineNum">    3876 </span>            :         int r;
<span class="lineNum">    3877 </span>            : 
<span class="lineNum">    3878 </span>            :         /* set common regs */
<span class="lineNum">    3879 </span><span class="lineNoCov">          0 :         r100_set_common_regs(rdev);</span>
<span class="lineNum">    3880 </span>            :         /* program mc */
<span class="lineNum">    3881 </span><span class="lineNoCov">          0 :         r100_mc_program(rdev);</span>
<span class="lineNum">    3882 </span>            :         /* Resume clock */
<span class="lineNum">    3883 </span><span class="lineNoCov">          0 :         r100_clock_startup(rdev);</span>
<span class="lineNum">    3884 </span>            :         /* Initialize GART (initialize after TTM so we can allocate
<span class="lineNum">    3885 </span>            :          * memory through TTM but finalize after TTM) */
<span class="lineNum">    3886 </span><span class="lineNoCov">          0 :         r100_enable_bm(rdev);</span>
<span class="lineNum">    3887 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCI) {</span>
<span class="lineNum">    3888 </span><span class="lineNoCov">          0 :                 r = r100_pci_gart_enable(rdev);</span>
<span class="lineNum">    3889 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    3890 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    3891 </span>            :         }
<span class="lineNum">    3892 </span>            : 
<span class="lineNum">    3893 </span>            :         /* allocate wb buffer */
<span class="lineNum">    3894 </span><span class="lineNoCov">          0 :         r = radeon_wb_init(rdev);</span>
<span class="lineNum">    3895 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    3896 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3897 </span>            : 
<span class="lineNum">    3898 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">    3899 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3900 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP fences (%d).\n&quot;, r);</span>
<span class="lineNum">    3901 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3902 </span>            :         }
<span class="lineNum">    3903 </span>            : 
<span class="lineNum">    3904 </span>            :         /* Enable IRQ */
<span class="lineNum">    3905 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">    3906 </span><span class="lineNoCov">          0 :                 r = radeon_irq_kms_init(rdev);</span>
<span class="lineNum">    3907 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    3908 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    3909 </span>            :         }
<span class="lineNum">    3910 </span>            : 
<span class="lineNum">    3911 </span><span class="lineNoCov">          0 :         r100_irq_set(rdev);</span>
<span class="lineNum">    3912 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r100.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL);</span>
<span class="lineNum">    3913 </span>            :         /* 1M ring buffer */
<span class="lineNum">    3914 </span><span class="lineNoCov">          0 :         r = r100_cp_init(rdev, 1024 * 1024);</span>
<span class="lineNum">    3915 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3916 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP (%d).\n&quot;, r);</span>
<span class="lineNum">    3917 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3918 </span>            :         }
<span class="lineNum">    3919 </span>            : 
<span class="lineNum">    3920 </span><span class="lineNoCov">          0 :         r = radeon_ib_pool_init(rdev);</span>
<span class="lineNum">    3921 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3922 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;IB initialization failed (%d).\n&quot;, r);</span>
<span class="lineNum">    3923 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3924 </span>            :         }
<span class="lineNum">    3925 </span>            : 
<span class="lineNum">    3926 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3927"><span class="lineNum">    3927 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3928 </span>            : 
<span class="lineNum">    3929 </span><span class="lineNoCov">          0 : int r100_resume(struct radeon_device *rdev)</span>
<span class="lineNum">    3930 </span>            : {
<span class="lineNum">    3931 </span>            :         int r;
<span class="lineNum">    3932 </span>            : 
<span class="lineNum">    3933 </span>            :         /* Make sur GART are not working */
<span class="lineNum">    3934 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCI)</span>
<span class="lineNum">    3935 </span><span class="lineNoCov">          0 :                 r100_pci_gart_disable(rdev);</span>
<span class="lineNum">    3936 </span>            :         /* Resume clock before doing reset */
<span class="lineNum">    3937 </span><span class="lineNoCov">          0 :         r100_clock_startup(rdev);</span>
<span class="lineNum">    3938 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">    3939 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">    3940 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,</span>
<span class="lineNum">    3941 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">    3942 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">    3943 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3944 </span>            :         /* post */
<span class="lineNum">    3945 </span><span class="lineNoCov">          0 :         radeon_combios_asic_init(rdev-&gt;ddev);</span>
<span class="lineNum">    3946 </span>            :         /* Resume clock after posting */
<span class="lineNum">    3947 </span><span class="lineNoCov">          0 :         r100_clock_startup(rdev);</span>
<span class="lineNum">    3948 </span>            :         /* Initialize surface registers */
<span class="lineNum">    3949 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">    3950 </span>            : 
<span class="lineNum">    3951 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">    3952 </span><span class="lineNoCov">          0 :         r = r100_startup(rdev);</span>
<span class="lineNum">    3953 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3954 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">    3955 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3956 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="3957"><span class="lineNum">    3957 </span>            : }</a>
<span class="lineNum">    3958 </span>            : 
<span class="lineNum">    3959 </span><span class="lineNoCov">          0 : int r100_suspend(struct radeon_device *rdev)</span>
<span class="lineNum">    3960 </span>            : {
<span class="lineNum">    3961 </span><span class="lineNoCov">          0 :         radeon_pm_suspend(rdev);</span>
<span class="lineNum">    3962 </span><span class="lineNoCov">          0 :         r100_cp_disable(rdev);</span>
<span class="lineNum">    3963 </span><span class="lineNoCov">          0 :         radeon_wb_disable(rdev);</span>
<span class="lineNum">    3964 </span><span class="lineNoCov">          0 :         r100_irq_disable(rdev);</span>
<span class="lineNum">    3965 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCI)</span>
<span class="lineNum">    3966 </span><span class="lineNoCov">          0 :                 r100_pci_gart_disable(rdev);</span>
<span class="lineNum">    3967 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3968"><span class="lineNum">    3968 </span>            : }</a>
<span class="lineNum">    3969 </span>            : 
<span class="lineNum">    3970 </span><span class="lineNoCov">          0 : void r100_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    3971 </span>            : {
<span class="lineNum">    3972 </span><span class="lineNoCov">          0 :         radeon_pm_fini(rdev);</span>
<span class="lineNum">    3973 </span><span class="lineNoCov">          0 :         r100_cp_fini(rdev);</span>
<span class="lineNum">    3974 </span><span class="lineNoCov">          0 :         radeon_wb_fini(rdev);</span>
<span class="lineNum">    3975 </span><span class="lineNoCov">          0 :         radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">    3976 </span><span class="lineNoCov">          0 :         radeon_gem_fini(rdev);</span>
<span class="lineNum">    3977 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCI)</span>
<span class="lineNum">    3978 </span><span class="lineNoCov">          0 :                 r100_pci_gart_fini(rdev);</span>
<span class="lineNum">    3979 </span><span class="lineNoCov">          0 :         radeon_agp_fini(rdev);</span>
<span class="lineNum">    3980 </span><span class="lineNoCov">          0 :         radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    3981 </span><span class="lineNoCov">          0 :         radeon_fence_driver_fini(rdev);</span>
<span class="lineNum">    3982 </span><span class="lineNoCov">          0 :         radeon_bo_fini(rdev);</span>
<span class="lineNum">    3983 </span><span class="lineNoCov">          0 :         radeon_atombios_fini(rdev);</span>
<span class="lineNum">    3984 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;bios);</span>
<span class="lineNum">    3985 </span><span class="lineNoCov">          0 :         rdev-&gt;bios = NULL;</span>
<span class="lineNum">    3986 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3987 </span>            : 
<span class="lineNum">    3988 </span>            : /*
<span class="lineNum">    3989 </span>            :  * Due to how kexec works, it can leave the hw fully initialised when it
<span class="lineNum">    3990 </span>            :  * boots the new kernel. However doing our init sequence with the CP and
<span class="lineNum">    3991 </span>            :  * WB stuff setup causes GPU hangs on the RN50 at least. So at startup
<span class="lineNum">    3992 </span>            :  * do some quick sanity checks and restore sane values to avoid this
<a name="3993"><span class="lineNum">    3993 </span>            :  * problem.</a>
<span class="lineNum">    3994 </span>            :  */
<span class="lineNum">    3995 </span><span class="lineNoCov">          0 : void r100_restore_sanity(struct radeon_device *rdev)</span>
<span class="lineNum">    3996 </span>            : {
<span class="lineNum">    3997 </span>            :         u32 tmp;
<span class="lineNum">    3998 </span>            : 
<span class="lineNum">    3999 </span><span class="lineNoCov">          0 :         tmp = RREG32(RADEON_CP_CSQ_CNTL);</span>
<span class="lineNum">    4000 </span><span class="lineNoCov">          0 :         if (tmp) {</span>
<span class="lineNum">    4001 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_CP_CSQ_CNTL, 0);</span>
<span class="lineNum">    4002 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4003 </span><span class="lineNoCov">          0 :         tmp = RREG32(RADEON_CP_RB_CNTL);</span>
<span class="lineNum">    4004 </span><span class="lineNoCov">          0 :         if (tmp) {</span>
<span class="lineNum">    4005 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_CP_RB_CNTL, 0);</span>
<span class="lineNum">    4006 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4007 </span><span class="lineNoCov">          0 :         tmp = RREG32(RADEON_SCRATCH_UMSK);</span>
<span class="lineNum">    4008 </span><span class="lineNoCov">          0 :         if (tmp) {</span>
<span class="lineNum">    4009 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_SCRATCH_UMSK, 0);</span>
<span class="lineNum">    4010 </span><span class="lineNoCov">          0 :         }</span>
<a name="4011"><span class="lineNum">    4011 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4012 </span>            : 
<span class="lineNum">    4013 </span><span class="lineNoCov">          0 : int r100_init(struct radeon_device *rdev)</span>
<span class="lineNum">    4014 </span>            : {
<span class="lineNum">    4015 </span>            :         int r;
<span class="lineNum">    4016 </span>            : 
<span class="lineNum">    4017 </span>            :         /* Register debugfs file specific to this group of asics */
<span class="lineNum">    4018 </span><span class="lineNoCov">          0 :         r100_debugfs(rdev);</span>
<span class="lineNum">    4019 </span>            :         /* Disable VGA */
<span class="lineNum">    4020 </span><span class="lineNoCov">          0 :         r100_vga_render_disable(rdev);</span>
<span class="lineNum">    4021 </span>            :         /* Initialize scratch registers */
<span class="lineNum">    4022 </span><span class="lineNoCov">          0 :         radeon_scratch_init(rdev);</span>
<span class="lineNum">    4023 </span>            :         /* Initialize surface registers */
<span class="lineNum">    4024 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">    4025 </span>            :         /* sanity check some register to avoid hangs like after kexec */
<span class="lineNum">    4026 </span><span class="lineNoCov">          0 :         r100_restore_sanity(rdev);</span>
<span class="lineNum">    4027 </span>            :         /* TODO: disable VGA need to use VGA request */
<span class="lineNum">    4028 </span>            :         /* BIOS*/
<span class="lineNum">    4029 </span><span class="lineNoCov">          0 :         if (!radeon_get_bios(rdev)) {</span>
<span class="lineNum">    4030 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">    4031 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    4032 </span>            :         }
<span class="lineNum">    4033 </span><span class="lineNoCov">          0 :         if (rdev-&gt;is_atom_bios) {</span>
<span class="lineNum">    4034 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Expecting combios for RS400/RS480 GPU\n&quot;);</span>
<span class="lineNum">    4035 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4036 </span>            :         } else {
<span class="lineNum">    4037 </span><span class="lineNoCov">          0 :                 r = radeon_combios_init(rdev);</span>
<span class="lineNum">    4038 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    4039 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    4040 </span>            :         }
<span class="lineNum">    4041 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">    4042 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">    4043 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev,</span>
<span class="lineNum">    4044 </span>            :                         &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,
<span class="lineNum">    4045 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">    4046 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">    4047 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4048 </span>            :         /* check if cards are posted or not */
<span class="lineNum">    4049 </span><span class="lineNoCov">          0 :         if (radeon_boot_test_post_card(rdev) == false)</span>
<span class="lineNum">    4050 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    4051 </span>            :         /* Set asic errata */
<span class="lineNum">    4052 </span><span class="lineNoCov">          0 :         r100_errata(rdev);</span>
<span class="lineNum">    4053 </span>            :         /* Initialize clocks */
<span class="lineNum">    4054 </span><span class="lineNoCov">          0 :         radeon_get_clock_info(rdev-&gt;ddev);</span>
<span class="lineNum">    4055 </span>            :         /* initialize AGP */
<span class="lineNum">    4056 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    4057 </span><span class="lineNoCov">          0 :                 r = radeon_agp_init(rdev);</span>
<span class="lineNum">    4058 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    4059 </span><span class="lineNoCov">          0 :                         radeon_agp_disable(rdev);</span>
<span class="lineNum">    4060 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    4061 </span>            :         }
<span class="lineNum">    4062 </span>            :         /* initialize VRAM */
<span class="lineNum">    4063 </span><span class="lineNoCov">          0 :         r100_mc_init(rdev);</span>
<span class="lineNum">    4064 </span>            :         /* Fence driver */
<span class="lineNum">    4065 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_init(rdev);</span>
<span class="lineNum">    4066 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    4067 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    4068 </span>            :         /* Memory manager */
<span class="lineNum">    4069 </span><span class="lineNoCov">          0 :         r = radeon_bo_init(rdev);</span>
<span class="lineNum">    4070 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    4071 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    4072 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCI) {</span>
<span class="lineNum">    4073 </span><span class="lineNoCov">          0 :                 r = r100_pci_gart_init(rdev);</span>
<span class="lineNum">    4074 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    4075 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    4076 </span>            :         }
<span class="lineNum">    4077 </span><span class="lineNoCov">          0 :         r100_set_safe_registers(rdev);</span>
<span class="lineNum">    4078 </span>            : 
<span class="lineNum">    4079 </span>            :         /* Initialize power management */
<span class="lineNum">    4080 </span><span class="lineNoCov">          0 :         radeon_pm_init(rdev);</span>
<span class="lineNum">    4081 </span>            : 
<span class="lineNum">    4082 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">    4083 </span><span class="lineNoCov">          0 :         r = r100_startup(rdev);</span>
<span class="lineNum">    4084 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    4085 </span>            :                 /* Somethings want wront with the accel init stop accel */
<span class="lineNum">    4086 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Disabling GPU acceleration\n&quot;);</span>
<span class="lineNum">    4087 </span><span class="lineNoCov">          0 :                 r100_cp_fini(rdev);</span>
<span class="lineNum">    4088 </span><span class="lineNoCov">          0 :                 radeon_wb_fini(rdev);</span>
<span class="lineNum">    4089 </span><span class="lineNoCov">          0 :                 radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">    4090 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    4091 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;flags &amp; RADEON_IS_PCI)</span>
<span class="lineNum">    4092 </span><span class="lineNoCov">          0 :                         r100_pci_gart_fini(rdev);</span>
<span class="lineNum">    4093 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">    4094 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4095 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="4096"><span class="lineNum">    4096 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4097 </span>            : 
<span class="lineNum">    4098 </span><span class="lineNoCov">          0 : uint32_t r100_mm_rreg_slow(struct radeon_device *rdev, uint32_t reg)</span>
<span class="lineNum">    4099 </span>            : {
<span class="lineNum">    4100 </span>            :         unsigned long flags;
<span class="lineNum">    4101 </span>            :         uint32_t ret;
<span class="lineNum">    4102 </span>            : 
<span class="lineNum">    4103 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;mmio_idx_lock, flags);</span>
<span class="lineNum">    4104 </span><span class="lineNoCov">          0 :         bus_space_write_4(rdev-&gt;memt, rdev-&gt;rmmio_bsh,</span>
<span class="lineNum">    4105 </span>            :             RADEON_MM_INDEX, reg);
<span class="lineNum">    4106 </span><span class="lineNoCov">          0 :         ret = bus_space_read_4(rdev-&gt;memt, rdev-&gt;rmmio_bsh,</span>
<span class="lineNum">    4107 </span>            :             RADEON_MM_DATA);
<span class="lineNum">    4108 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;mmio_idx_lock, flags);</span>
<span class="lineNum">    4109 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="4110"><span class="lineNum">    4110 </span>            : }</a>
<span class="lineNum">    4111 </span>            : 
<span class="lineNum">    4112 </span><span class="lineNoCov">          0 : void r100_mm_wreg_slow(struct radeon_device *rdev, uint32_t reg, uint32_t v)</span>
<span class="lineNum">    4113 </span>            : {
<span class="lineNum">    4114 </span>            :         unsigned long flags;
<span class="lineNum">    4115 </span>            : 
<span class="lineNum">    4116 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;mmio_idx_lock, flags);</span>
<span class="lineNum">    4117 </span><span class="lineNoCov">          0 :         bus_space_write_4(rdev-&gt;memt, rdev-&gt;rmmio_bsh,</span>
<span class="lineNum">    4118 </span>            :             RADEON_MM_INDEX, reg);
<span class="lineNum">    4119 </span><span class="lineNoCov">          0 :         bus_space_write_4(rdev-&gt;memt, rdev-&gt;rmmio_bsh,</span>
<span class="lineNum">    4120 </span>            :             RADEON_MM_DATA, v);
<span class="lineNum">    4121 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;mmio_idx_lock, flags);</span>
<a name="4122"><span class="lineNum">    4122 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4123 </span>            : 
<span class="lineNum">    4124 </span><span class="lineNoCov">          0 : u32 r100_io_rreg(struct radeon_device *rdev, u32 reg)</span>
<span class="lineNum">    4125 </span>            : {
<span class="lineNum">    4126 </span><span class="lineNoCov">          0 :         if (reg &lt; rdev-&gt;rio_mem_size)</span>
<span class="lineNum">    4127 </span><span class="lineNoCov">          0 :                 return bus_space_read_4(rdev-&gt;iot, rdev-&gt;rio_mem, reg);</span>
<span class="lineNum">    4128 </span>            :         else {
<span class="lineNum">    4129 </span><span class="lineNoCov">          0 :                 bus_space_write_4(rdev-&gt;iot, rdev-&gt;rio_mem,</span>
<span class="lineNum">    4130 </span>            :                     RADEON_MM_INDEX, reg);
<span class="lineNum">    4131 </span><span class="lineNoCov">          0 :                 return bus_space_read_4(rdev-&gt;iot, rdev-&gt;rio_mem,</span>
<span class="lineNum">    4132 </span>            :                     RADEON_MM_DATA);
<span class="lineNum">    4133 </span>            :         }
<a name="4134"><span class="lineNum">    4134 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4135 </span>            : 
<span class="lineNum">    4136 </span><span class="lineNoCov">          0 : void r100_io_wreg(struct radeon_device *rdev, u32 reg, u32 v)</span>
<span class="lineNum">    4137 </span>            : {
<span class="lineNum">    4138 </span><span class="lineNoCov">          0 :         if (reg &lt; rdev-&gt;rio_mem_size)</span>
<span class="lineNum">    4139 </span><span class="lineNoCov">          0 :                 bus_space_write_4(rdev-&gt;iot, rdev-&gt;rio_mem, reg, v);</span>
<span class="lineNum">    4140 </span>            :         else {
<span class="lineNum">    4141 </span><span class="lineNoCov">          0 :                 bus_space_write_4(rdev-&gt;iot, rdev-&gt;rio_mem,</span>
<span class="lineNum">    4142 </span>            :                     RADEON_MM_INDEX, reg);
<span class="lineNum">    4143 </span><span class="lineNoCov">          0 :                 bus_space_write_4(rdev-&gt;iot, rdev-&gt;rio_mem,</span>
<span class="lineNum">    4144 </span>            :                     RADEON_MM_DATA, v);
<span class="lineNum">    4145 </span>            :         }
<span class="lineNum">    4146 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
