/*
 * ARM Limited (ARM) is supplying this software for use with Cortex-M
 * processor based microcontroller, but can be equally used for other
 * suitable processor architectures. This file can be freely distributed.
 * Modifications to this file shall be clearly marked.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
 * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 * @file     a34m41x.h
 * @brief    CMSIS HeaderFile
 * @version  1.0
 * @date     13. November 2020
 * @note     Generated by SVDConv V3.2.66 on Friday, 13.11.2020 16:39:18
 *           from File 'a34m41x.svd',
 *           last modified on Friday, 13.11.2020 07:39:01
 */



/** @addtogroup ABOV Semiconductor Co., Ltd.
  * @{
  */


/** @addtogroup a34m41x
  * @{
  */


#ifndef A34M41X_H
#define A34M41X_H

#ifdef __cplusplus
extern "C" {
#endif


/** @addtogroup Configuration_of_CMSIS
  * @{
  */



/* =========================================================================================================================== */
/* ================                                Interrupt Number Definition                                ================ */
/* =========================================================================================================================== */

/* ================                           Processor and Core Peripheral Section                           ================ */
/* =========================================================================================================================== */

/* ===========================  Configuration of the ARM Cortex-M4 Processor and Core Peripherals  =========================== */
#define __CM4_REV                 0x0001U       /*!< CM4 Core Revision                                                         */
#define __NVIC_PRIO_BITS               4        /*!< Number of Bits used for Priority Levels                                   */
#define __Vendor_SysTickConfig         0        /*!< Set to 1 if different SysTick Config is used                              */
#define __MPU_PRESENT                  1        /*!< MPU present or not                                                        */
#define __FPU_PRESENT                  1        /*!< FPU present or not                                                        */


/** @} */ /* End of group Configuration_of_CMSIS */

#include "core_cm4.h"                           /*!< ARM Cortex-M4 processor and core peripherals                              */
//#include "a34m41x_system.h"                     /*!< a34m41x System                                                            */

#ifndef __IM                                    /*!< Fallback for older CMSIS versions                                         */
  #define __IM   __I
#endif
#ifndef __OM                                    /*!< Fallback for older CMSIS versions                                         */
  #define __OM   __O
#endif
#ifndef __IOM                                   /*!< Fallback for older CMSIS versions                                         */
  #define __IOM  __IO
#endif


/* ========================================  Start of section using anonymous unions  ======================================== */
#if defined (__CC_ARM)
  #pragma push
  #pragma anon_unions
#elif defined (__ICCARM__)
  #pragma language=extended
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  #pragma clang diagnostic push
  #pragma clang diagnostic ignored "-Wc11-extensions"
  #pragma clang diagnostic ignored "-Wreserved-id-macro"
  #pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
  #pragma clang diagnostic ignored "-Wnested-anon-types"
#elif defined (__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined (__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning 586
#elif defined (__CSMC__)
  /* anonymous unions are enabled by default */
#else
  #warning Not supported compiler type
#endif


/* =========================================================================================================================== */
/* ================                            Device Specific Peripheral Section                             ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                            PA                                             ================ */
/* =========================================================================================================================== */


/**
  * @brief General Port (PA)
  */

typedef struct {                                /*!< (@ 0x40001000) PA Structure                                               */
  __IOM uint32_t  MR1;                          /*!< (@ 0x00000000) Port n MUX1 Selection Register                             */
  __IOM uint32_t  MR2;                          /*!< (@ 0x00000004) Port n MUX2 Selection Register                             */
  __IOM uint32_t  CR;                           /*!< (@ 0x00000008) Port n Type Selection Register                             */
  __IOM uint32_t  PRCR;                         /*!< (@ 0x0000000C) Port n Pull-up/down Selection Register                     */
  __IOM uint32_t  DER;                          /*!< (@ 0x00000010) Port n Debounce Enable Register                            */
  __IOM uint32_t  STR;                          /*!< (@ 0x00000014) Port n Strength Selection Register                         */
  __IM  uint32_t  RESERVED[2];
  __IOM uint32_t  IER;                          /*!< (@ 0x00000020) Port n Interrupt Enable Register                           */
  __IOM uint32_t  ISR;                          /*!< (@ 0x00000024) Port n Interrupt Status Register                           */
  __IOM uint32_t  ICR;                          /*!< (@ 0x00000028) Port n Interrupt Control Register                          */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  ODR;                          /*!< (@ 0x00000030) Port n Output Data Register                                */
  __IM  uint32_t  IDR;                          /*!< (@ 0x00000034) Port n Input Data Register                                 */
  __OM  uint32_t  PSR;                          /*!< (@ 0x00000038) Port n Bit Set Register                                    */
  __OM  uint32_t  PCR;                          /*!< (@ 0x0000003C) Port n Bit Clear Register                                  */
} PCU_Type;                                     /*!< Size = 64 (0x40)                                                          */



/* =========================================================================================================================== */
/* ================                                          PORTEN                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief General Port Access Enable (PORTEN)
  */

typedef struct {                                /*!< (@ 0x40001FF0) PORTEN Structure                                           */
  __OM  uint32_t  EN;                           /*!< (@ 0x00000000) Port Access Enable Register                                */
} PORTEN_Type;                                  /*!< Size = 4 (0x4)                                                            */



/** @} */ /* End of group Device_Peripheral_peripherals */


/* =========================================================================================================================== */
/* ================                          Device Specific Peripheral Address Map                           ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripheralAddr
  * @{
  */

#define CHIPCONFIG_BASE             0x4000F000UL
#define SCU_BASE                    0x40000000UL
#define PA_BASE                     0x40001000UL
#define PB_BASE                     0x40001100UL
#define PC_BASE                     0x40001200UL
#define PD_BASE                     0x40001300UL
#define PE_BASE                     0x40001400UL
#define PF_BASE                     0x40001500UL
#define PG_BASE                     0x40001600UL
#define PORTEN_BASE                 0x40001FF0UL
#define CFMC_BASE                   0x41000000UL
#define DFMC_BASE                   0x41001000UL
#define DMA0_BASE                   0x40000400UL
#define DMA1_BASE                   0x40000410UL
#define DMA2_BASE                   0x40000420UL
#define DMA3_BASE                   0x40000430UL
#define DMA4_BASE                   0x40000440UL
#define DMA5_BASE                   0x40000450UL
#define DMA6_BASE                   0x40000460UL
#define DMA7_BASE                   0x40000470UL
#define DMA8_BASE                   0x40000480UL
#define DMA9_BASE                   0x40000490UL
#define DMA10_BASE                  0x400004A0UL
#define DMA11_BASE                  0x400004B0UL
#define DMA12_BASE                  0x400004C0UL
#define DMA13_BASE                  0x400004D0UL
#define DMA14_BASE                  0x400004E0UL
#define DMA15_BASE                  0x400004F0UL
#define WDT_BASE                    0x40000200UL
#define TIMER0_BASE                 0x40003000UL
#define TIMER1_BASE                 0x40003040UL
#define TIMER2_BASE                 0x40003080UL
#define TIMER3_BASE                 0x400030C0UL
#define TIMER4_BASE                 0x40003100UL
#define TIMER5_BASE                 0x40003140UL
#define TIMER6_BASE                 0x40003180UL
#define TIMER7_BASE                 0x400031C0UL
#define TIMER8_BASE                 0x40003200UL
#define TIMER9_BASE                 0x40003240UL
#define FRT0_BASE                   0x40000600UL
#define FRT1_BASE                   0x40000700UL
#define UART0_BASE                  0x40008000UL
#define UART1_BASE                  0x40008100UL
#define UART2_BASE                  0x40008200UL
#define UART3_BASE                  0x40008300UL
#define UART4_BASE                  0x40008400UL
#define UART5_BASE                  0x40008500UL
#define SPI0_BASE                   0x40009000UL
#define SPI1_BASE                   0x40009100UL
#define SPI2_BASE                   0x40009200UL
#define I2C0_BASE                   0x4000A000UL
#define I2C1_BASE                   0x4000A100UL
#define CAN_BASE                    0x40007000UL
#define MPWM0_BASE                  0x40004000UL
#define MPWM1_BASE                  0x40005000UL
#define QEI0_BASE                   0x4000B400UL
#define QEI1_BASE                   0x4000B500UL
#define ADC0_BASE                   0x4000B000UL
#define ADC1_BASE                   0x4000B100UL
#define ADC2_BASE                   0x4000B200UL
#define PGA0_BASE                   0x4000B300UL
#define PGA1_BASE                   0x4000B304UL
#define PGA2_BASE                   0x4000B308UL
#define COMP0_BASE                  0x4000B380UL
#define COMP1_BASE                  0x4000B38CUL
#define COMP2_BASE                  0x4000B398UL
#define COMP3_BASE                  0x4000B3A4UL
#define AES128_BASE                 0x40000500UL
#define RNG_BASE                    0x40000A00UL
#define CRC_BASE                    0x41002000UL

/** @} */ /* End of group Device_Peripheral_peripheralAddr */


/* =========================================================================================================================== */
/* ================                                  Peripheral declaration                                   ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_declaration
  * @{
  */

#define CHIPCONFIG                  ((CHIPCONFIG_Type*)        CHIPCONFIG_BASE)
#define SCU                         ((SCU_Type*)               SCU_BASE)
#define PA                          ((PCU_Type*)               PA_BASE)
#define PB                          ((PCU_Type*)               PB_BASE)
#define PC                          ((PCU_Type*)               PC_BASE)
#define PD                          ((PCU_Type*)               PD_BASE)
#define PE                          ((PCU_Type*)               PE_BASE)
#define PF                          ((PCU_Type*)               PF_BASE)
#define PG                          ((PCU_Type*)               PG_BASE)
//#define PORTEN                      ((PORTEN_Type*)            PORTEN_BASE)
#define CFMC                        ((CFMC_Type*)              CFMC_BASE)
#define DFMC                        ((DFMC_Type*)              DFMC_BASE)
#define DMA0                        ((DMA_Type*)               DMA0_BASE)
#define DMA1                        ((DMA_Type*)               DMA1_BASE)
#define DMA2                        ((DMA_Type*)               DMA2_BASE)
#define DMA3                        ((DMA_Type*)               DMA3_BASE)
#define DMA4                        ((DMA_Type*)               DMA4_BASE)
#define DMA5                        ((DMA_Type*)               DMA5_BASE)
#define DMA6                        ((DMA_Type*)               DMA6_BASE)
#define DMA7                        ((DMA_Type*)               DMA7_BASE)
#define DMA8                        ((DMA_Type*)               DMA8_BASE)
#define DMA9                        ((DMA_Type*)               DMA9_BASE)
#define DMA10                       ((DMA_Type*)               DMA10_BASE)
#define DMA11                       ((DMA_Type*)               DMA11_BASE)
#define DMA12                       ((DMA_Type*)               DMA12_BASE)
#define DMA13                       ((DMA_Type*)               DMA13_BASE)
#define DMA14                       ((DMA_Type*)               DMA14_BASE)
#define DMA15                       ((DMA_Type*)               DMA15_BASE)
#define WDT                         ((WDT_Type*)               WDT_BASE)
/*
*/
#define FRT0                        ((FRT_Type*)               FRT0_BASE)
#define FRT1                        ((FRT_Type*)               FRT1_BASE)
//#define UART0                       ((UART_Type*)              UART0_BASE)
//#define UART1                       ((UART_Type*)              UART1_BASE)
//#define UART2                       ((UART_Type*)              UART2_BASE)
//#define UART3                       ((UART_Type*)              UART3_BASE)
//#define UART4                       ((UART_Type*)              UART4_BASE)
//#define UART5                       ((UART_Type*)              UART5_BASE)
//#define SPI0                        ((SPI_Type*)               SPI0_BASE)
//#define SPI1                        ((SPI_Type*)               SPI1_BASE)
//#define SPI2                        ((SPI_Type*)               SPI2_BASE)
//#define I2C0                        ((I2C_Type*)               I2C0_BASE)
//#define I2C1                        ((I2C_Type*)               I2C1_BASE)
#define CAN                         ((CAN_Type*)               CAN_BASE)
//#define MPWM0                       ((MPWM_Type*)              MPWM0_BASE)
//#define MPWM1                       ((MPWM_Type*)              MPWM1_BASE)
#define QEI0                        ((QEI_Type*)               QEI0_BASE)
#define QEI1                        ((QEI_Type*)               QEI1_BASE)
//#define ADC0                        ((ADC_Type*)               ADC0_BASE)
//#define ADC1                        ((ADC_Type*)               ADC1_BASE)
//#define ADC2                        ((ADC_Type*)               ADC2_BASE)
#define PGA0                        ((PGA_Type*)               PGA0_BASE)
#define PGA1                        ((PGA_Type*)               PGA1_BASE)
#define PGA2                        ((PGA_Type*)               PGA2_BASE)
#define COMP0                       ((COMP_Type*)              COMP0_BASE)
#define COMP1                       ((COMP_Type*)              COMP1_BASE)
#define COMP2                       ((COMP_Type*)              COMP2_BASE)
#define COMP3                       ((COMP_Type*)              COMP3_BASE)
#define AES128                      ((AES128_Type*)            AES128_BASE)
#define RNG                         ((RNG_Type*)               RNG_BASE)
#define CRC                         ((CRC_Type*)               CRC_BASE)

/** @} */ /* End of group Device_Peripheral_declaration */


/* =========================================  End of section using anonymous unions  ========================================= */
#if defined (__CC_ARM)
  #pragma pop
#elif defined (__ICCARM__)
  /* leave anonymous unions enabled */
#elif (__ARMCC_VERSION >= 6010050)
  #pragma clang diagnostic pop
#elif defined (__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined (__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning restore
#elif defined (__CSMC__)
  /* anonymous unions are enabled by default */
#endif


/* =========================================================================================================================== */
/* ================                                Pos/Mask Peripheral Section                                ================ */
/* =========================================================================================================================== */


/** @addtogroup PosMask_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                        CHIPCONFIG                                         ================ */
/* =========================================================================================================================== */

/* =======================================================  VENDORID  ======================================================== */
/* ========================================================  CHIPID  ========================================================= */
/* =========================================================  REVNR  ========================================================= */


/* =========================================================================================================================== */
/* ================                                            SCU                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  SMR  ========================================================== */
#define SCU_SMR_LSEAON_Pos                (13UL)                    /*!< SCU SMR: LSEAON (Bit 13)                              */
#define SCU_SMR_LSEAON_Msk                (0x2000UL)                /*!< SCU SMR: LSEAON (Bitfield-Mask: 0x01)                 */
#define SCU_SMR_HSEAON_Pos                (12UL)                    /*!< SCU SMR: HSEAON (Bit 12)                              */
#define SCU_SMR_HSEAON_Msk                (0x1000UL)                /*!< SCU SMR: HSEAON (Bitfield-Mask: 0x01)                 */
#define SCU_SMR_PLLAON_Pos                (11UL)                    /*!< SCU SMR: PLLAON (Bit 11)                              */
#define SCU_SMR_PLLAON_Msk                (0x800UL)                 /*!< SCU SMR: PLLAON (Bitfield-Mask: 0x01)                 */
#define SCU_SMR_HSIAON_Pos                (10UL)                    /*!< SCU SMR: HSIAON (Bit 10)                              */
#define SCU_SMR_HSIAON_Msk                (0x400UL)                 /*!< SCU SMR: HSIAON (Bitfield-Mask: 0x01)                 */
#define SCU_SMR_LSIAON_Pos                (9UL)                     /*!< SCU SMR: LSIAON (Bit 9)                               */
#define SCU_SMR_LSIAON_Msk                (0x200UL)                 /*!< SCU SMR: LSIAON (Bitfield-Mask: 0x01)                 */
#define SCU_SMR_VDCAON_Pos                (8UL)                     /*!< SCU SMR: VDCAON (Bit 8)                               */
#define SCU_SMR_VDCAON_Msk                (0x100UL)                 /*!< SCU SMR: VDCAON (Bitfield-Mask: 0x01)                 */
#define SCU_SMR_PREVMODE_Pos              (4UL)                     /*!< SCU SMR: PREVMODE (Bit 4)                             */
#define SCU_SMR_PREVMODE_Msk              (0x30UL)                  /*!< SCU SMR: PREVMODE (Bitfield-Mask: 0x03)               */
/* =========================================================  SRCR  ========================================================== */
#define SCU_SRCR_STBYO_Pos                (4UL)                     /*!< SCU SRCR: STBYO (Bit 4)                               */
#define SCU_SRCR_STBYO_Msk                (0x10UL)                  /*!< SCU SRCR: STBYO (Bitfield-Mask: 0x01)                 */
#define SCU_SRCR_SWRST_Pos                (0UL)                     /*!< SCU SRCR: SWRST (Bit 0)                               */
#define SCU_SRCR_SWRST_Msk                (0x1UL)                   /*!< SCU SRCR: SWRST (Bitfield-Mask: 0x01)                 */
/* =========================================================  WUER  ========================================================== */
#define SCU_WUER_GPIOGWUE_Pos             (14UL)                    /*!< SCU WUER: GPIOGWUE (Bit 14)                           */
#define SCU_WUER_GPIOGWUE_Msk             (0x4000UL)                /*!< SCU WUER: GPIOGWUE (Bitfield-Mask: 0x01)              */
#define SCU_WUER_GPIOFWUE_Pos             (13UL)                    /*!< SCU WUER: GPIOFWUE (Bit 13)                           */
#define SCU_WUER_GPIOFWUE_Msk             (0x2000UL)                /*!< SCU WUER: GPIOFWUE (Bitfield-Mask: 0x01)              */
#define SCU_WUER_GPIOEWUE_Pos             (12UL)                    /*!< SCU WUER: GPIOEWUE (Bit 12)                           */
#define SCU_WUER_GPIOEWUE_Msk             (0x1000UL)                /*!< SCU WUER: GPIOEWUE (Bitfield-Mask: 0x01)              */
#define SCU_WUER_GPIODWUE_Pos             (11UL)                    /*!< SCU WUER: GPIODWUE (Bit 11)                           */
#define SCU_WUER_GPIODWUE_Msk             (0x800UL)                 /*!< SCU WUER: GPIODWUE (Bitfield-Mask: 0x01)              */
#define SCU_WUER_GPIOCWUE_Pos             (10UL)                    /*!< SCU WUER: GPIOCWUE (Bit 10)                           */
#define SCU_WUER_GPIOCWUE_Msk             (0x400UL)                 /*!< SCU WUER: GPIOCWUE (Bitfield-Mask: 0x01)              */
#define SCU_WUER_GPIOBWUE_Pos             (9UL)                     /*!< SCU WUER: GPIOBWUE (Bit 9)                            */
#define SCU_WUER_GPIOBWUE_Msk             (0x200UL)                 /*!< SCU WUER: GPIOBWUE (Bitfield-Mask: 0x01)              */
#define SCU_WUER_GPIOAWUE_Pos             (8UL)                     /*!< SCU WUER: GPIOAWUE (Bit 8)                            */
#define SCU_WUER_GPIOAWUE_Msk             (0x100UL)                 /*!< SCU WUER: GPIOAWUE (Bitfield-Mask: 0x01)              */
#define SCU_WUER_FRT1WUE_Pos              (3UL)                     /*!< SCU WUER: FRT1WUE (Bit 3)                             */
#define SCU_WUER_FRT1WUE_Msk              (0x8UL)                   /*!< SCU WUER: FRT1WUE (Bitfield-Mask: 0x01)               */
#define SCU_WUER_FRT0WUE_Pos              (2UL)                     /*!< SCU WUER: FRT0WUE (Bit 2)                             */
#define SCU_WUER_FRT0WUE_Msk              (0x4UL)                   /*!< SCU WUER: FRT0WUE (Bitfield-Mask: 0x01)               */
#define SCU_WUER_WDTWUE_Pos               (1UL)                     /*!< SCU WUER: WDTWUE (Bit 1)                              */
#define SCU_WUER_WDTWUE_Msk               (0x2UL)                   /*!< SCU WUER: WDTWUE (Bitfield-Mask: 0x01)                */
#define SCU_WUER_LVDWUE_Pos               (0UL)                     /*!< SCU WUER: LVDWUE (Bit 0)                              */
#define SCU_WUER_LVDWUE_Msk               (0x1UL)                   /*!< SCU WUER: LVDWUE (Bitfield-Mask: 0x01)                */
/* =========================================================  WUSR  ========================================================== */
#define SCU_WUSR_GPIOGWU_Pos              (14UL)                    /*!< SCU WUSR: GPIOGWU (Bit 14)                            */
#define SCU_WUSR_GPIOGWU_Msk              (0x4000UL)                /*!< SCU WUSR: GPIOGWU (Bitfield-Mask: 0x01)               */
#define SCU_WUSR_GPIOFWU_Pos              (13UL)                    /*!< SCU WUSR: GPIOFWU (Bit 13)                            */
#define SCU_WUSR_GPIOFWU_Msk              (0x2000UL)                /*!< SCU WUSR: GPIOFWU (Bitfield-Mask: 0x01)               */
#define SCU_WUSR_GPIOEWU_Pos              (12UL)                    /*!< SCU WUSR: GPIOEWU (Bit 12)                            */
#define SCU_WUSR_GPIOEWU_Msk              (0x1000UL)                /*!< SCU WUSR: GPIOEWU (Bitfield-Mask: 0x01)               */
#define SCU_WUSR_GPIODWU_Pos              (11UL)                    /*!< SCU WUSR: GPIODWU (Bit 11)                            */
#define SCU_WUSR_GPIODWU_Msk              (0x800UL)                 /*!< SCU WUSR: GPIODWU (Bitfield-Mask: 0x01)               */
#define SCU_WUSR_GPIOCWU_Pos              (10UL)                    /*!< SCU WUSR: GPIOCWU (Bit 10)                            */
#define SCU_WUSR_GPIOCWU_Msk              (0x400UL)                 /*!< SCU WUSR: GPIOCWU (Bitfield-Mask: 0x01)               */
#define SCU_WUSR_GPIOBWU_Pos              (9UL)                     /*!< SCU WUSR: GPIOBWU (Bit 9)                             */
#define SCU_WUSR_GPIOBWU_Msk              (0x200UL)                 /*!< SCU WUSR: GPIOBWU (Bitfield-Mask: 0x01)               */
#define SCU_WUSR_GPIOAWU_Pos              (8UL)                     /*!< SCU WUSR: GPIOAWU (Bit 8)                             */
#define SCU_WUSR_GPIOAWU_Msk              (0x100UL)                 /*!< SCU WUSR: GPIOAWU (Bitfield-Mask: 0x01)               */
#define SCU_WUSR_FRT1WU_Pos               (3UL)                     /*!< SCU WUSR: FRT1WU (Bit 3)                              */
#define SCU_WUSR_FRT1WU_Msk               (0x8UL)                   /*!< SCU WUSR: FRT1WU (Bitfield-Mask: 0x01)                */
#define SCU_WUSR_FRT0WU_Pos               (2UL)                     /*!< SCU WUSR: FRT0WU (Bit 2)                              */
#define SCU_WUSR_FRT0WU_Msk               (0x4UL)                   /*!< SCU WUSR: FRT0WU (Bitfield-Mask: 0x01)                */
#define SCU_WUSR_WDTWU_Pos                (1UL)                     /*!< SCU WUSR: WDTWU (Bit 1)                               */
#define SCU_WUSR_WDTWU_Msk                (0x2UL)                   /*!< SCU WUSR: WDTWU (Bitfield-Mask: 0x01)                 */
#define SCU_WUSR_LVDWU_Pos                (0UL)                     /*!< SCU WUSR: LVDWU (Bit 0)                               */
#define SCU_WUSR_LVDWU_Msk                (0x1UL)                   /*!< SCU WUSR: LVDWU (Bitfield-Mask: 0x01)                 */
/* =========================================================  RSER  ========================================================== */
#define SCU_RSER_LOCKUPRST_Pos            (9UL)                     /*!< SCU RSER: LOCKUPRST (Bit 9)                           */
#define SCU_RSER_LOCKUPRST_Msk            (0x200UL)                 /*!< SCU RSER: LOCKUPRST (Bitfield-Mask: 0x01)             */
#define SCU_RSER_PINRST_Pos               (7UL)                     /*!< SCU RSER: PINRST (Bit 7)                              */
#define SCU_RSER_PINRST_Msk               (0x80UL)                  /*!< SCU RSER: PINRST (Bitfield-Mask: 0x01)                */
#define SCU_RSER_CPURST_Pos               (6UL)                     /*!< SCU RSER: CPURST (Bit 6)                              */
#define SCU_RSER_CPURST_Msk               (0x40UL)                  /*!< SCU RSER: CPURST (Bitfield-Mask: 0x01)                */
#define SCU_RSER_SWRST_Pos                (5UL)                     /*!< SCU RSER: SWRST (Bit 5)                               */
#define SCU_RSER_SWRST_Msk                (0x20UL)                  /*!< SCU RSER: SWRST (Bitfield-Mask: 0x01)                 */
#define SCU_RSER_WDTRST_Pos               (4UL)                     /*!< SCU RSER: WDTRST (Bit 4)                              */
#define SCU_RSER_WDTRST_Msk               (0x10UL)                  /*!< SCU RSER: WDTRST (Bitfield-Mask: 0x01)                */
#define SCU_RSER_MCKFRST_Pos              (3UL)                     /*!< SCU RSER: MCKFRST (Bit 3)                             */
#define SCU_RSER_MCKFRST_Msk              (0x8UL)                   /*!< SCU RSER: MCKFRST (Bitfield-Mask: 0x01)               */
#define SCU_RSER_LSEFRST_Pos              (2UL)                     /*!< SCU RSER: LSEFRST (Bit 2)                             */
#define SCU_RSER_LSEFRST_Msk              (0x4UL)                   /*!< SCU RSER: LSEFRST (Bitfield-Mask: 0x01)               */
#define SCU_RSER_HSEFRST_Pos              (1UL)                     /*!< SCU RSER: HSEFRST (Bit 1)                             */
#define SCU_RSER_HSEFRST_Msk              (0x2UL)                   /*!< SCU RSER: HSEFRST (Bitfield-Mask: 0x01)               */
#define SCU_RSER_LVDRST_Pos               (0UL)                     /*!< SCU RSER: LVDRST (Bit 0)                              */
#define SCU_RSER_LVDRST_Msk               (0x1UL)                   /*!< SCU RSER: LVDRST (Bitfield-Mask: 0x01)                */
/* =========================================================  RSSR  ========================================================== */
#define SCU_RSSR_LOCKUPRST_Pos            (9UL)                     /*!< SCU RSSR: LOCKUPRST (Bit 9)                           */
#define SCU_RSSR_LOCKUPRST_Msk            (0x200UL)                 /*!< SCU RSSR: LOCKUPRST (Bitfield-Mask: 0x01)             */
#define SCU_RSSR_PORST_Pos                (8UL)                     /*!< SCU RSSR: PORST (Bit 8)                               */
#define SCU_RSSR_PORST_Msk                (0x100UL)                 /*!< SCU RSSR: PORST (Bitfield-Mask: 0x01)                 */
#define SCU_RSSR_PINRST_Pos               (7UL)                     /*!< SCU RSSR: PINRST (Bit 7)                              */
#define SCU_RSSR_PINRST_Msk               (0x80UL)                  /*!< SCU RSSR: PINRST (Bitfield-Mask: 0x01)                */
#define SCU_RSSR_CPURST_Pos               (6UL)                     /*!< SCU RSSR: CPURST (Bit 6)                              */
#define SCU_RSSR_CPURST_Msk               (0x40UL)                  /*!< SCU RSSR: CPURST (Bitfield-Mask: 0x01)                */
#define SCU_RSSR_SWRST_Pos                (5UL)                     /*!< SCU RSSR: SWRST (Bit 5)                               */
#define SCU_RSSR_SWRST_Msk                (0x20UL)                  /*!< SCU RSSR: SWRST (Bitfield-Mask: 0x01)                 */
#define SCU_RSSR_WDTRST_Pos               (4UL)                     /*!< SCU RSSR: WDTRST (Bit 4)                              */
#define SCU_RSSR_WDTRST_Msk               (0x10UL)                  /*!< SCU RSSR: WDTRST (Bitfield-Mask: 0x01)                */
#define SCU_RSSR_MCKFRST_Pos              (3UL)                     /*!< SCU RSSR: MCKFRST (Bit 3)                             */
#define SCU_RSSR_MCKFRST_Msk              (0x8UL)                   /*!< SCU RSSR: MCKFRST (Bitfield-Mask: 0x01)               */
#define SCU_RSSR_LSEFRST_Pos              (2UL)                     /*!< SCU RSSR: LSEFRST (Bit 2)                             */
#define SCU_RSSR_LSEFRST_Msk              (0x4UL)                   /*!< SCU RSSR: LSEFRST (Bitfield-Mask: 0x01)               */
#define SCU_RSSR_HSEFRST_Pos              (1UL)                     /*!< SCU RSSR: HSEFRST (Bit 1)                             */
#define SCU_RSSR_HSEFRST_Msk              (0x2UL)                   /*!< SCU RSSR: HSEFRST (Bitfield-Mask: 0x01)               */
#define SCU_RSSR_LVDRST_Pos               (0UL)                     /*!< SCU RSSR: LVDRST (Bit 0)                              */
#define SCU_RSSR_LVDRST_Msk               (0x1UL)                   /*!< SCU RSSR: LVDRST (Bitfield-Mask: 0x01)                */
/* =========================================================  PRER1  ========================================================= */
#define SCU_PRER1_QEI1_Pos                (29UL)                    /*!< SCU PRER1: QEI1 (Bit 29)                              */
#define SCU_PRER1_QEI1_Msk                (0x20000000UL)            /*!< SCU PRER1: QEI1 (Bitfield-Mask: 0x01)                 */
#define SCU_PRER1_QEI0_Pos                (28UL)                    /*!< SCU PRER1: QEI0 (Bit 28)                              */
#define SCU_PRER1_QEI0_Msk                (0x10000000UL)            /*!< SCU PRER1: QEI0 (Bitfield-Mask: 0x01)                 */
#define SCU_PRER1_TIMER9_Pos              (25UL)                    /*!< SCU PRER1: TIMER9 (Bit 25)                            */
#define SCU_PRER1_TIMER9_Msk              (0x2000000UL)             /*!< SCU PRER1: TIMER9 (Bitfield-Mask: 0x01)               */
#define SCU_PRER1_TIMER8_Pos              (24UL)                    /*!< SCU PRER1: TIMER8 (Bit 24)                            */
#define SCU_PRER1_TIMER8_Msk              (0x1000000UL)             /*!< SCU PRER1: TIMER8 (Bitfield-Mask: 0x01)               */
#define SCU_PRER1_TIMER7_Pos              (23UL)                    /*!< SCU PRER1: TIMER7 (Bit 23)                            */
#define SCU_PRER1_TIMER7_Msk              (0x800000UL)              /*!< SCU PRER1: TIMER7 (Bitfield-Mask: 0x01)               */
#define SCU_PRER1_TIMER6_Pos              (22UL)                    /*!< SCU PRER1: TIMER6 (Bit 22)                            */
#define SCU_PRER1_TIMER6_Msk              (0x400000UL)              /*!< SCU PRER1: TIMER6 (Bitfield-Mask: 0x01)               */
#define SCU_PRER1_TIMER5_Pos              (21UL)                    /*!< SCU PRER1: TIMER5 (Bit 21)                            */
#define SCU_PRER1_TIMER5_Msk              (0x200000UL)              /*!< SCU PRER1: TIMER5 (Bitfield-Mask: 0x01)               */
#define SCU_PRER1_TIMER4_Pos              (20UL)                    /*!< SCU PRER1: TIMER4 (Bit 20)                            */
#define SCU_PRER1_TIMER4_Msk              (0x100000UL)              /*!< SCU PRER1: TIMER4 (Bitfield-Mask: 0x01)               */
#define SCU_PRER1_TIMER3_Pos              (19UL)                    /*!< SCU PRER1: TIMER3 (Bit 19)                            */
#define SCU_PRER1_TIMER3_Msk              (0x80000UL)               /*!< SCU PRER1: TIMER3 (Bitfield-Mask: 0x01)               */
#define SCU_PRER1_TIMER2_Pos              (18UL)                    /*!< SCU PRER1: TIMER2 (Bit 18)                            */
#define SCU_PRER1_TIMER2_Msk              (0x40000UL)               /*!< SCU PRER1: TIMER2 (Bitfield-Mask: 0x01)               */
#define SCU_PRER1_TIMER1_Pos              (17UL)                    /*!< SCU PRER1: TIMER1 (Bit 17)                            */
#define SCU_PRER1_TIMER1_Msk              (0x20000UL)               /*!< SCU PRER1: TIMER1 (Bitfield-Mask: 0x01)               */
#define SCU_PRER1_TIMER0_Pos              (16UL)                    /*!< SCU PRER1: TIMER0 (Bit 16)                            */
#define SCU_PRER1_TIMER0_Msk              (0x10000UL)               /*!< SCU PRER1: TIMER0 (Bitfield-Mask: 0x01)               */
#define SCU_PRER1_GPIOG_Pos               (14UL)                    /*!< SCU PRER1: GPIOG (Bit 14)                             */
#define SCU_PRER1_GPIOG_Msk               (0x4000UL)                /*!< SCU PRER1: GPIOG (Bitfield-Mask: 0x01)                */
#define SCU_PRER1_GPIOF_Pos               (13UL)                    /*!< SCU PRER1: GPIOF (Bit 13)                             */
#define SCU_PRER1_GPIOF_Msk               (0x2000UL)                /*!< SCU PRER1: GPIOF (Bitfield-Mask: 0x01)                */
#define SCU_PRER1_GPIOE_Pos               (12UL)                    /*!< SCU PRER1: GPIOE (Bit 12)                             */
#define SCU_PRER1_GPIOE_Msk               (0x1000UL)                /*!< SCU PRER1: GPIOE (Bitfield-Mask: 0x01)                */
#define SCU_PRER1_GPIOD_Pos               (11UL)                    /*!< SCU PRER1: GPIOD (Bit 11)                             */
#define SCU_PRER1_GPIOD_Msk               (0x800UL)                 /*!< SCU PRER1: GPIOD (Bitfield-Mask: 0x01)                */
#define SCU_PRER1_GPIOC_Pos               (10UL)                    /*!< SCU PRER1: GPIOC (Bit 10)                             */
#define SCU_PRER1_GPIOC_Msk               (0x400UL)                 /*!< SCU PRER1: GPIOC (Bitfield-Mask: 0x01)                */
#define SCU_PRER1_GPIOB_Pos               (9UL)                     /*!< SCU PRER1: GPIOB (Bit 9)                              */
#define SCU_PRER1_GPIOB_Msk               (0x200UL)                 /*!< SCU PRER1: GPIOB (Bitfield-Mask: 0x01)                */
#define SCU_PRER1_GPIOA_Pos               (8UL)                     /*!< SCU PRER1: GPIOA (Bit 8)                              */
#define SCU_PRER1_GPIOA_Msk               (0x100UL)                 /*!< SCU PRER1: GPIOA (Bitfield-Mask: 0x01)                */
#define SCU_PRER1_FRT1_Pos                (7UL)                     /*!< SCU PRER1: FRT1 (Bit 7)                               */
#define SCU_PRER1_FRT1_Msk                (0x80UL)                  /*!< SCU PRER1: FRT1 (Bitfield-Mask: 0x01)                 */
#define SCU_PRER1_FRT0_Pos                (6UL)                     /*!< SCU PRER1: FRT0 (Bit 6)                               */
#define SCU_PRER1_FRT0_Msk                (0x40UL)                  /*!< SCU PRER1: FRT0 (Bitfield-Mask: 0x01)                 */
#define SCU_PRER1_DMA_Pos                 (4UL)                     /*!< SCU PRER1: DMA (Bit 4)                                */
#define SCU_PRER1_DMA_Msk                 (0x10UL)                  /*!< SCU PRER1: DMA (Bitfield-Mask: 0x01)                  */
/* =========================================================  PRER2  ========================================================= */
#define SCU_PRER2_RNG_Pos                 (31UL)                    /*!< SCU PRER2: RNG (Bit 31)                               */
#define SCU_PRER2_RNG_Msk                 (0x80000000UL)            /*!< SCU PRER2: RNG (Bitfield-Mask: 0x01)                  */
#define SCU_PRER2_AES_Pos                 (30UL)                    /*!< SCU PRER2: AES (Bit 30)                               */
#define SCU_PRER2_AES_Msk                 (0x40000000UL)            /*!< SCU PRER2: AES (Bitfield-Mask: 0x01)                  */
#define SCU_PRER2_CRC_Pos                 (29UL)                    /*!< SCU PRER2: CRC (Bit 29)                               */
#define SCU_PRER2_CRC_Msk                 (0x20000000UL)            /*!< SCU PRER2: CRC (Bitfield-Mask: 0x01)                  */
#define SCU_PRER2_COMPARATOR_Pos          (28UL)                    /*!< SCU PRER2: COMPARATOR (Bit 28)                        */
#define SCU_PRER2_COMPARATOR_Msk          (0x10000000UL)            /*!< SCU PRER2: COMPARATOR (Bitfield-Mask: 0x01)           */
#define SCU_PRER2_CAN_Pos                 (26UL)                    /*!< SCU PRER2: CAN (Bit 26)                               */
#define SCU_PRER2_CAN_Msk                 (0x4000000UL)             /*!< SCU PRER2: CAN (Bitfield-Mask: 0x01)                  */
#define SCU_PRER2_PGA_Pos                 (24UL)                    /*!< SCU PRER2: PGA (Bit 24)                               */
#define SCU_PRER2_PGA_Msk                 (0x1000000UL)             /*!< SCU PRER2: PGA (Bitfield-Mask: 0x01)                  */
#define SCU_PRER2_ADC2_Pos                (22UL)                    /*!< SCU PRER2: ADC2 (Bit 22)                              */
#define SCU_PRER2_ADC2_Msk                (0x400000UL)              /*!< SCU PRER2: ADC2 (Bitfield-Mask: 0x01)                 */
#define SCU_PRER2_ADC1_Pos                (21UL)                    /*!< SCU PRER2: ADC1 (Bit 21)                              */
#define SCU_PRER2_ADC1_Msk                (0x200000UL)              /*!< SCU PRER2: ADC1 (Bitfield-Mask: 0x01)                 */
#define SCU_PRER2_ADC0_Pos                (20UL)                    /*!< SCU PRER2: ADC0 (Bit 20)                              */
#define SCU_PRER2_ADC0_Msk                (0x100000UL)              /*!< SCU PRER2: ADC0 (Bitfield-Mask: 0x01)                 */
#define SCU_PRER2_MPWM1_Pos               (17UL)                    /*!< SCU PRER2: MPWM1 (Bit 17)                             */
#define SCU_PRER2_MPWM1_Msk               (0x20000UL)               /*!< SCU PRER2: MPWM1 (Bitfield-Mask: 0x01)                */
#define SCU_PRER2_MPWM0_Pos               (16UL)                    /*!< SCU PRER2: MPWM0 (Bit 16)                             */
#define SCU_PRER2_MPWM0_Msk               (0x10000UL)               /*!< SCU PRER2: MPWM0 (Bitfield-Mask: 0x01)                */
#define SCU_PRER2_UART5_Pos               (13UL)                    /*!< SCU PRER2: UART5 (Bit 13)                             */
#define SCU_PRER2_UART5_Msk               (0x2000UL)                /*!< SCU PRER2: UART5 (Bitfield-Mask: 0x01)                */
#define SCU_PRER2_UART4_Pos               (12UL)                    /*!< SCU PRER2: UART4 (Bit 12)                             */
#define SCU_PRER2_UART4_Msk               (0x1000UL)                /*!< SCU PRER2: UART4 (Bitfield-Mask: 0x01)                */
#define SCU_PRER2_UART3_Pos               (11UL)                    /*!< SCU PRER2: UART3 (Bit 11)                             */
#define SCU_PRER2_UART3_Msk               (0x800UL)                 /*!< SCU PRER2: UART3 (Bitfield-Mask: 0x01)                */
#define SCU_PRER2_UART2_Pos               (10UL)                    /*!< SCU PRER2: UART2 (Bit 10)                             */
#define SCU_PRER2_UART2_Msk               (0x400UL)                 /*!< SCU PRER2: UART2 (Bitfield-Mask: 0x01)                */
#define SCU_PRER2_UART1_Pos               (9UL)                     /*!< SCU PRER2: UART1 (Bit 9)                              */
#define SCU_PRER2_UART1_Msk               (0x200UL)                 /*!< SCU PRER2: UART1 (Bitfield-Mask: 0x01)                */
#define SCU_PRER2_UART0_Pos               (8UL)                     /*!< SCU PRER2: UART0 (Bit 8)                              */
#define SCU_PRER2_UART0_Msk               (0x100UL)                 /*!< SCU PRER2: UART0 (Bitfield-Mask: 0x01)                */
#define SCU_PRER2_I2C1_Pos                (5UL)                     /*!< SCU PRER2: I2C1 (Bit 5)                               */
#define SCU_PRER2_I2C1_Msk                (0x20UL)                  /*!< SCU PRER2: I2C1 (Bitfield-Mask: 0x01)                 */
#define SCU_PRER2_I2C0_Pos                (4UL)                     /*!< SCU PRER2: I2C0 (Bit 4)                               */
#define SCU_PRER2_I2C0_Msk                (0x10UL)                  /*!< SCU PRER2: I2C0 (Bitfield-Mask: 0x01)                 */
#define SCU_PRER2_SPI2_Pos                (2UL)                     /*!< SCU PRER2: SPI2 (Bit 2)                               */
#define SCU_PRER2_SPI2_Msk                (0x4UL)                   /*!< SCU PRER2: SPI2 (Bitfield-Mask: 0x01)                 */
#define SCU_PRER2_SPI1_Pos                (1UL)                     /*!< SCU PRER2: SPI1 (Bit 1)                               */
#define SCU_PRER2_SPI1_Msk                (0x2UL)                   /*!< SCU PRER2: SPI1 (Bitfield-Mask: 0x01)                 */
#define SCU_PRER2_SPI0_Pos                (0UL)                     /*!< SCU PRER2: SPI0 (Bit 0)                               */
#define SCU_PRER2_SPI0_Msk                (0x1UL)                   /*!< SCU PRER2: SPI0 (Bitfield-Mask: 0x01)                 */
/* =========================================================  PER1  ========================================================== */
#define SCU_PER1_QEI1_Pos                 (29UL)                    /*!< SCU PER1: QEI1 (Bit 29)                               */
#define SCU_PER1_QEI1_Msk                 (0x20000000UL)            /*!< SCU PER1: QEI1 (Bitfield-Mask: 0x01)                  */
#define SCU_PER1_QEI0_Pos                 (28UL)                    /*!< SCU PER1: QEI0 (Bit 28)                               */
#define SCU_PER1_QEI0_Msk                 (0x10000000UL)            /*!< SCU PER1: QEI0 (Bitfield-Mask: 0x01)                  */
#define SCU_PER1_TIMER9_Pos               (25UL)                    /*!< SCU PER1: TIMER9 (Bit 25)                             */
#define SCU_PER1_TIMER9_Msk               (0x2000000UL)             /*!< SCU PER1: TIMER9 (Bitfield-Mask: 0x01)                */
#define SCU_PER1_TIMER8_Pos               (24UL)                    /*!< SCU PER1: TIMER8 (Bit 24)                             */
#define SCU_PER1_TIMER8_Msk               (0x1000000UL)             /*!< SCU PER1: TIMER8 (Bitfield-Mask: 0x01)                */
#define SCU_PER1_TIMER7_Pos               (23UL)                    /*!< SCU PER1: TIMER7 (Bit 23)                             */
#define SCU_PER1_TIMER7_Msk               (0x800000UL)              /*!< SCU PER1: TIMER7 (Bitfield-Mask: 0x01)                */
#define SCU_PER1_TIMER6_Pos               (22UL)                    /*!< SCU PER1: TIMER6 (Bit 22)                             */
#define SCU_PER1_TIMER6_Msk               (0x400000UL)              /*!< SCU PER1: TIMER6 (Bitfield-Mask: 0x01)                */
#define SCU_PER1_TIMER5_Pos               (21UL)                    /*!< SCU PER1: TIMER5 (Bit 21)                             */
#define SCU_PER1_TIMER5_Msk               (0x200000UL)              /*!< SCU PER1: TIMER5 (Bitfield-Mask: 0x01)                */
#define SCU_PER1_TIMER4_Pos               (20UL)                    /*!< SCU PER1: TIMER4 (Bit 20)                             */
#define SCU_PER1_TIMER4_Msk               (0x100000UL)              /*!< SCU PER1: TIMER4 (Bitfield-Mask: 0x01)                */
#define SCU_PER1_TIMER3_Pos               (19UL)                    /*!< SCU PER1: TIMER3 (Bit 19)                             */
#define SCU_PER1_TIMER3_Msk               (0x80000UL)               /*!< SCU PER1: TIMER3 (Bitfield-Mask: 0x01)                */
#define SCU_PER1_TIMER2_Pos               (18UL)                    /*!< SCU PER1: TIMER2 (Bit 18)                             */
#define SCU_PER1_TIMER2_Msk               (0x40000UL)               /*!< SCU PER1: TIMER2 (Bitfield-Mask: 0x01)                */
#define SCU_PER1_TIMER1_Pos               (17UL)                    /*!< SCU PER1: TIMER1 (Bit 17)                             */
#define SCU_PER1_TIMER1_Msk               (0x20000UL)               /*!< SCU PER1: TIMER1 (Bitfield-Mask: 0x01)                */
#define SCU_PER1_TIMER0_Pos               (16UL)                    /*!< SCU PER1: TIMER0 (Bit 16)                             */
#define SCU_PER1_TIMER0_Msk               (0x10000UL)               /*!< SCU PER1: TIMER0 (Bitfield-Mask: 0x01)                */
#define SCU_PER1_GPIOG_Pos                (14UL)                    /*!< SCU PER1: GPIOG (Bit 14)                              */
#define SCU_PER1_GPIOG_Msk                (0x4000UL)                /*!< SCU PER1: GPIOG (Bitfield-Mask: 0x01)                 */
#define SCU_PER1_GPIOF_Pos                (13UL)                    /*!< SCU PER1: GPIOF (Bit 13)                              */
#define SCU_PER1_GPIOF_Msk                (0x2000UL)                /*!< SCU PER1: GPIOF (Bitfield-Mask: 0x01)                 */
#define SCU_PER1_GPIOE_Pos                (12UL)                    /*!< SCU PER1: GPIOE (Bit 12)                              */
#define SCU_PER1_GPIOE_Msk                (0x1000UL)                /*!< SCU PER1: GPIOE (Bitfield-Mask: 0x01)                 */
#define SCU_PER1_GPIOD_Pos                (11UL)                    /*!< SCU PER1: GPIOD (Bit 11)                              */
#define SCU_PER1_GPIOD_Msk                (0x800UL)                 /*!< SCU PER1: GPIOD (Bitfield-Mask: 0x01)                 */
#define SCU_PER1_GPIOC_Pos                (10UL)                    /*!< SCU PER1: GPIOC (Bit 10)                              */
#define SCU_PER1_GPIOC_Msk                (0x400UL)                 /*!< SCU PER1: GPIOC (Bitfield-Mask: 0x01)                 */
#define SCU_PER1_GPIOB_Pos                (9UL)                     /*!< SCU PER1: GPIOB (Bit 9)                               */
#define SCU_PER1_GPIOB_Msk                (0x200UL)                 /*!< SCU PER1: GPIOB (Bitfield-Mask: 0x01)                 */
#define SCU_PER1_GPIOA_Pos                (8UL)                     /*!< SCU PER1: GPIOA (Bit 8)                               */
#define SCU_PER1_GPIOA_Msk                (0x100UL)                 /*!< SCU PER1: GPIOA (Bitfield-Mask: 0x01)                 */
#define SCU_PER1_FRT1_Pos                 (7UL)                     /*!< SCU PER1: FRT1 (Bit 7)                                */
#define SCU_PER1_FRT1_Msk                 (0x80UL)                  /*!< SCU PER1: FRT1 (Bitfield-Mask: 0x01)                  */
#define SCU_PER1_FRT0_Pos                 (6UL)                     /*!< SCU PER1: FRT0 (Bit 6)                                */
#define SCU_PER1_FRT0_Msk                 (0x40UL)                  /*!< SCU PER1: FRT0 (Bitfield-Mask: 0x01)                  */
#define SCU_PER1_DMA_Pos                  (4UL)                     /*!< SCU PER1: DMA (Bit 4)                                 */
#define SCU_PER1_DMA_Msk                  (0x10UL)                  /*!< SCU PER1: DMA (Bitfield-Mask: 0x01)                   */
/* =========================================================  PER2  ========================================================== */
#define SCU_PER2_RNG_Pos                  (31UL)                    /*!< SCU PER2: RNG (Bit 31)                                */
#define SCU_PER2_RNG_Msk                  (0x80000000UL)            /*!< SCU PER2: RNG (Bitfield-Mask: 0x01)                   */
#define SCU_PER2_AES_Pos                  (30UL)                    /*!< SCU PER2: AES (Bit 30)                                */
#define SCU_PER2_AES_Msk                  (0x40000000UL)            /*!< SCU PER2: AES (Bitfield-Mask: 0x01)                   */
#define SCU_PER2_CRC_Pos                  (29UL)                    /*!< SCU PER2: CRC (Bit 29)                                */
#define SCU_PER2_CRC_Msk                  (0x20000000UL)            /*!< SCU PER2: CRC (Bitfield-Mask: 0x01)                   */
#define SCU_PER2_COMPARATOR_Pos           (28UL)                    /*!< SCU PER2: COMPARATOR (Bit 28)                         */
#define SCU_PER2_COMPARATOR_Msk           (0x10000000UL)            /*!< SCU PER2: COMPARATOR (Bitfield-Mask: 0x01)            */
#define SCU_PER2_CAN_Pos                  (26UL)                    /*!< SCU PER2: CAN (Bit 26)                                */
#define SCU_PER2_CAN_Msk                  (0x4000000UL)             /*!< SCU PER2: CAN (Bitfield-Mask: 0x01)                   */
#define SCU_PER2_PGA_Pos                  (24UL)                    /*!< SCU PER2: PGA (Bit 24)                                */
#define SCU_PER2_PGA_Msk                  (0x1000000UL)             /*!< SCU PER2: PGA (Bitfield-Mask: 0x01)                   */
#define SCU_PER2_ADC2_Pos                 (22UL)                    /*!< SCU PER2: ADC2 (Bit 22)                               */
#define SCU_PER2_ADC2_Msk                 (0x400000UL)              /*!< SCU PER2: ADC2 (Bitfield-Mask: 0x01)                  */
#define SCU_PER2_ADC1_Pos                 (21UL)                    /*!< SCU PER2: ADC1 (Bit 21)                               */
#define SCU_PER2_ADC1_Msk                 (0x200000UL)              /*!< SCU PER2: ADC1 (Bitfield-Mask: 0x01)                  */
#define SCU_PER2_ADC0_Pos                 (20UL)                    /*!< SCU PER2: ADC0 (Bit 20)                               */
#define SCU_PER2_ADC0_Msk                 (0x100000UL)              /*!< SCU PER2: ADC0 (Bitfield-Mask: 0x01)                  */
#define SCU_PER2_MPWM1_Pos                (17UL)                    /*!< SCU PER2: MPWM1 (Bit 17)                              */
#define SCU_PER2_MPWM1_Msk                (0x20000UL)               /*!< SCU PER2: MPWM1 (Bitfield-Mask: 0x01)                 */
#define SCU_PER2_MPWM0_Pos                (16UL)                    /*!< SCU PER2: MPWM0 (Bit 16)                              */
#define SCU_PER2_MPWM0_Msk                (0x10000UL)               /*!< SCU PER2: MPWM0 (Bitfield-Mask: 0x01)                 */
#define SCU_PER2_UART5_Pos                (13UL)                    /*!< SCU PER2: UART5 (Bit 13)                              */
#define SCU_PER2_UART5_Msk                (0x2000UL)                /*!< SCU PER2: UART5 (Bitfield-Mask: 0x01)                 */
#define SCU_PER2_UART4_Pos                (12UL)                    /*!< SCU PER2: UART4 (Bit 12)                              */
#define SCU_PER2_UART4_Msk                (0x1000UL)                /*!< SCU PER2: UART4 (Bitfield-Mask: 0x01)                 */
#define SCU_PER2_UART3_Pos                (11UL)                    /*!< SCU PER2: UART3 (Bit 11)                              */
#define SCU_PER2_UART3_Msk                (0x800UL)                 /*!< SCU PER2: UART3 (Bitfield-Mask: 0x01)                 */
#define SCU_PER2_UART2_Pos                (10UL)                    /*!< SCU PER2: UART2 (Bit 10)                              */
#define SCU_PER2_UART2_Msk                (0x400UL)                 /*!< SCU PER2: UART2 (Bitfield-Mask: 0x01)                 */
#define SCU_PER2_UART1_Pos                (9UL)                     /*!< SCU PER2: UART1 (Bit 9)                               */
#define SCU_PER2_UART1_Msk                (0x200UL)                 /*!< SCU PER2: UART1 (Bitfield-Mask: 0x01)                 */
#define SCU_PER2_UART0_Pos                (8UL)                     /*!< SCU PER2: UART0 (Bit 8)                               */
#define SCU_PER2_UART0_Msk                (0x100UL)                 /*!< SCU PER2: UART0 (Bitfield-Mask: 0x01)                 */
#define SCU_PER2_I2C1_Pos                 (5UL)                     /*!< SCU PER2: I2C1 (Bit 5)                                */
#define SCU_PER2_I2C1_Msk                 (0x20UL)                  /*!< SCU PER2: I2C1 (Bitfield-Mask: 0x01)                  */
#define SCU_PER2_I2C0_Pos                 (4UL)                     /*!< SCU PER2: I2C0 (Bit 4)                                */
#define SCU_PER2_I2C0_Msk                 (0x10UL)                  /*!< SCU PER2: I2C0 (Bitfield-Mask: 0x01)                  */
#define SCU_PER2_SPI2_Pos                 (2UL)                     /*!< SCU PER2: SPI2 (Bit 2)                                */
#define SCU_PER2_SPI2_Msk                 (0x4UL)                   /*!< SCU PER2: SPI2 (Bitfield-Mask: 0x01)                  */
#define SCU_PER2_SPI1_Pos                 (1UL)                     /*!< SCU PER2: SPI1 (Bit 1)                                */
#define SCU_PER2_SPI1_Msk                 (0x2UL)                   /*!< SCU PER2: SPI1 (Bitfield-Mask: 0x01)                  */
#define SCU_PER2_SPI0_Pos                 (0UL)                     /*!< SCU PER2: SPI0 (Bit 0)                                */
#define SCU_PER2_SPI0_Msk                 (0x1UL)                   /*!< SCU PER2: SPI0 (Bitfield-Mask: 0x01)                  */
/* =========================================================  PCER1  ========================================================= */
#define SCU_PCER1_QEI1_Pos                (29UL)                    /*!< SCU PCER1: QEI1 (Bit 29)                              */
#define SCU_PCER1_QEI1_Msk                (0x20000000UL)            /*!< SCU PCER1: QEI1 (Bitfield-Mask: 0x01)                 */
#define SCU_PCER1_QEI0_Pos                (28UL)                    /*!< SCU PCER1: QEI0 (Bit 28)                              */
#define SCU_PCER1_QEI0_Msk                (0x10000000UL)            /*!< SCU PCER1: QEI0 (Bitfield-Mask: 0x01)                 */
#define SCU_PCER1_TIMER9_Pos              (25UL)                    /*!< SCU PCER1: TIMER9 (Bit 25)                            */
#define SCU_PCER1_TIMER9_Msk              (0x2000000UL)             /*!< SCU PCER1: TIMER9 (Bitfield-Mask: 0x01)               */
#define SCU_PCER1_TIMER8_Pos              (24UL)                    /*!< SCU PCER1: TIMER8 (Bit 24)                            */
#define SCU_PCER1_TIMER8_Msk              (0x1000000UL)             /*!< SCU PCER1: TIMER8 (Bitfield-Mask: 0x01)               */
#define SCU_PCER1_TIMER7_Pos              (23UL)                    /*!< SCU PCER1: TIMER7 (Bit 23)                            */
#define SCU_PCER1_TIMER7_Msk              (0x800000UL)              /*!< SCU PCER1: TIMER7 (Bitfield-Mask: 0x01)               */
#define SCU_PCER1_TIMER6_Pos              (22UL)                    /*!< SCU PCER1: TIMER6 (Bit 22)                            */
#define SCU_PCER1_TIMER6_Msk              (0x400000UL)              /*!< SCU PCER1: TIMER6 (Bitfield-Mask: 0x01)               */
#define SCU_PCER1_TIMER5_Pos              (21UL)                    /*!< SCU PCER1: TIMER5 (Bit 21)                            */
#define SCU_PCER1_TIMER5_Msk              (0x200000UL)              /*!< SCU PCER1: TIMER5 (Bitfield-Mask: 0x01)               */
#define SCU_PCER1_TIMER4_Pos              (20UL)                    /*!< SCU PCER1: TIMER4 (Bit 20)                            */
#define SCU_PCER1_TIMER4_Msk              (0x100000UL)              /*!< SCU PCER1: TIMER4 (Bitfield-Mask: 0x01)               */
#define SCU_PCER1_TIMER3_Pos              (19UL)                    /*!< SCU PCER1: TIMER3 (Bit 19)                            */
#define SCU_PCER1_TIMER3_Msk              (0x80000UL)               /*!< SCU PCER1: TIMER3 (Bitfield-Mask: 0x01)               */
#define SCU_PCER1_TIMER2_Pos              (18UL)                    /*!< SCU PCER1: TIMER2 (Bit 18)                            */
#define SCU_PCER1_TIMER2_Msk              (0x40000UL)               /*!< SCU PCER1: TIMER2 (Bitfield-Mask: 0x01)               */
#define SCU_PCER1_TIMER1_Pos              (17UL)                    /*!< SCU PCER1: TIMER1 (Bit 17)                            */
#define SCU_PCER1_TIMER1_Msk              (0x20000UL)               /*!< SCU PCER1: TIMER1 (Bitfield-Mask: 0x01)               */
#define SCU_PCER1_TIMER0_Pos              (16UL)                    /*!< SCU PCER1: TIMER0 (Bit 16)                            */
#define SCU_PCER1_TIMER0_Msk              (0x10000UL)               /*!< SCU PCER1: TIMER0 (Bitfield-Mask: 0x01)               */
#define SCU_PCER1_GPIOG_Pos               (14UL)                    /*!< SCU PCER1: GPIOG (Bit 14)                             */
#define SCU_PCER1_GPIOG_Msk               (0x4000UL)                /*!< SCU PCER1: GPIOG (Bitfield-Mask: 0x01)                */
#define SCU_PCER1_GPIOF_Pos               (13UL)                    /*!< SCU PCER1: GPIOF (Bit 13)                             */
#define SCU_PCER1_GPIOF_Msk               (0x2000UL)                /*!< SCU PCER1: GPIOF (Bitfield-Mask: 0x01)                */
#define SCU_PCER1_GPIOE_Pos               (12UL)                    /*!< SCU PCER1: GPIOE (Bit 12)                             */
#define SCU_PCER1_GPIOE_Msk               (0x1000UL)                /*!< SCU PCER1: GPIOE (Bitfield-Mask: 0x01)                */
#define SCU_PCER1_GPIOD_Pos               (11UL)                    /*!< SCU PCER1: GPIOD (Bit 11)                             */
#define SCU_PCER1_GPIOD_Msk               (0x800UL)                 /*!< SCU PCER1: GPIOD (Bitfield-Mask: 0x01)                */
#define SCU_PCER1_GPIOC_Pos               (10UL)                    /*!< SCU PCER1: GPIOC (Bit 10)                             */
#define SCU_PCER1_GPIOC_Msk               (0x400UL)                 /*!< SCU PCER1: GPIOC (Bitfield-Mask: 0x01)                */
#define SCU_PCER1_GPIOB_Pos               (9UL)                     /*!< SCU PCER1: GPIOB (Bit 9)                              */
#define SCU_PCER1_GPIOB_Msk               (0x200UL)                 /*!< SCU PCER1: GPIOB (Bitfield-Mask: 0x01)                */
#define SCU_PCER1_GPIOA_Pos               (8UL)                     /*!< SCU PCER1: GPIOA (Bit 8)                              */
#define SCU_PCER1_GPIOA_Msk               (0x100UL)                 /*!< SCU PCER1: GPIOA (Bitfield-Mask: 0x01)                */
#define SCU_PCER1_FRT1_Pos                (7UL)                     /*!< SCU PCER1: FRT1 (Bit 7)                               */
#define SCU_PCER1_FRT1_Msk                (0x80UL)                  /*!< SCU PCER1: FRT1 (Bitfield-Mask: 0x01)                 */
#define SCU_PCER1_FRT0_Pos                (6UL)                     /*!< SCU PCER1: FRT0 (Bit 6)                               */
#define SCU_PCER1_FRT0_Msk                (0x40UL)                  /*!< SCU PCER1: FRT0 (Bitfield-Mask: 0x01)                 */
#define SCU_PCER1_DMA_Pos                 (4UL)                     /*!< SCU PCER1: DMA (Bit 4)                                */
#define SCU_PCER1_DMA_Msk                 (0x10UL)                  /*!< SCU PCER1: DMA (Bitfield-Mask: 0x01)                  */
/* =========================================================  PCER2  ========================================================= */
#define SCU_PCER2_RNG_Pos                 (31UL)                    /*!< SCU PCER2: RNG (Bit 31)                               */
#define SCU_PCER2_RNG_Msk                 (0x80000000UL)            /*!< SCU PCER2: RNG (Bitfield-Mask: 0x01)                  */
#define SCU_PCER2_AES_Pos                 (30UL)                    /*!< SCU PCER2: AES (Bit 30)                               */
#define SCU_PCER2_AES_Msk                 (0x40000000UL)            /*!< SCU PCER2: AES (Bitfield-Mask: 0x01)                  */
#define SCU_PCER2_CRC_Pos                 (29UL)                    /*!< SCU PCER2: CRC (Bit 29)                               */
#define SCU_PCER2_CRC_Msk                 (0x20000000UL)            /*!< SCU PCER2: CRC (Bitfield-Mask: 0x01)                  */
#define SCU_PCER2_COMPARATOR_Pos          (28UL)                    /*!< SCU PCER2: COMPARATOR (Bit 28)                        */
#define SCU_PCER2_COMPARATOR_Msk          (0x10000000UL)            /*!< SCU PCER2: COMPARATOR (Bitfield-Mask: 0x01)           */
#define SCU_PCER2_CAN_Pos                 (26UL)                    /*!< SCU PCER2: CAN (Bit 26)                               */
#define SCU_PCER2_CAN_Msk                 (0x4000000UL)             /*!< SCU PCER2: CAN (Bitfield-Mask: 0x01)                  */
#define SCU_PCER2_PGA_Pos                 (24UL)                    /*!< SCU PCER2: PGA (Bit 24)                               */
#define SCU_PCER2_PGA_Msk                 (0x1000000UL)             /*!< SCU PCER2: PGA (Bitfield-Mask: 0x01)                  */
#define SCU_PCER2_ADC2_Pos                (22UL)                    /*!< SCU PCER2: ADC2 (Bit 22)                              */
#define SCU_PCER2_ADC2_Msk                (0x400000UL)              /*!< SCU PCER2: ADC2 (Bitfield-Mask: 0x01)                 */
#define SCU_PCER2_ADC1_Pos                (21UL)                    /*!< SCU PCER2: ADC1 (Bit 21)                              */
#define SCU_PCER2_ADC1_Msk                (0x200000UL)              /*!< SCU PCER2: ADC1 (Bitfield-Mask: 0x01)                 */
#define SCU_PCER2_ADC0_Pos                (20UL)                    /*!< SCU PCER2: ADC0 (Bit 20)                              */
#define SCU_PCER2_ADC0_Msk                (0x100000UL)              /*!< SCU PCER2: ADC0 (Bitfield-Mask: 0x01)                 */
#define SCU_PCER2_MPWM1_Pos               (17UL)                    /*!< SCU PCER2: MPWM1 (Bit 17)                             */
#define SCU_PCER2_MPWM1_Msk               (0x20000UL)               /*!< SCU PCER2: MPWM1 (Bitfield-Mask: 0x01)                */
#define SCU_PCER2_MPWM0_Pos               (16UL)                    /*!< SCU PCER2: MPWM0 (Bit 16)                             */
#define SCU_PCER2_MPWM0_Msk               (0x10000UL)               /*!< SCU PCER2: MPWM0 (Bitfield-Mask: 0x01)                */
#define SCU_PCER2_UART5_Pos               (13UL)                    /*!< SCU PCER2: UART5 (Bit 13)                             */
#define SCU_PCER2_UART5_Msk               (0x2000UL)                /*!< SCU PCER2: UART5 (Bitfield-Mask: 0x01)                */
#define SCU_PCER2_UART4_Pos               (12UL)                    /*!< SCU PCER2: UART4 (Bit 12)                             */
#define SCU_PCER2_UART4_Msk               (0x1000UL)                /*!< SCU PCER2: UART4 (Bitfield-Mask: 0x01)                */
#define SCU_PCER2_UART3_Pos               (11UL)                    /*!< SCU PCER2: UART3 (Bit 11)                             */
#define SCU_PCER2_UART3_Msk               (0x800UL)                 /*!< SCU PCER2: UART3 (Bitfield-Mask: 0x01)                */
#define SCU_PCER2_UART2_Pos               (10UL)                    /*!< SCU PCER2: UART2 (Bit 10)                             */
#define SCU_PCER2_UART2_Msk               (0x400UL)                 /*!< SCU PCER2: UART2 (Bitfield-Mask: 0x01)                */
#define SCU_PCER2_UART1_Pos               (9UL)                     /*!< SCU PCER2: UART1 (Bit 9)                              */
#define SCU_PCER2_UART1_Msk               (0x200UL)                 /*!< SCU PCER2: UART1 (Bitfield-Mask: 0x01)                */
#define SCU_PCER2_UART0_Pos               (8UL)                     /*!< SCU PCER2: UART0 (Bit 8)                              */
#define SCU_PCER2_UART0_Msk               (0x100UL)                 /*!< SCU PCER2: UART0 (Bitfield-Mask: 0x01)                */
#define SCU_PCER2_I2C1_Pos                (5UL)                     /*!< SCU PCER2: I2C1 (Bit 5)                               */
#define SCU_PCER2_I2C1_Msk                (0x20UL)                  /*!< SCU PCER2: I2C1 (Bitfield-Mask: 0x01)                 */
#define SCU_PCER2_I2C0_Pos                (4UL)                     /*!< SCU PCER2: I2C0 (Bit 4)                               */
#define SCU_PCER2_I2C0_Msk                (0x10UL)                  /*!< SCU PCER2: I2C0 (Bitfield-Mask: 0x01)                 */
#define SCU_PCER2_SPI2_Pos                (2UL)                     /*!< SCU PCER2: SPI2 (Bit 2)                               */
#define SCU_PCER2_SPI2_Msk                (0x4UL)                   /*!< SCU PCER2: SPI2 (Bitfield-Mask: 0x01)                 */
#define SCU_PCER2_SPI1_Pos                (1UL)                     /*!< SCU PCER2: SPI1 (Bit 1)                               */
#define SCU_PCER2_SPI1_Msk                (0x2UL)                   /*!< SCU PCER2: SPI1 (Bitfield-Mask: 0x01)                 */
#define SCU_PCER2_SPI0_Pos                (0UL)                     /*!< SCU PCER2: SPI0 (Bit 0)                               */
#define SCU_PCER2_SPI0_Msk                (0x1UL)                   /*!< SCU PCER2: SPI0 (Bitfield-Mask: 0x01)                 */
/* =========================================================  CSCR  ========================================================== */
#define SCU_CSCR_LSECON_Pos               (7UL)                     /*!< SCU CSCR: LSECON (Bit 7)                              */
#define SCU_CSCR_LSECON_Msk               (0x80UL)                  /*!< SCU CSCR: LSECON (Bitfield-Mask: 0x01)                */
#define SCU_CSCR_LSICON_Pos               (5UL)                     /*!< SCU CSCR: LSICON (Bit 5)                              */
#define SCU_CSCR_LSICON_Msk               (0x20UL)                  /*!< SCU CSCR: LSICON (Bitfield-Mask: 0x01)                */
#define SCU_CSCR_HSICON_Pos               (3UL)                     /*!< SCU CSCR: HSICON (Bit 3)                              */
#define SCU_CSCR_HSICON_Msk               (0x8UL)                   /*!< SCU CSCR: HSICON (Bitfield-Mask: 0x01)                */
#define SCU_CSCR_HSECON_Pos               (1UL)                     /*!< SCU CSCR: HSECON (Bit 1)                              */
#define SCU_CSCR_HSECON_Msk               (0x2UL)                   /*!< SCU CSCR: HSECON (Bitfield-Mask: 0x01)                */
/* =========================================================  SCCR  ========================================================== */
#define SCU_SCCR_HCLKDIV_Pos              (24UL)                    /*!< SCU SCCR: HCLKDIV (Bit 24)                            */
#define SCU_SCCR_HCLKDIV_Msk              (0xf000000UL)             /*!< SCU SCCR: HCLKDIV (Bitfield-Mask: 0x0f)               */
#define SCU_SCCR_PCLKDIV_Pos              (16UL)                    /*!< SCU SCCR: PCLKDIV (Bit 16)                            */
#define SCU_SCCR_PCLKDIV_Msk              (0x70000UL)               /*!< SCU SCCR: PCLKDIV (Bitfield-Mask: 0x07)               */
#define SCU_SCCR_PLLCLKSEL_Pos            (12UL)                    /*!< SCU SCCR: PLLCLKSEL (Bit 12)                          */
#define SCU_SCCR_PLLCLKSEL_Msk            (0x1000UL)                /*!< SCU SCCR: PLLCLKSEL (Bitfield-Mask: 0x01)             */
#define SCU_SCCR_PLLPREDIV_Pos            (8UL)                     /*!< SCU SCCR: PLLPREDIV (Bit 8)                           */
#define SCU_SCCR_PLLPREDIV_Msk            (0x300UL)                 /*!< SCU SCCR: PLLPREDIV (Bitfield-Mask: 0x03)             */
#define SCU_SCCR_MCLKSEL_Pos              (0UL)                     /*!< SCU SCCR: MCLKSEL (Bit 0)                             */
#define SCU_SCCR_MCLKSEL_Msk              (0x7UL)                   /*!< SCU SCCR: MCLKSEL (Bitfield-Mask: 0x07)               */
/* ==========================================================  CMR  ========================================================== */
#define SCU_CMR_MCLKREC_Pos               (15UL)                    /*!< SCU CMR: MCLKREC (Bit 15)                             */
#define SCU_CMR_MCLKREC_Msk               (0x8000UL)                /*!< SCU CMR: MCLKREC (Bitfield-Mask: 0x01)                */
#define SCU_CMR_LSEMNT_Pos                (11UL)                    /*!< SCU CMR: LSEMNT (Bit 11)                              */
#define SCU_CMR_LSEMNT_Msk                (0x800UL)                 /*!< SCU CMR: LSEMNT (Bitfield-Mask: 0x01)                 */
#define SCU_CMR_LSEIE_Pos                 (10UL)                    /*!< SCU CMR: LSEIE (Bit 10)                               */
#define SCU_CMR_LSEIE_Msk                 (0x400UL)                 /*!< SCU CMR: LSEIE (Bitfield-Mask: 0x01)                  */
#define SCU_CMR_LSEFAIL_Pos               (9UL)                     /*!< SCU CMR: LSEFAIL (Bit 9)                              */
#define SCU_CMR_LSEFAIL_Msk               (0x200UL)                 /*!< SCU CMR: LSEFAIL (Bitfield-Mask: 0x01)                */
#define SCU_CMR_LSESTS_Pos                (8UL)                     /*!< SCU CMR: LSESTS (Bit 8)                               */
#define SCU_CMR_LSESTS_Msk                (0x100UL)                 /*!< SCU CMR: LSESTS (Bitfield-Mask: 0x01)                 */
#define SCU_CMR_MCLKMNT_Pos               (7UL)                     /*!< SCU CMR: MCLKMNT (Bit 7)                              */
#define SCU_CMR_MCLKMNT_Msk               (0x80UL)                  /*!< SCU CMR: MCLKMNT (Bitfield-Mask: 0x01)                */
#define SCU_CMR_MCLKIE_Pos                (6UL)                     /*!< SCU CMR: MCLKIE (Bit 6)                               */
#define SCU_CMR_MCLKIE_Msk                (0x40UL)                  /*!< SCU CMR: MCLKIE (Bitfield-Mask: 0x01)                 */
#define SCU_CMR_MCLKFAIL_Pos              (5UL)                     /*!< SCU CMR: MCLKFAIL (Bit 5)                             */
#define SCU_CMR_MCLKFAIL_Msk              (0x20UL)                  /*!< SCU CMR: MCLKFAIL (Bitfield-Mask: 0x01)               */
#define SCU_CMR_MCLKSTS_Pos               (4UL)                     /*!< SCU CMR: MCLKSTS (Bit 4)                              */
#define SCU_CMR_MCLKSTS_Msk               (0x10UL)                  /*!< SCU CMR: MCLKSTS (Bitfield-Mask: 0x01)                */
#define SCU_CMR_HSEMNT_Pos                (3UL)                     /*!< SCU CMR: HSEMNT (Bit 3)                               */
#define SCU_CMR_HSEMNT_Msk                (0x8UL)                   /*!< SCU CMR: HSEMNT (Bitfield-Mask: 0x01)                 */
#define SCU_CMR_HSEIE_Pos                 (2UL)                     /*!< SCU CMR: HSEIE (Bit 2)                                */
#define SCU_CMR_HSEIE_Msk                 (0x4UL)                   /*!< SCU CMR: HSEIE (Bitfield-Mask: 0x01)                  */
#define SCU_CMR_HSEFAIL_Pos               (1UL)                     /*!< SCU CMR: HSEFAIL (Bit 1)                              */
#define SCU_CMR_HSEFAIL_Msk               (0x2UL)                   /*!< SCU CMR: HSEFAIL (Bitfield-Mask: 0x01)                */
#define SCU_CMR_HSESTS_Pos                (0UL)                     /*!< SCU CMR: HSESTS (Bit 0)                               */
#define SCU_CMR_HSESTS_Msk                (0x1UL)                   /*!< SCU CMR: HSESTS (Bitfield-Mask: 0x01)                 */
/* ==========================================================  COR  ========================================================== */
#define SCU_COR_CLKOINSEL_Pos             (5UL)                     /*!< SCU COR: CLKOINSEL (Bit 5)                            */
#define SCU_COR_CLKOINSEL_Msk             (0xe0UL)                  /*!< SCU COR: CLKOINSEL (Bitfield-Mask: 0x07)              */
#define SCU_COR_CLKOEN_Pos                (4UL)                     /*!< SCU COR: CLKOEN (Bit 4)                               */
#define SCU_COR_CLKOEN_Msk                (0x10UL)                  /*!< SCU COR: CLKOEN (Bitfield-Mask: 0x01)                 */
#define SCU_COR_CLKODIV_Pos               (0UL)                     /*!< SCU COR: CLKODIV (Bit 0)                              */
#define SCU_COR_CLKODIV_Msk               (0xfUL)                   /*!< SCU COR: CLKODIV (Bitfield-Mask: 0x0f)                */
/* =========================================================  NMICR  ========================================================= */
#define SCU_NMICR_NMISRC_Pos              (16UL)                    /*!< SCU NMICR: NMISRC (Bit 16)                            */
#define SCU_NMICR_NMISRC_Msk              (0xff0000UL)              /*!< SCU NMICR: NMISRC (Bitfield-Mask: 0xff)               */
#define SCU_NMICR_NMIINEN_Pos             (15UL)                    /*!< SCU NMICR: NMIINEN (Bit 15)                           */
#define SCU_NMICR_NMIINEN_Msk             (0x8000UL)                /*!< SCU NMICR: NMIINEN (Bitfield-Mask: 0x01)              */
#define SCU_NMICR_PROT1EN_Pos             (6UL)                     /*!< SCU NMICR: PROT1EN (Bit 6)                            */
#define SCU_NMICR_PROT1EN_Msk             (0x40UL)                  /*!< SCU NMICR: PROT1EN (Bitfield-Mask: 0x01)              */
#define SCU_NMICR_OVP1EN_Pos              (5UL)                     /*!< SCU NMICR: OVP1EN (Bit 5)                             */
#define SCU_NMICR_OVP1EN_Msk              (0x20UL)                  /*!< SCU NMICR: OVP1EN (Bitfield-Mask: 0x01)               */
#define SCU_NMICR_PROT0EN_Pos             (4UL)                     /*!< SCU NMICR: PROT0EN (Bit 4)                            */
#define SCU_NMICR_PROT0EN_Msk             (0x10UL)                  /*!< SCU NMICR: PROT0EN (Bitfield-Mask: 0x01)              */
#define SCU_NMICR_OVP0EN_Pos              (3UL)                     /*!< SCU NMICR: OVP0EN (Bit 3)                             */
#define SCU_NMICR_OVP0EN_Msk              (0x8UL)                   /*!< SCU NMICR: OVP0EN (Bitfield-Mask: 0x01)               */
#define SCU_NMICR_WDTINTEN_Pos            (2UL)                     /*!< SCU NMICR: WDTINTEN (Bit 2)                           */
#define SCU_NMICR_WDTINTEN_Msk            (0x4UL)                   /*!< SCU NMICR: WDTINTEN (Bitfield-Mask: 0x01)             */
#define SCU_NMICR_MCLKFAILEN_Pos          (1UL)                     /*!< SCU NMICR: MCLKFAILEN (Bit 1)                         */
#define SCU_NMICR_MCLKFAILEN_Msk          (0x2UL)                   /*!< SCU NMICR: MCLKFAILEN (Bitfield-Mask: 0x01)           */
#define SCU_NMICR_LVDEN_Pos               (0UL)                     /*!< SCU NMICR: LVDEN (Bit 0)                              */
#define SCU_NMICR_LVDEN_Msk               (0x1UL)                   /*!< SCU NMICR: LVDEN (Bitfield-Mask: 0x01)                */
/* =========================================================  NMISR  ========================================================= */
#define SCU_NMISR_WTIDKY_Pos              (24UL)                    /*!< SCU NMISR: WTIDKY (Bit 24)                            */
#define SCU_NMISR_WTIDKY_Msk              (0xff000000UL)            /*!< SCU NMISR: WTIDKY (Bitfield-Mask: 0xff)               */
#define SCU_NMISR_NMIINTSTS_Pos           (15UL)                    /*!< SCU NMISR: NMIINTSTS (Bit 15)                         */
#define SCU_NMISR_NMIINTSTS_Msk           (0x8000UL)                /*!< SCU NMISR: NMIINTSTS (Bitfield-Mask: 0x01)            */
#define SCU_NMISR_PROT1STS_Pos            (6UL)                     /*!< SCU NMISR: PROT1STS (Bit 6)                           */
#define SCU_NMISR_PROT1STS_Msk            (0x40UL)                  /*!< SCU NMISR: PROT1STS (Bitfield-Mask: 0x01)             */
#define SCU_NMISR_OVP1STS_Pos             (5UL)                     /*!< SCU NMISR: OVP1STS (Bit 5)                            */
#define SCU_NMISR_OVP1STS_Msk             (0x20UL)                  /*!< SCU NMISR: OVP1STS (Bitfield-Mask: 0x01)              */
#define SCU_NMISR_PROT0STS_Pos            (4UL)                     /*!< SCU NMISR: PROT0STS (Bit 4)                           */
#define SCU_NMISR_PROT0STS_Msk            (0x10UL)                  /*!< SCU NMISR: PROT0STS (Bitfield-Mask: 0x01)             */
#define SCU_NMISR_OVP0STS_Pos             (3UL)                     /*!< SCU NMISR: OVP0STS (Bit 3)                            */
#define SCU_NMISR_OVP0STS_Msk             (0x8UL)                   /*!< SCU NMISR: OVP0STS (Bitfield-Mask: 0x01)              */
#define SCU_NMISR_WDTINTSTS_Pos           (2UL)                     /*!< SCU NMISR: WDTINTSTS (Bit 2)                          */
#define SCU_NMISR_WDTINTSTS_Msk           (0x4UL)                   /*!< SCU NMISR: WDTINTSTS (Bitfield-Mask: 0x01)            */
#define SCU_NMISR_MCLKFAILSTS_Pos         (1UL)                     /*!< SCU NMISR: MCLKFAILSTS (Bit 1)                        */
#define SCU_NMISR_MCLKFAILSTS_Msk         (0x2UL)                   /*!< SCU NMISR: MCLKFAILSTS (Bitfield-Mask: 0x01)          */
#define SCU_NMISR_LVDSTS_Pos              (0UL)                     /*!< SCU NMISR: LVDSTS (Bit 0)                             */
#define SCU_NMISR_LVDSTS_Msk              (0x1UL)                   /*!< SCU NMISR: LVDSTS (Bitfield-Mask: 0x01)               */
/* ========================================================  PLLCON  ========================================================= */
#define SCU_PLLCON_LOCKSTS_Pos            (31UL)                    /*!< SCU PLLCON: LOCKSTS (Bit 31)                          */
#define SCU_PLLCON_LOCKSTS_Msk            (0x80000000UL)            /*!< SCU PLLCON: LOCKSTS (Bitfield-Mask: 0x01)             */
#define SCU_PLLCON_PLLICP_Pos             (26UL)                    /*!< SCU PLLCON: PLLICP (Bit 26)                           */
#define SCU_PLLCON_PLLICP_Msk             (0xc000000UL)             /*!< SCU PLLCON: PLLICP (Bitfield-Mask: 0x03)              */
#define SCU_PLLCON_PLLVCOC_Pos            (24UL)                    /*!< SCU PLLCON: PLLVCOC (Bit 24)                          */
#define SCU_PLLCON_PLLVCOC_Msk            (0x3000000UL)             /*!< SCU PLLCON: PLLVCOC (Bitfield-Mask: 0x03)             */
#define SCU_PLLCON_PLLRSTB_Pos            (23UL)                    /*!< SCU PLLCON: PLLRSTB (Bit 23)                          */
#define SCU_PLLCON_PLLRSTB_Msk            (0x800000UL)              /*!< SCU PLLCON: PLLRSTB (Bitfield-Mask: 0x01)             */
#define SCU_PLLCON_PLLEN_Pos              (22UL)                    /*!< SCU PLLCON: PLLEN (Bit 22)                            */
#define SCU_PLLCON_PLLEN_Msk              (0x400000UL)              /*!< SCU PLLCON: PLLEN (Bitfield-Mask: 0x01)               */
#define SCU_PLLCON_BYPASSB_Pos            (21UL)                    /*!< SCU PLLCON: BYPASSB (Bit 21)                          */
#define SCU_PLLCON_BYPASSB_Msk            (0x200000UL)              /*!< SCU PLLCON: BYPASSB (Bitfield-Mask: 0x01)             */
#define SCU_PLLCON_PLLMODE_Pos            (20UL)                    /*!< SCU PLLCON: PLLMODE (Bit 20)                          */
#define SCU_PLLCON_PLLMODE_Msk            (0x100000UL)              /*!< SCU PLLCON: PLLMODE (Bitfield-Mask: 0x01)             */
#define SCU_PLLCON_PREDIV_Pos             (16UL)                    /*!< SCU PLLCON: PREDIV (Bit 16)                           */
#define SCU_PLLCON_PREDIV_Msk             (0x70000UL)               /*!< SCU PLLCON: PREDIV (Bitfield-Mask: 0x07)              */
#define SCU_PLLCON_POSTDIV1_Pos           (8UL)                     /*!< SCU PLLCON: POSTDIV1 (Bit 8)                          */
#define SCU_PLLCON_POSTDIV1_Msk           (0xff00UL)                /*!< SCU PLLCON: POSTDIV1 (Bitfield-Mask: 0xff)            */
#define SCU_PLLCON_POSTDIV2_Pos           (4UL)                     /*!< SCU PLLCON: POSTDIV2 (Bit 4)                          */
#define SCU_PLLCON_POSTDIV2_Msk           (0xf0UL)                  /*!< SCU PLLCON: POSTDIV2 (Bitfield-Mask: 0x0f)            */
#define SCU_PLLCON_OUTDIV_Pos             (0UL)                     /*!< SCU PLLCON: OUTDIV (Bit 0)                            */
#define SCU_PLLCON_OUTDIV_Msk             (0xfUL)                   /*!< SCU PLLCON: OUTDIV (Bitfield-Mask: 0x0f)              */
/* ========================================================  VDCCON  ========================================================= */
#define SCU_VDCCON_VDCWDLY_Pos            (0UL)                     /*!< SCU VDCCON: VDCWDLY (Bit 0)                           */
#define SCU_VDCCON_VDCWDLY_Msk            (0xffUL)                  /*!< SCU VDCCON: VDCWDLY (Bitfield-Mask: 0xff)             */
/* =========================================================  LVICR  ========================================================= */
#define SCU_LVICR_LVIEN_Pos               (7UL)                     /*!< SCU LVICR: LVIEN (Bit 7)                              */
#define SCU_LVICR_LVIEN_Msk               (0x80UL)                  /*!< SCU LVICR: LVIEN (Bitfield-Mask: 0x01)                */
#define SCU_LVICR_LVIINTEN_Pos            (5UL)                     /*!< SCU LVICR: LVIINTEN (Bit 5)                           */
#define SCU_LVICR_LVIINTEN_Msk            (0x20UL)                  /*!< SCU LVICR: LVIINTEN (Bitfield-Mask: 0x01)             */
#define SCU_LVICR_LVIAON_Pos              (4UL)                     /*!< SCU LVICR: LVIAON (Bit 4)                             */
#define SCU_LVICR_LVIAON_Msk              (0x10UL)                  /*!< SCU LVICR: LVIAON (Bitfield-Mask: 0x01)               */
#define SCU_LVICR_LVIVS_Pos               (0UL)                     /*!< SCU LVICR: LVIVS (Bit 0)                              */
#define SCU_LVICR_LVIVS_Msk               (0xfUL)                   /*!< SCU LVICR: LVIVS (Bitfield-Mask: 0x0f)                */
/* =========================================================  LVISR  ========================================================= */
#define SCU_LVISR_WTIDKY_Pos              (24UL)                    /*!< SCU LVISR: WTIDKY (Bit 24)                            */
#define SCU_LVISR_WTIDKY_Msk              (0xff000000UL)            /*!< SCU LVISR: WTIDKY (Bitfield-Mask: 0xff)               */
#define SCU_LVISR_LVIIFLAG_Pos            (5UL)                     /*!< SCU LVISR: LVIIFLAG (Bit 5)                           */
#define SCU_LVISR_LVIIFLAG_Msk            (0x20UL)                  /*!< SCU LVISR: LVIIFLAG (Bitfield-Mask: 0x01)             */
#define SCU_LVISR_LVIINTSTS_Pos           (0UL)                     /*!< SCU LVISR: LVIINTSTS (Bit 0)                          */
#define SCU_LVISR_LVIINTSTS_Msk           (0x1UL)                   /*!< SCU LVISR: LVIINTSTS (Bitfield-Mask: 0x01)            */
/* =========================================================  LVRCR  ========================================================= */
#define SCU_LVRCR_LVREN_Pos               (8UL)                     /*!< SCU LVRCR: LVREN (Bit 8)                              */
#define SCU_LVRCR_LVREN_Msk               (0xff00UL)                /*!< SCU LVRCR: LVREN (Bitfield-Mask: 0xff)                */
#define SCU_LVRCR_LVRAON_Pos              (4UL)                     /*!< SCU LVRCR: LVRAON (Bit 4)                             */
#define SCU_LVRCR_LVRAON_Msk              (0x10UL)                  /*!< SCU LVRCR: LVRAON (Bitfield-Mask: 0x01)               */
#define SCU_LVRCR_LVRVS_Pos               (0UL)                     /*!< SCU LVRCR: LVRVS (Bit 0)                              */
#define SCU_LVRCR_LVRVS_Msk               (0xfUL)                   /*!< SCU LVRCR: LVRVS (Bitfield-Mask: 0x0f)                */
/* =========================================================  EOSCR  ========================================================= */
#define SCU_EOSCR_LSEISEL_Pos             (24UL)                    /*!< SCU EOSCR: LSEISEL (Bit 24)                           */
#define SCU_EOSCR_LSEISEL_Msk             (0x3000000UL)             /*!< SCU EOSCR: LSEISEL (Bitfield-Mask: 0x03)              */
#define SCU_EOSCR_LSENFEN_Pos             (16UL)                    /*!< SCU EOSCR: LSENFEN (Bit 16)                           */
#define SCU_EOSCR_LSENFEN_Msk             (0x10000UL)               /*!< SCU EOSCR: LSENFEN (Bitfield-Mask: 0x01)              */
#define SCU_EOSCR_HSEISEL_Pos             (8UL)                     /*!< SCU EOSCR: HSEISEL (Bit 8)                            */
#define SCU_EOSCR_HSEISEL_Msk             (0x300UL)                 /*!< SCU EOSCR: HSEISEL (Bitfield-Mask: 0x03)              */
#define SCU_EOSCR_HSENFEN_Pos             (4UL)                     /*!< SCU EOSCR: HSENFEN (Bit 4)                            */
#define SCU_EOSCR_HSENFEN_Msk             (0x10UL)                  /*!< SCU EOSCR: HSENFEN (Bitfield-Mask: 0x01)              */
#define SCU_EOSCR_HSENFSEL_Pos            (0UL)                     /*!< SCU EOSCR: HSENFSEL (Bit 0)                           */
#define SCU_EOSCR_HSENFSEL_Msk            (0x3UL)                   /*!< SCU EOSCR: HSENFSEL (Bitfield-Mask: 0x03)             */
/* =========================================================  MCCR1  ========================================================= */
#define SCU_MCCR1_WDTCSEL_Pos             (24UL)                    /*!< SCU MCCR1: WDTCSEL (Bit 24)                           */
#define SCU_MCCR1_WDTCSEL_Msk             (0x7000000UL)             /*!< SCU MCCR1: WDTCSEL (Bitfield-Mask: 0x07)              */
#define SCU_MCCR1_WDTCDIV_Pos             (16UL)                    /*!< SCU MCCR1: WDTCDIV (Bit 16)                           */
#define SCU_MCCR1_WDTCDIV_Msk             (0xff0000UL)              /*!< SCU MCCR1: WDTCDIV (Bitfield-Mask: 0xff)              */
#define SCU_MCCR1_STCSEL_Pos              (8UL)                     /*!< SCU MCCR1: STCSEL (Bit 8)                             */
#define SCU_MCCR1_STCSEL_Msk              (0x700UL)                 /*!< SCU MCCR1: STCSEL (Bitfield-Mask: 0x07)               */
#define SCU_MCCR1_STCDIV_Pos              (0UL)                     /*!< SCU MCCR1: STCDIV (Bit 0)                             */
#define SCU_MCCR1_STCDIV_Msk              (0xffUL)                  /*!< SCU MCCR1: STCDIV (Bitfield-Mask: 0xff)               */
/* =========================================================  MCCR2  ========================================================= */
#define SCU_MCCR2_MPWM1CSEL_Pos           (24UL)                    /*!< SCU MCCR2: MPWM1CSEL (Bit 24)                         */
#define SCU_MCCR2_MPWM1CSEL_Msk           (0x7000000UL)             /*!< SCU MCCR2: MPWM1CSEL (Bitfield-Mask: 0x07)            */
#define SCU_MCCR2_MPWM1CDIV_Pos           (16UL)                    /*!< SCU MCCR2: MPWM1CDIV (Bit 16)                         */
#define SCU_MCCR2_MPWM1CDIV_Msk           (0xff0000UL)              /*!< SCU MCCR2: MPWM1CDIV (Bitfield-Mask: 0xff)            */
#define SCU_MCCR2_MPWM0CSEL_Pos           (8UL)                     /*!< SCU MCCR2: MPWM0CSEL (Bit 8)                          */
#define SCU_MCCR2_MPWM0CSEL_Msk           (0x700UL)                 /*!< SCU MCCR2: MPWM0CSEL (Bitfield-Mask: 0x07)            */
#define SCU_MCCR2_MPWM0CDIV_Pos           (0UL)                     /*!< SCU MCCR2: MPWM0CDIV (Bit 0)                          */
#define SCU_MCCR2_MPWM0CDIV_Msk           (0xffUL)                  /*!< SCU MCCR2: MPWM0CDIV (Bitfield-Mask: 0xff)            */
/* =========================================================  MCCR3  ========================================================= */
#define SCU_MCCR3_TIMER59CSEL_Pos         (24UL)                    /*!< SCU MCCR3: TIMER59CSEL (Bit 24)                       */
#define SCU_MCCR3_TIMER59CSEL_Msk         (0x7000000UL)             /*!< SCU MCCR3: TIMER59CSEL (Bitfield-Mask: 0x07)          */
#define SCU_MCCR3_TIMER59CDIV_Pos         (16UL)                    /*!< SCU MCCR3: TIMER59CDIV (Bit 16)                       */
#define SCU_MCCR3_TIMER59CDIV_Msk         (0xff0000UL)              /*!< SCU MCCR3: TIMER59CDIV (Bitfield-Mask: 0xff)          */
#define SCU_MCCR3_TIMER04CSEL_Pos         (8UL)                     /*!< SCU MCCR3: TIMER04CSEL (Bit 8)                        */
#define SCU_MCCR3_TIMER04CSEL_Msk         (0x700UL)                 /*!< SCU MCCR3: TIMER04CSEL (Bitfield-Mask: 0x07)          */
#define SCU_MCCR3_TIMER04CDIV_Pos         (0UL)                     /*!< SCU MCCR3: TIMER04CDIV (Bit 0)                        */
#define SCU_MCCR3_TIMER04CDIV_Msk         (0xffUL)                  /*!< SCU MCCR3: TIMER04CDIV (Bitfield-Mask: 0xff)          */
/* =========================================================  MCCR4  ========================================================= */
#define SCU_MCCR4_PGADCSEL_Pos            (24UL)                    /*!< SCU MCCR4: PGADCSEL (Bit 24)                          */
#define SCU_MCCR4_PGADCSEL_Msk            (0x7000000UL)             /*!< SCU MCCR4: PGADCSEL (Bitfield-Mask: 0x07)             */
#define SCU_MCCR4_PGADCDIV_Pos            (16UL)                    /*!< SCU MCCR4: PGADCDIV (Bit 16)                          */
#define SCU_MCCR4_PGADCDIV_Msk            (0xff0000UL)              /*!< SCU MCCR4: PGADCDIV (Bitfield-Mask: 0xff)             */
/* =========================================================  MCCR5  ========================================================= */
#define SCU_MCCR5_PGCDCSEL_Pos            (24UL)                    /*!< SCU MCCR5: PGCDCSEL (Bit 24)                          */
#define SCU_MCCR5_PGCDCSEL_Msk            (0x7000000UL)             /*!< SCU MCCR5: PGCDCSEL (Bitfield-Mask: 0x07)             */
#define SCU_MCCR5_PGCDCDIV_Pos            (16UL)                    /*!< SCU MCCR5: PGCDCDIV (Bit 16)                          */
#define SCU_MCCR5_PGCDCDIV_Msk            (0xff0000UL)              /*!< SCU MCCR5: PGCDCDIV (Bitfield-Mask: 0xff)             */
#define SCU_MCCR5_PGBDCSEL_Pos            (8UL)                     /*!< SCU MCCR5: PGBDCSEL (Bit 8)                           */
#define SCU_MCCR5_PGBDCSEL_Msk            (0x700UL)                 /*!< SCU MCCR5: PGBDCSEL (Bitfield-Mask: 0x07)             */
#define SCU_MCCR5_PGBDCDIV_Pos            (0UL)                     /*!< SCU MCCR5: PGBDCDIV (Bit 0)                           */
#define SCU_MCCR5_PGBDCDIV_Msk            (0xffUL)                  /*!< SCU MCCR5: PGBDCDIV (Bitfield-Mask: 0xff)             */
/* =========================================================  MCCR6  ========================================================= */
#define SCU_MCCR6_FRT1CSEL_Pos            (24UL)                    /*!< SCU MCCR6: FRT1CSEL (Bit 24)                          */
#define SCU_MCCR6_FRT1CSEL_Msk            (0x7000000UL)             /*!< SCU MCCR6: FRT1CSEL (Bitfield-Mask: 0x07)             */
#define SCU_MCCR6_FRT1CDIV_Pos            (16UL)                    /*!< SCU MCCR6: FRT1CDIV (Bit 16)                          */
#define SCU_MCCR6_FRT1CDIV_Msk            (0xff0000UL)              /*!< SCU MCCR6: FRT1CDIV (Bitfield-Mask: 0xff)             */
#define SCU_MCCR6_FRT0CSEL_Pos            (8UL)                     /*!< SCU MCCR6: FRT0CSEL (Bit 8)                           */
#define SCU_MCCR6_FRT0CSEL_Msk            (0x700UL)                 /*!< SCU MCCR6: FRT0CSEL (Bitfield-Mask: 0x07)             */
#define SCU_MCCR6_FRT0CDIV_Pos            (0UL)                     /*!< SCU MCCR6: FRT0CDIV (Bit 0)                           */
#define SCU_MCCR6_FRT0CDIV_Msk            (0xffUL)                  /*!< SCU MCCR6: FRT0CDIV (Bitfield-Mask: 0xff)             */
/* =========================================================  MCCR7  ========================================================= */
#define SCU_MCCR7_UARTCSEL_Pos            (24UL)                    /*!< SCU MCCR7: UARTCSEL (Bit 24)                          */
#define SCU_MCCR7_UARTCSEL_Msk            (0x7000000UL)             /*!< SCU MCCR7: UARTCSEL (Bitfield-Mask: 0x07)             */
#define SCU_MCCR7_UARTCDIV_Pos            (16UL)                    /*!< SCU MCCR7: UARTCDIV (Bit 16)                          */
#define SCU_MCCR7_UARTCDIV_Msk            (0xff0000UL)              /*!< SCU MCCR7: UARTCDIV (Bitfield-Mask: 0xff)             */
#define SCU_MCCR7_CANCSEL_Pos             (8UL)                     /*!< SCU MCCR7: CANCSEL (Bit 8)                            */
#define SCU_MCCR7_CANCSEL_Msk             (0x700UL)                 /*!< SCU MCCR7: CANCSEL (Bitfield-Mask: 0x07)              */
#define SCU_MCCR7_CANCDIV_Pos             (0UL)                     /*!< SCU MCCR7: CANCDIV (Bit 0)                            */
#define SCU_MCCR7_CANCDIV_Msk             (0xffUL)                  /*!< SCU MCCR7: CANCDIV (Bitfield-Mask: 0xff)              */
/* ========================================================  SYSTEN  ========================================================= */
#define SCU_SYSTEN_ENS_Pos                (8UL)                     /*!< SCU SYSTEN: ENS (Bit 8)                               */
#define SCU_SYSTEN_ENS_Msk                (0x100UL)                 /*!< SCU SYSTEN: ENS (Bitfield-Mask: 0x01)                 */
#define SCU_SYSTEN_SYSTEN_Pos             (0UL)                     /*!< SCU SYSTEN: SYSTEN (Bit 0)                            */
#define SCU_SYSTEN_SYSTEN_Msk             (0xffUL)                  /*!< SCU SYSTEN: SYSTEN (Bitfield-Mask: 0xff)              */


/* =========================================================================================================================== */
/* ================                                            PCU                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  MR1  ========================================================== */
#define PCU_MR1_P7MUX_Pos                 (28UL)                    /*!< PCU MR1: P7MUX (Bit 28)                               */
#define PCU_MR1_P7MUX_Msk                 (0x70000000UL)            /*!< PCU MR1: P7MUX (Bitfield-Mask: 0x07)                  */
#define PCU_MR1_P6MUX_Pos                 (24UL)                    /*!< PCU MR1: P6MUX (Bit 24)                               */
#define PCU_MR1_P6MUX_Msk                 (0x7000000UL)             /*!< PCU MR1: P6MUX (Bitfield-Mask: 0x07)                  */
#define PCU_MR1_P5MUX_Pos                 (20UL)                    /*!< PCU MR1: P5MUX (Bit 20)                               */
#define PCU_MR1_P5MUX_Msk                 (0x700000UL)              /*!< PCU MR1: P5MUX (Bitfield-Mask: 0x07)                  */
#define PCU_MR1_P4MUX_Pos                 (16UL)                    /*!< PCU MR1: P4MUX (Bit 16)                               */
#define PCU_MR1_P4MUX_Msk                 (0x70000UL)               /*!< PCU MR1: P4MUX (Bitfield-Mask: 0x07)                  */
#define PCU_MR1_P3MUX_Pos                 (12UL)                    /*!< PCU MR1: P3MUX (Bit 12)                               */
#define PCU_MR1_P3MUX_Msk                 (0x7000UL)                /*!< PCU MR1: P3MUX (Bitfield-Mask: 0x07)                  */
#define PCU_MR1_P2MUX_Pos                 (8UL)                     /*!< PCU MR1: P2MUX (Bit 8)                                */
#define PCU_MR1_P2MUX_Msk                 (0x700UL)                 /*!< PCU MR1: P2MUX (Bitfield-Mask: 0x07)                  */
#define PCU_MR1_P1MUX_Pos                 (4UL)                     /*!< PCU MR1: P1MUX (Bit 4)                                */
#define PCU_MR1_P1MUX_Msk                 (0x70UL)                  /*!< PCU MR1: P1MUX (Bitfield-Mask: 0x07)                  */
#define PCU_MR1_P0MUX_Pos                 (0UL)                     /*!< PCU MR1: P0MUX (Bit 0)                                */
#define PCU_MR1_P0MUX_Msk                 (0x7UL)                   /*!< PCU MR1: P0MUX (Bitfield-Mask: 0x07)                  */
/* ==========================================================  MR2  ========================================================== */
#define PCU_MR2_P15MUX_Pos                (28UL)                    /*!< PCU MR2: P15MUX (Bit 28)                              */
#define PCU_MR2_P15MUX_Msk                (0x70000000UL)            /*!< PCU MR2: P15MUX (Bitfield-Mask: 0x07)                 */
#define PCU_MR2_P14MUX_Pos                (24UL)                    /*!< PCU MR2: P14MUX (Bit 24)                              */
#define PCU_MR2_P14MUX_Msk                (0x7000000UL)             /*!< PCU MR2: P14MUX (Bitfield-Mask: 0x07)                 */
#define PCU_MR2_P13MUX_Pos                (20UL)                    /*!< PCU MR2: P13MUX (Bit 20)                              */
#define PCU_MR2_P13MUX_Msk                (0x700000UL)              /*!< PCU MR2: P13MUX (Bitfield-Mask: 0x07)                 */
#define PCU_MR2_P12MUX_Pos                (16UL)                    /*!< PCU MR2: P12MUX (Bit 16)                              */
#define PCU_MR2_P12MUX_Msk                (0x70000UL)               /*!< PCU MR2: P12MUX (Bitfield-Mask: 0x07)                 */
#define PCU_MR2_P11MUX_Pos                (12UL)                    /*!< PCU MR2: P11MUX (Bit 12)                              */
#define PCU_MR2_P11MUX_Msk                (0x7000UL)                /*!< PCU MR2: P11MUX (Bitfield-Mask: 0x07)                 */
#define PCU_MR2_P10MUX_Pos                (8UL)                     /*!< PCU MR2: P10MUX (Bit 8)                               */
#define PCU_MR2_P10MUX_Msk                (0x700UL)                 /*!< PCU MR2: P10MUX (Bitfield-Mask: 0x07)                 */
#define PCU_MR2_P9MUX_Pos                 (4UL)                     /*!< PCU MR2: P9MUX (Bit 4)                                */
#define PCU_MR2_P9MUX_Msk                 (0x70UL)                  /*!< PCU MR2: P9MUX (Bitfield-Mask: 0x07)                  */
#define PCU_MR2_P8MUX_Pos                 (0UL)                     /*!< PCU MR2: P8MUX (Bit 0)                                */
#define PCU_MR2_P8MUX_Msk                 (0x7UL)                   /*!< PCU MR2: P8MUX (Bitfield-Mask: 0x07)                  */
/* ==========================================================  CR  =========================================================== */
#define PCU_CR_P15_Pos                    (30UL)                    /*!< PCU CR: P15 (Bit 30)                                  */
#define PCU_CR_P15_Msk                    (0xc0000000UL)            /*!< PCU CR: P15 (Bitfield-Mask: 0x03)                     */
#define PCU_CR_P14_Pos                    (28UL)                    /*!< PCU CR: P14 (Bit 28)                                  */
#define PCU_CR_P14_Msk                    (0x30000000UL)            /*!< PCU CR: P14 (Bitfield-Mask: 0x03)                     */
#define PCU_CR_P13_Pos                    (26UL)                    /*!< PCU CR: P13 (Bit 26)                                  */
#define PCU_CR_P13_Msk                    (0xc000000UL)             /*!< PCU CR: P13 (Bitfield-Mask: 0x03)                     */
#define PCU_CR_P12_Pos                    (24UL)                    /*!< PCU CR: P12 (Bit 24)                                  */
#define PCU_CR_P12_Msk                    (0x3000000UL)             /*!< PCU CR: P12 (Bitfield-Mask: 0x03)                     */
#define PCU_CR_P11_Pos                    (22UL)                    /*!< PCU CR: P11 (Bit 22)                                  */
#define PCU_CR_P11_Msk                    (0xc00000UL)              /*!< PCU CR: P11 (Bitfield-Mask: 0x03)                     */
#define PCU_CR_P10_Pos                    (20UL)                    /*!< PCU CR: P10 (Bit 20)                                  */
#define PCU_CR_P10_Msk                    (0x300000UL)              /*!< PCU CR: P10 (Bitfield-Mask: 0x03)                     */
#define PCU_CR_P9_Pos                     (18UL)                    /*!< PCU CR: P9 (Bit 18)                                   */
#define PCU_CR_P9_Msk                     (0xc0000UL)               /*!< PCU CR: P9 (Bitfield-Mask: 0x03)                      */
#define PCU_CR_P8_Pos                     (16UL)                    /*!< PCU CR: P8 (Bit 16)                                   */
#define PCU_CR_P8_Msk                     (0x30000UL)               /*!< PCU CR: P8 (Bitfield-Mask: 0x03)                      */
#define PCU_CR_P7_Pos                     (14UL)                    /*!< PCU CR: P7 (Bit 14)                                   */
#define PCU_CR_P7_Msk                     (0xc000UL)                /*!< PCU CR: P7 (Bitfield-Mask: 0x03)                      */
#define PCU_CR_P6_Pos                     (12UL)                    /*!< PCU CR: P6 (Bit 12)                                   */
#define PCU_CR_P6_Msk                     (0x3000UL)                /*!< PCU CR: P6 (Bitfield-Mask: 0x03)                      */
#define PCU_CR_P5_Pos                     (10UL)                    /*!< PCU CR: P5 (Bit 10)                                   */
#define PCU_CR_P5_Msk                     (0xc00UL)                 /*!< PCU CR: P5 (Bitfield-Mask: 0x03)                      */
#define PCU_CR_P4_Pos                     (8UL)                     /*!< PCU CR: P4 (Bit 8)                                    */
#define PCU_CR_P4_Msk                     (0x300UL)                 /*!< PCU CR: P4 (Bitfield-Mask: 0x03)                      */
#define PCU_CR_P3_Pos                     (6UL)                     /*!< PCU CR: P3 (Bit 6)                                    */
#define PCU_CR_P3_Msk                     (0xc0UL)                  /*!< PCU CR: P3 (Bitfield-Mask: 0x03)                      */
#define PCU_CR_P2_Pos                     (4UL)                     /*!< PCU CR: P2 (Bit 4)                                    */
#define PCU_CR_P2_Msk                     (0x30UL)                  /*!< PCU CR: P2 (Bitfield-Mask: 0x03)                      */
#define PCU_CR_P1_Pos                     (2UL)                     /*!< PCU CR: P1 (Bit 2)                                    */
#define PCU_CR_P1_Msk                     (0xcUL)                   /*!< PCU CR: P1 (Bitfield-Mask: 0x03)                      */
#define PCU_CR_P0_Pos                     (0UL)                     /*!< PCU CR: P0 (Bit 0)                                    */
#define PCU_CR_P0_Msk                     (0x3UL)                   /*!< PCU CR: P0 (Bitfield-Mask: 0x03)                      */
/* =========================================================  PRCR  ========================================================== */
#define PCU_PRCR_PUE15_Pos                (30UL)                    /*!< PCU PRCR: PUE15 (Bit 30)                              */
#define PCU_PRCR_PUE15_Msk                (0xc0000000UL)            /*!< PCU PRCR: PUE15 (Bitfield-Mask: 0x03)                 */
#define PCU_PRCR_PUE14_Pos                (28UL)                    /*!< PCU PRCR: PUE14 (Bit 28)                              */
#define PCU_PRCR_PUE14_Msk                (0x30000000UL)            /*!< PCU PRCR: PUE14 (Bitfield-Mask: 0x03)                 */
#define PCU_PRCR_PUE13_Pos                (26UL)                    /*!< PCU PRCR: PUE13 (Bit 26)                              */
#define PCU_PRCR_PUE13_Msk                (0xc000000UL)             /*!< PCU PRCR: PUE13 (Bitfield-Mask: 0x03)                 */
#define PCU_PRCR_PUE12_Pos                (24UL)                    /*!< PCU PRCR: PUE12 (Bit 24)                              */
#define PCU_PRCR_PUE12_Msk                (0x3000000UL)             /*!< PCU PRCR: PUE12 (Bitfield-Mask: 0x03)                 */
#define PCU_PRCR_PUE11_Pos                (22UL)                    /*!< PCU PRCR: PUE11 (Bit 22)                              */
#define PCU_PRCR_PUE11_Msk                (0xc00000UL)              /*!< PCU PRCR: PUE11 (Bitfield-Mask: 0x03)                 */
#define PCU_PRCR_PUE10_Pos                (20UL)                    /*!< PCU PRCR: PUE10 (Bit 20)                              */
#define PCU_PRCR_PUE10_Msk                (0x300000UL)              /*!< PCU PRCR: PUE10 (Bitfield-Mask: 0x03)                 */
#define PCU_PRCR_PUE9_Pos                 (18UL)                    /*!< PCU PRCR: PUE9 (Bit 18)                               */
#define PCU_PRCR_PUE9_Msk                 (0xc0000UL)               /*!< PCU PRCR: PUE9 (Bitfield-Mask: 0x03)                  */
#define PCU_PRCR_PUE8_Pos                 (16UL)                    /*!< PCU PRCR: PUE8 (Bit 16)                               */
#define PCU_PRCR_PUE8_Msk                 (0x30000UL)               /*!< PCU PRCR: PUE8 (Bitfield-Mask: 0x03)                  */
#define PCU_PRCR_PUE7_Pos                 (14UL)                    /*!< PCU PRCR: PUE7 (Bit 14)                               */
#define PCU_PRCR_PUE7_Msk                 (0xc000UL)                /*!< PCU PRCR: PUE7 (Bitfield-Mask: 0x03)                  */
#define PCU_PRCR_PUE6_Pos                 (12UL)                    /*!< PCU PRCR: PUE6 (Bit 12)                               */
#define PCU_PRCR_PUE6_Msk                 (0x3000UL)                /*!< PCU PRCR: PUE6 (Bitfield-Mask: 0x03)                  */
#define PCU_PRCR_PUE5_Pos                 (10UL)                    /*!< PCU PRCR: PUE5 (Bit 10)                               */
#define PCU_PRCR_PUE5_Msk                 (0xc00UL)                 /*!< PCU PRCR: PUE5 (Bitfield-Mask: 0x03)                  */
#define PCU_PRCR_PUE4_Pos                 (8UL)                     /*!< PCU PRCR: PUE4 (Bit 8)                                */
#define PCU_PRCR_PUE4_Msk                 (0x300UL)                 /*!< PCU PRCR: PUE4 (Bitfield-Mask: 0x03)                  */
#define PCU_PRCR_PUE3_Pos                 (6UL)                     /*!< PCU PRCR: PUE3 (Bit 6)                                */
#define PCU_PRCR_PUE3_Msk                 (0xc0UL)                  /*!< PCU PRCR: PUE3 (Bitfield-Mask: 0x03)                  */
#define PCU_PRCR_PUE2_Pos                 (4UL)                     /*!< PCU PRCR: PUE2 (Bit 4)                                */
#define PCU_PRCR_PUE2_Msk                 (0x30UL)                  /*!< PCU PRCR: PUE2 (Bitfield-Mask: 0x03)                  */
#define PCU_PRCR_PUE1_Pos                 (2UL)                     /*!< PCU PRCR: PUE1 (Bit 2)                                */
#define PCU_PRCR_PUE1_Msk                 (0xcUL)                   /*!< PCU PRCR: PUE1 (Bitfield-Mask: 0x03)                  */
#define PCU_PRCR_PUE0_Pos                 (0UL)                     /*!< PCU PRCR: PUE0 (Bit 0)                                */
#define PCU_PRCR_PUE0_Msk                 (0x3UL)                   /*!< PCU PRCR: PUE0 (Bitfield-Mask: 0x03)                  */
/* ==========================================================  DER  ========================================================== */
#define PCU_DER_PDE15_Pos                 (15UL)                    /*!< PCU DER: PDE15 (Bit 15)                               */
#define PCU_DER_PDE15_Msk                 (0x8000UL)                /*!< PCU DER: PDE15 (Bitfield-Mask: 0x01)                  */
#define PCU_DER_PDE14_Pos                 (14UL)                    /*!< PCU DER: PDE14 (Bit 14)                               */
#define PCU_DER_PDE14_Msk                 (0x4000UL)                /*!< PCU DER: PDE14 (Bitfield-Mask: 0x01)                  */
#define PCU_DER_PDE13_Pos                 (13UL)                    /*!< PCU DER: PDE13 (Bit 13)                               */
#define PCU_DER_PDE13_Msk                 (0x2000UL)                /*!< PCU DER: PDE13 (Bitfield-Mask: 0x01)                  */
#define PCU_DER_PDE12_Pos                 (12UL)                    /*!< PCU DER: PDE12 (Bit 12)                               */
#define PCU_DER_PDE12_Msk                 (0x1000UL)                /*!< PCU DER: PDE12 (Bitfield-Mask: 0x01)                  */
#define PCU_DER_PDE11_Pos                 (11UL)                    /*!< PCU DER: PDE11 (Bit 11)                               */
#define PCU_DER_PDE11_Msk                 (0x800UL)                 /*!< PCU DER: PDE11 (Bitfield-Mask: 0x01)                  */
#define PCU_DER_PDE10_Pos                 (10UL)                    /*!< PCU DER: PDE10 (Bit 10)                               */
#define PCU_DER_PDE10_Msk                 (0x400UL)                 /*!< PCU DER: PDE10 (Bitfield-Mask: 0x01)                  */
#define PCU_DER_PDE9_Pos                  (9UL)                     /*!< PCU DER: PDE9 (Bit 9)                                 */
#define PCU_DER_PDE9_Msk                  (0x200UL)                 /*!< PCU DER: PDE9 (Bitfield-Mask: 0x01)                   */
#define PCU_DER_PDE8_Pos                  (8UL)                     /*!< PCU DER: PDE8 (Bit 8)                                 */
#define PCU_DER_PDE8_Msk                  (0x100UL)                 /*!< PCU DER: PDE8 (Bitfield-Mask: 0x01)                   */
#define PCU_DER_PDE7_Pos                  (7UL)                     /*!< PCU DER: PDE7 (Bit 7)                                 */
#define PCU_DER_PDE7_Msk                  (0x80UL)                  /*!< PCU DER: PDE7 (Bitfield-Mask: 0x01)                   */
#define PCU_DER_PDE6_Pos                  (6UL)                     /*!< PCU DER: PDE6 (Bit 6)                                 */
#define PCU_DER_PDE6_Msk                  (0x40UL)                  /*!< PCU DER: PDE6 (Bitfield-Mask: 0x01)                   */
#define PCU_DER_PDE5_Pos                  (5UL)                     /*!< PCU DER: PDE5 (Bit 5)                                 */
#define PCU_DER_PDE5_Msk                  (0x20UL)                  /*!< PCU DER: PDE5 (Bitfield-Mask: 0x01)                   */
#define PCU_DER_PDE4_Pos                  (4UL)                     /*!< PCU DER: PDE4 (Bit 4)                                 */
#define PCU_DER_PDE4_Msk                  (0x10UL)                  /*!< PCU DER: PDE4 (Bitfield-Mask: 0x01)                   */
#define PCU_DER_PDE3_Pos                  (3UL)                     /*!< PCU DER: PDE3 (Bit 3)                                 */
#define PCU_DER_PDE3_Msk                  (0x8UL)                   /*!< PCU DER: PDE3 (Bitfield-Mask: 0x01)                   */
#define PCU_DER_PDE2_Pos                  (2UL)                     /*!< PCU DER: PDE2 (Bit 2)                                 */
#define PCU_DER_PDE2_Msk                  (0x4UL)                   /*!< PCU DER: PDE2 (Bitfield-Mask: 0x01)                   */
#define PCU_DER_PDE1_Pos                  (1UL)                     /*!< PCU DER: PDE1 (Bit 1)                                 */
#define PCU_DER_PDE1_Msk                  (0x2UL)                   /*!< PCU DER: PDE1 (Bitfield-Mask: 0x01)                   */
#define PCU_DER_PDE0_Pos                  (0UL)                     /*!< PCU DER: PDE0 (Bit 0)                                 */
#define PCU_DER_PDE0_Msk                  (0x1UL)                   /*!< PCU DER: PDE0 (Bitfield-Mask: 0x01)                   */
/* ==========================================================  STR  ========================================================== */
#define PCU_STR_PST15_Pos                 (15UL)                    /*!< PCU STR: PST15 (Bit 15)                               */
#define PCU_STR_PST15_Msk                 (0x8000UL)                /*!< PCU STR: PST15 (Bitfield-Mask: 0x01)                  */
#define PCU_STR_PST14_Pos                 (14UL)                    /*!< PCU STR: PST14 (Bit 14)                               */
#define PCU_STR_PST14_Msk                 (0x4000UL)                /*!< PCU STR: PST14 (Bitfield-Mask: 0x01)                  */
#define PCU_STR_PST13_Pos                 (13UL)                    /*!< PCU STR: PST13 (Bit 13)                               */
#define PCU_STR_PST13_Msk                 (0x2000UL)                /*!< PCU STR: PST13 (Bitfield-Mask: 0x01)                  */
#define PCU_STR_PST12_Pos                 (12UL)                    /*!< PCU STR: PST12 (Bit 12)                               */
#define PCU_STR_PST12_Msk                 (0x1000UL)                /*!< PCU STR: PST12 (Bitfield-Mask: 0x01)                  */
#define PCU_STR_PST11_Pos                 (11UL)                    /*!< PCU STR: PST11 (Bit 11)                               */
#define PCU_STR_PST11_Msk                 (0x800UL)                 /*!< PCU STR: PST11 (Bitfield-Mask: 0x01)                  */
#define PCU_STR_PST10_Pos                 (10UL)                    /*!< PCU STR: PST10 (Bit 10)                               */
#define PCU_STR_PST10_Msk                 (0x400UL)                 /*!< PCU STR: PST10 (Bitfield-Mask: 0x01)                  */
#define PCU_STR_PST9_Pos                  (9UL)                     /*!< PCU STR: PST9 (Bit 9)                                 */
#define PCU_STR_PST9_Msk                  (0x200UL)                 /*!< PCU STR: PST9 (Bitfield-Mask: 0x01)                   */
#define PCU_STR_PST8_Pos                  (8UL)                     /*!< PCU STR: PST8 (Bit 8)                                 */
#define PCU_STR_PST8_Msk                  (0x100UL)                 /*!< PCU STR: PST8 (Bitfield-Mask: 0x01)                   */
#define PCU_STR_PST7_Pos                  (7UL)                     /*!< PCU STR: PST7 (Bit 7)                                 */
#define PCU_STR_PST7_Msk                  (0x80UL)                  /*!< PCU STR: PST7 (Bitfield-Mask: 0x01)                   */
#define PCU_STR_PST6_Pos                  (6UL)                     /*!< PCU STR: PST6 (Bit 6)                                 */
#define PCU_STR_PST6_Msk                  (0x40UL)                  /*!< PCU STR: PST6 (Bitfield-Mask: 0x01)                   */
#define PCU_STR_PST5_Pos                  (5UL)                     /*!< PCU STR: PST5 (Bit 5)                                 */
#define PCU_STR_PST5_Msk                  (0x20UL)                  /*!< PCU STR: PST5 (Bitfield-Mask: 0x01)                   */
#define PCU_STR_PST4_Pos                  (4UL)                     /*!< PCU STR: PST4 (Bit 4)                                 */
#define PCU_STR_PST4_Msk                  (0x10UL)                  /*!< PCU STR: PST4 (Bitfield-Mask: 0x01)                   */
#define PCU_STR_PST3_Pos                  (3UL)                     /*!< PCU STR: PST3 (Bit 3)                                 */
#define PCU_STR_PST3_Msk                  (0x8UL)                   /*!< PCU STR: PST3 (Bitfield-Mask: 0x01)                   */
#define PCU_STR_PST2_Pos                  (2UL)                     /*!< PCU STR: PST2 (Bit 2)                                 */
#define PCU_STR_PST2_Msk                  (0x4UL)                   /*!< PCU STR: PST2 (Bitfield-Mask: 0x01)                   */
#define PCU_STR_PST1_Pos                  (1UL)                     /*!< PCU STR: PST1 (Bit 1)                                 */
#define PCU_STR_PST1_Msk                  (0x2UL)                   /*!< PCU STR: PST1 (Bitfield-Mask: 0x01)                   */
#define PCU_STR_PST0_Pos                  (0UL)                     /*!< PCU STR: PST0 (Bit 0)                                 */
#define PCU_STR_PST0_Msk                  (0x1UL)                   /*!< PCU STR: PST0 (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IER  ========================================================== */
#define PCU_IER_PIE15_Pos                 (30UL)                    /*!< PCU IER: PIE15 (Bit 30)                               */
#define PCU_IER_PIE15_Msk                 (0xc0000000UL)            /*!< PCU IER: PIE15 (Bitfield-Mask: 0x03)                  */
#define PCU_IER_PIE14_Pos                 (28UL)                    /*!< PCU IER: PIE14 (Bit 28)                               */
#define PCU_IER_PIE14_Msk                 (0x30000000UL)            /*!< PCU IER: PIE14 (Bitfield-Mask: 0x03)                  */
#define PCU_IER_PIE13_Pos                 (26UL)                    /*!< PCU IER: PIE13 (Bit 26)                               */
#define PCU_IER_PIE13_Msk                 (0xc000000UL)             /*!< PCU IER: PIE13 (Bitfield-Mask: 0x03)                  */
#define PCU_IER_PIE12_Pos                 (24UL)                    /*!< PCU IER: PIE12 (Bit 24)                               */
#define PCU_IER_PIE12_Msk                 (0x3000000UL)             /*!< PCU IER: PIE12 (Bitfield-Mask: 0x03)                  */
#define PCU_IER_PIE11_Pos                 (22UL)                    /*!< PCU IER: PIE11 (Bit 22)                               */
#define PCU_IER_PIE11_Msk                 (0xc00000UL)              /*!< PCU IER: PIE11 (Bitfield-Mask: 0x03)                  */
#define PCU_IER_PIE10_Pos                 (20UL)                    /*!< PCU IER: PIE10 (Bit 20)                               */
#define PCU_IER_PIE10_Msk                 (0x300000UL)              /*!< PCU IER: PIE10 (Bitfield-Mask: 0x03)                  */
#define PCU_IER_PIE9_Pos                  (18UL)                    /*!< PCU IER: PIE9 (Bit 18)                                */
#define PCU_IER_PIE9_Msk                  (0xc0000UL)               /*!< PCU IER: PIE9 (Bitfield-Mask: 0x03)                   */
#define PCU_IER_PIE8_Pos                  (16UL)                    /*!< PCU IER: PIE8 (Bit 16)                                */
#define PCU_IER_PIE8_Msk                  (0x30000UL)               /*!< PCU IER: PIE8 (Bitfield-Mask: 0x03)                   */
#define PCU_IER_PIE7_Pos                  (14UL)                    /*!< PCU IER: PIE7 (Bit 14)                                */
#define PCU_IER_PIE7_Msk                  (0xc000UL)                /*!< PCU IER: PIE7 (Bitfield-Mask: 0x03)                   */
#define PCU_IER_PIE6_Pos                  (12UL)                    /*!< PCU IER: PIE6 (Bit 12)                                */
#define PCU_IER_PIE6_Msk                  (0x3000UL)                /*!< PCU IER: PIE6 (Bitfield-Mask: 0x03)                   */
#define PCU_IER_PIE5_Pos                  (10UL)                    /*!< PCU IER: PIE5 (Bit 10)                                */
#define PCU_IER_PIE5_Msk                  (0xc00UL)                 /*!< PCU IER: PIE5 (Bitfield-Mask: 0x03)                   */
#define PCU_IER_PIE4_Pos                  (8UL)                     /*!< PCU IER: PIE4 (Bit 8)                                 */
#define PCU_IER_PIE4_Msk                  (0x300UL)                 /*!< PCU IER: PIE4 (Bitfield-Mask: 0x03)                   */
#define PCU_IER_PIE3_Pos                  (6UL)                     /*!< PCU IER: PIE3 (Bit 6)                                 */
#define PCU_IER_PIE3_Msk                  (0xc0UL)                  /*!< PCU IER: PIE3 (Bitfield-Mask: 0x03)                   */
#define PCU_IER_PIE2_Pos                  (4UL)                     /*!< PCU IER: PIE2 (Bit 4)                                 */
#define PCU_IER_PIE2_Msk                  (0x30UL)                  /*!< PCU IER: PIE2 (Bitfield-Mask: 0x03)                   */
#define PCU_IER_PIE1_Pos                  (2UL)                     /*!< PCU IER: PIE1 (Bit 2)                                 */
#define PCU_IER_PIE1_Msk                  (0xcUL)                   /*!< PCU IER: PIE1 (Bitfield-Mask: 0x03)                   */
#define PCU_IER_PIE0_Pos                  (0UL)                     /*!< PCU IER: PIE0 (Bit 0)                                 */
#define PCU_IER_PIE0_Msk                  (0x3UL)                   /*!< PCU IER: PIE0 (Bitfield-Mask: 0x03)                   */
/* ==========================================================  ISR  ========================================================== */
#define PCU_ISR_PIS15_Pos                 (30UL)                    /*!< PCU ISR: PIS15 (Bit 30)                               */
#define PCU_ISR_PIS15_Msk                 (0xc0000000UL)            /*!< PCU ISR: PIS15 (Bitfield-Mask: 0x03)                  */
#define PCU_ISR_PIS14_Pos                 (28UL)                    /*!< PCU ISR: PIS14 (Bit 28)                               */
#define PCU_ISR_PIS14_Msk                 (0x30000000UL)            /*!< PCU ISR: PIS14 (Bitfield-Mask: 0x03)                  */
#define PCU_ISR_PIS13_Pos                 (26UL)                    /*!< PCU ISR: PIS13 (Bit 26)                               */
#define PCU_ISR_PIS13_Msk                 (0xc000000UL)             /*!< PCU ISR: PIS13 (Bitfield-Mask: 0x03)                  */
#define PCU_ISR_PIS12_Pos                 (24UL)                    /*!< PCU ISR: PIS12 (Bit 24)                               */
#define PCU_ISR_PIS12_Msk                 (0x3000000UL)             /*!< PCU ISR: PIS12 (Bitfield-Mask: 0x03)                  */
#define PCU_ISR_PIS11_Pos                 (22UL)                    /*!< PCU ISR: PIS11 (Bit 22)                               */
#define PCU_ISR_PIS11_Msk                 (0xc00000UL)              /*!< PCU ISR: PIS11 (Bitfield-Mask: 0x03)                  */
#define PCU_ISR_PIS10_Pos                 (20UL)                    /*!< PCU ISR: PIS10 (Bit 20)                               */
#define PCU_ISR_PIS10_Msk                 (0x300000UL)              /*!< PCU ISR: PIS10 (Bitfield-Mask: 0x03)                  */
#define PCU_ISR_PIS9_Pos                  (18UL)                    /*!< PCU ISR: PIS9 (Bit 18)                                */
#define PCU_ISR_PIS9_Msk                  (0xc0000UL)               /*!< PCU ISR: PIS9 (Bitfield-Mask: 0x03)                   */
#define PCU_ISR_PIS8_Pos                  (16UL)                    /*!< PCU ISR: PIS8 (Bit 16)                                */
#define PCU_ISR_PIS8_Msk                  (0x30000UL)               /*!< PCU ISR: PIS8 (Bitfield-Mask: 0x03)                   */
#define PCU_ISR_PIS7_Pos                  (14UL)                    /*!< PCU ISR: PIS7 (Bit 14)                                */
#define PCU_ISR_PIS7_Msk                  (0xc000UL)                /*!< PCU ISR: PIS7 (Bitfield-Mask: 0x03)                   */
#define PCU_ISR_PIS6_Pos                  (12UL)                    /*!< PCU ISR: PIS6 (Bit 12)                                */
#define PCU_ISR_PIS6_Msk                  (0x3000UL)                /*!< PCU ISR: PIS6 (Bitfield-Mask: 0x03)                   */
#define PCU_ISR_PIS5_Pos                  (10UL)                    /*!< PCU ISR: PIS5 (Bit 10)                                */
#define PCU_ISR_PIS5_Msk                  (0xc00UL)                 /*!< PCU ISR: PIS5 (Bitfield-Mask: 0x03)                   */
#define PCU_ISR_PIS4_Pos                  (8UL)                     /*!< PCU ISR: PIS4 (Bit 8)                                 */
#define PCU_ISR_PIS4_Msk                  (0x300UL)                 /*!< PCU ISR: PIS4 (Bitfield-Mask: 0x03)                   */
#define PCU_ISR_PIS3_Pos                  (6UL)                     /*!< PCU ISR: PIS3 (Bit 6)                                 */
#define PCU_ISR_PIS3_Msk                  (0xc0UL)                  /*!< PCU ISR: PIS3 (Bitfield-Mask: 0x03)                   */
#define PCU_ISR_PIS2_Pos                  (4UL)                     /*!< PCU ISR: PIS2 (Bit 4)                                 */
#define PCU_ISR_PIS2_Msk                  (0x30UL)                  /*!< PCU ISR: PIS2 (Bitfield-Mask: 0x03)                   */
#define PCU_ISR_PIS1_Pos                  (2UL)                     /*!< PCU ISR: PIS1 (Bit 2)                                 */
#define PCU_ISR_PIS1_Msk                  (0xcUL)                   /*!< PCU ISR: PIS1 (Bitfield-Mask: 0x03)                   */
#define PCU_ISR_PIS0_Pos                  (0UL)                     /*!< PCU ISR: PIS0 (Bit 0)                                 */
#define PCU_ISR_PIS0_Msk                  (0x3UL)                   /*!< PCU ISR: PIS0 (Bitfield-Mask: 0x03)                   */
/* ==========================================================  ICR  ========================================================== */
#define PCU_ICR_PIC15_Pos                 (30UL)                    /*!< PCU ICR: PIC15 (Bit 30)                               */
#define PCU_ICR_PIC15_Msk                 (0xc0000000UL)            /*!< PCU ICR: PIC15 (Bitfield-Mask: 0x03)                  */
#define PCU_ICR_PIC14_Pos                 (28UL)                    /*!< PCU ICR: PIC14 (Bit 28)                               */
#define PCU_ICR_PIC14_Msk                 (0x30000000UL)            /*!< PCU ICR: PIC14 (Bitfield-Mask: 0x03)                  */
#define PCU_ICR_PIC13_Pos                 (26UL)                    /*!< PCU ICR: PIC13 (Bit 26)                               */
#define PCU_ICR_PIC13_Msk                 (0xc000000UL)             /*!< PCU ICR: PIC13 (Bitfield-Mask: 0x03)                  */
#define PCU_ICR_PIC12_Pos                 (24UL)                    /*!< PCU ICR: PIC12 (Bit 24)                               */
#define PCU_ICR_PIC12_Msk                 (0x3000000UL)             /*!< PCU ICR: PIC12 (Bitfield-Mask: 0x03)                  */
#define PCU_ICR_PIC11_Pos                 (22UL)                    /*!< PCU ICR: PIC11 (Bit 22)                               */
#define PCU_ICR_PIC11_Msk                 (0xc00000UL)              /*!< PCU ICR: PIC11 (Bitfield-Mask: 0x03)                  */
#define PCU_ICR_PIC10_Pos                 (20UL)                    /*!< PCU ICR: PIC10 (Bit 20)                               */
#define PCU_ICR_PIC10_Msk                 (0x300000UL)              /*!< PCU ICR: PIC10 (Bitfield-Mask: 0x03)                  */
#define PCU_ICR_PIC9_Pos                  (18UL)                    /*!< PCU ICR: PIC9 (Bit 18)                                */
#define PCU_ICR_PIC9_Msk                  (0xc0000UL)               /*!< PCU ICR: PIC9 (Bitfield-Mask: 0x03)                   */
#define PCU_ICR_PIC8_Pos                  (16UL)                    /*!< PCU ICR: PIC8 (Bit 16)                                */
#define PCU_ICR_PIC8_Msk                  (0x30000UL)               /*!< PCU ICR: PIC8 (Bitfield-Mask: 0x03)                   */
#define PCU_ICR_PIC7_Pos                  (14UL)                    /*!< PCU ICR: PIC7 (Bit 14)                                */
#define PCU_ICR_PIC7_Msk                  (0xc000UL)                /*!< PCU ICR: PIC7 (Bitfield-Mask: 0x03)                   */
#define PCU_ICR_PIC6_Pos                  (12UL)                    /*!< PCU ICR: PIC6 (Bit 12)                                */
#define PCU_ICR_PIC6_Msk                  (0x3000UL)                /*!< PCU ICR: PIC6 (Bitfield-Mask: 0x03)                   */
#define PCU_ICR_PIC5_Pos                  (10UL)                    /*!< PCU ICR: PIC5 (Bit 10)                                */
#define PCU_ICR_PIC5_Msk                  (0xc00UL)                 /*!< PCU ICR: PIC5 (Bitfield-Mask: 0x03)                   */
#define PCU_ICR_PIC4_Pos                  (8UL)                     /*!< PCU ICR: PIC4 (Bit 8)                                 */
#define PCU_ICR_PIC4_Msk                  (0x300UL)                 /*!< PCU ICR: PIC4 (Bitfield-Mask: 0x03)                   */
#define PCU_ICR_PIC3_Pos                  (6UL)                     /*!< PCU ICR: PIC3 (Bit 6)                                 */
#define PCU_ICR_PIC3_Msk                  (0xc0UL)                  /*!< PCU ICR: PIC3 (Bitfield-Mask: 0x03)                   */
#define PCU_ICR_PIC2_Pos                  (4UL)                     /*!< PCU ICR: PIC2 (Bit 4)                                 */
#define PCU_ICR_PIC2_Msk                  (0x30UL)                  /*!< PCU ICR: PIC2 (Bitfield-Mask: 0x03)                   */
#define PCU_ICR_PIC1_Pos                  (2UL)                     /*!< PCU ICR: PIC1 (Bit 2)                                 */
#define PCU_ICR_PIC1_Msk                  (0xcUL)                   /*!< PCU ICR: PIC1 (Bitfield-Mask: 0x03)                   */
#define PCU_ICR_PIC0_Pos                  (0UL)                     /*!< PCU ICR: PIC0 (Bit 0)                                 */
#define PCU_ICR_PIC0_Msk                  (0x3UL)                   /*!< PCU ICR: PIC0 (Bitfield-Mask: 0x03)                   */
/* ==========================================================  ODR  ========================================================== */
#define PCU_ODR_POD_Pos                   (0UL)                     /*!< PCU ODR: POD (Bit 0)                                  */
#define PCU_ODR_POD_Msk                   (0xffffUL)                /*!< PCU ODR: POD (Bitfield-Mask: 0xffff)                  */
/* ==========================================================  IDR  ========================================================== */
#define PCU_IDR_PID_Pos                   (0UL)                     /*!< PCU IDR: PID (Bit 0)                                  */
#define PCU_IDR_PID_Msk                   (0xffffUL)                /*!< PCU IDR: PID (Bitfield-Mask: 0xffff)                  */
/* ==========================================================  PSR  ========================================================== */
#define PCU_PSR_BSD15_Pos                 (15UL)                    /*!< PCU PSR: BSD15 (Bit 15)                               */
#define PCU_PSR_BSD15_Msk                 (0x8000UL)                /*!< PCU PSR: BSD15 (Bitfield-Mask: 0x01)                  */
#define PCU_PSR_BSD14_Pos                 (14UL)                    /*!< PCU PSR: BSD14 (Bit 14)                               */
#define PCU_PSR_BSD14_Msk                 (0x4000UL)                /*!< PCU PSR: BSD14 (Bitfield-Mask: 0x01)                  */
#define PCU_PSR_BSD13_Pos                 (13UL)                    /*!< PCU PSR: BSD13 (Bit 13)                               */
#define PCU_PSR_BSD13_Msk                 (0x2000UL)                /*!< PCU PSR: BSD13 (Bitfield-Mask: 0x01)                  */
#define PCU_PSR_BSD12_Pos                 (12UL)                    /*!< PCU PSR: BSD12 (Bit 12)                               */
#define PCU_PSR_BSD12_Msk                 (0x1000UL)                /*!< PCU PSR: BSD12 (Bitfield-Mask: 0x01)                  */
#define PCU_PSR_BSD11_Pos                 (11UL)                    /*!< PCU PSR: BSD11 (Bit 11)                               */
#define PCU_PSR_BSD11_Msk                 (0x800UL)                 /*!< PCU PSR: BSD11 (Bitfield-Mask: 0x01)                  */
#define PCU_PSR_BSD10_Pos                 (10UL)                    /*!< PCU PSR: BSD10 (Bit 10)                               */
#define PCU_PSR_BSD10_Msk                 (0x400UL)                 /*!< PCU PSR: BSD10 (Bitfield-Mask: 0x01)                  */
#define PCU_PSR_BSD9_Pos                  (9UL)                     /*!< PCU PSR: BSD9 (Bit 9)                                 */
#define PCU_PSR_BSD9_Msk                  (0x200UL)                 /*!< PCU PSR: BSD9 (Bitfield-Mask: 0x01)                   */
#define PCU_PSR_BSD8_Pos                  (8UL)                     /*!< PCU PSR: BSD8 (Bit 8)                                 */
#define PCU_PSR_BSD8_Msk                  (0x100UL)                 /*!< PCU PSR: BSD8 (Bitfield-Mask: 0x01)                   */
#define PCU_PSR_BSD7_Pos                  (7UL)                     /*!< PCU PSR: BSD7 (Bit 7)                                 */
#define PCU_PSR_BSD7_Msk                  (0x80UL)                  /*!< PCU PSR: BSD7 (Bitfield-Mask: 0x01)                   */
#define PCU_PSR_BSD6_Pos                  (6UL)                     /*!< PCU PSR: BSD6 (Bit 6)                                 */
#define PCU_PSR_BSD6_Msk                  (0x40UL)                  /*!< PCU PSR: BSD6 (Bitfield-Mask: 0x01)                   */
#define PCU_PSR_BSD5_Pos                  (5UL)                     /*!< PCU PSR: BSD5 (Bit 5)                                 */
#define PCU_PSR_BSD5_Msk                  (0x20UL)                  /*!< PCU PSR: BSD5 (Bitfield-Mask: 0x01)                   */
#define PCU_PSR_BSD4_Pos                  (4UL)                     /*!< PCU PSR: BSD4 (Bit 4)                                 */
#define PCU_PSR_BSD4_Msk                  (0x10UL)                  /*!< PCU PSR: BSD4 (Bitfield-Mask: 0x01)                   */
#define PCU_PSR_BSD3_Pos                  (3UL)                     /*!< PCU PSR: BSD3 (Bit 3)                                 */
#define PCU_PSR_BSD3_Msk                  (0x8UL)                   /*!< PCU PSR: BSD3 (Bitfield-Mask: 0x01)                   */
#define PCU_PSR_BSD2_Pos                  (2UL)                     /*!< PCU PSR: BSD2 (Bit 2)                                 */
#define PCU_PSR_BSD2_Msk                  (0x4UL)                   /*!< PCU PSR: BSD2 (Bitfield-Mask: 0x01)                   */
#define PCU_PSR_BSD1_Pos                  (1UL)                     /*!< PCU PSR: BSD1 (Bit 1)                                 */
#define PCU_PSR_BSD1_Msk                  (0x2UL)                   /*!< PCU PSR: BSD1 (Bitfield-Mask: 0x01)                   */
#define PCU_PSR_BSD0_Pos                  (0UL)                     /*!< PCU PSR: BSD0 (Bit 0)                                 */
#define PCU_PSR_BSD0_Msk                  (0x1UL)                   /*!< PCU PSR: BSD0 (Bitfield-Mask: 0x01)                   */
/* ==========================================================  PCR  ========================================================== */
#define PCU_PCR_BCD15_Pos                 (15UL)                    /*!< PCU PCR: BCD15 (Bit 15)                               */
#define PCU_PCR_BCD15_Msk                 (0x8000UL)                /*!< PCU PCR: BCD15 (Bitfield-Mask: 0x01)                  */
#define PCU_PCR_BCD14_Pos                 (14UL)                    /*!< PCU PCR: BCD14 (Bit 14)                               */
#define PCU_PCR_BCD14_Msk                 (0x4000UL)                /*!< PCU PCR: BCD14 (Bitfield-Mask: 0x01)                  */
#define PCU_PCR_BCD13_Pos                 (13UL)                    /*!< PCU PCR: BCD13 (Bit 13)                               */
#define PCU_PCR_BCD13_Msk                 (0x2000UL)                /*!< PCU PCR: BCD13 (Bitfield-Mask: 0x01)                  */
#define PCU_PCR_BCD12_Pos                 (12UL)                    /*!< PCU PCR: BCD12 (Bit 12)                               */
#define PCU_PCR_BCD12_Msk                 (0x1000UL)                /*!< PCU PCR: BCD12 (Bitfield-Mask: 0x01)                  */
#define PCU_PCR_BCD11_Pos                 (11UL)                    /*!< PCU PCR: BCD11 (Bit 11)                               */
#define PCU_PCR_BCD11_Msk                 (0x800UL)                 /*!< PCU PCR: BCD11 (Bitfield-Mask: 0x01)                  */
#define PCU_PCR_BCD10_Pos                 (10UL)                    /*!< PCU PCR: BCD10 (Bit 10)                               */
#define PCU_PCR_BCD10_Msk                 (0x400UL)                 /*!< PCU PCR: BCD10 (Bitfield-Mask: 0x01)                  */
#define PCU_PCR_BCD9_Pos                  (9UL)                     /*!< PCU PCR: BCD9 (Bit 9)                                 */
#define PCU_PCR_BCD9_Msk                  (0x200UL)                 /*!< PCU PCR: BCD9 (Bitfield-Mask: 0x01)                   */
#define PCU_PCR_BCD8_Pos                  (8UL)                     /*!< PCU PCR: BCD8 (Bit 8)                                 */
#define PCU_PCR_BCD8_Msk                  (0x100UL)                 /*!< PCU PCR: BCD8 (Bitfield-Mask: 0x01)                   */
#define PCU_PCR_BCD7_Pos                  (7UL)                     /*!< PCU PCR: BCD7 (Bit 7)                                 */
#define PCU_PCR_BCD7_Msk                  (0x80UL)                  /*!< PCU PCR: BCD7 (Bitfield-Mask: 0x01)                   */
#define PCU_PCR_BCD6_Pos                  (6UL)                     /*!< PCU PCR: BCD6 (Bit 6)                                 */
#define PCU_PCR_BCD6_Msk                  (0x40UL)                  /*!< PCU PCR: BCD6 (Bitfield-Mask: 0x01)                   */
#define PCU_PCR_BCD5_Pos                  (5UL)                     /*!< PCU PCR: BCD5 (Bit 5)                                 */
#define PCU_PCR_BCD5_Msk                  (0x20UL)                  /*!< PCU PCR: BCD5 (Bitfield-Mask: 0x01)                   */
#define PCU_PCR_BCD4_Pos                  (4UL)                     /*!< PCU PCR: BCD4 (Bit 4)                                 */
#define PCU_PCR_BCD4_Msk                  (0x10UL)                  /*!< PCU PCR: BCD4 (Bitfield-Mask: 0x01)                   */
#define PCU_PCR_BCD3_Pos                  (3UL)                     /*!< PCU PCR: BCD3 (Bit 3)                                 */
#define PCU_PCR_BCD3_Msk                  (0x8UL)                   /*!< PCU PCR: BCD3 (Bitfield-Mask: 0x01)                   */
#define PCU_PCR_BCD2_Pos                  (2UL)                     /*!< PCU PCR: BCD2 (Bit 2)                                 */
#define PCU_PCR_BCD2_Msk                  (0x4UL)                   /*!< PCU PCR: BCD2 (Bitfield-Mask: 0x01)                   */
#define PCU_PCR_BCD1_Pos                  (1UL)                     /*!< PCU PCR: BCD1 (Bit 1)                                 */
#define PCU_PCR_BCD1_Msk                  (0x2UL)                   /*!< PCU PCR: BCD1 (Bitfield-Mask: 0x01)                   */
#define PCU_PCR_BCD0_Pos                  (0UL)                     /*!< PCU PCR: BCD0 (Bit 0)                                 */
#define PCU_PCR_BCD0_Msk                  (0x1UL)                   /*!< PCU PCR: BCD0 (Bitfield-Mask: 0x01)                   */


/* =========================================================================================================================== */
/* ================                                          PORTEN                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  EN  =========================================================== */
#define PORTEN_EN_ENS_Pos                 (8UL)                     /*!< PORTEN EN: ENS (Bit 8)                                */
#define PORTEN_EN_ENS_Msk                 (0x100UL)                 /*!< PORTEN EN: ENS (Bitfield-Mask: 0x01)                  */
#define PORTEN_EN_PORTEN_Pos              (0UL)                     /*!< PORTEN EN: PORTEN (Bit 0)                             */
#define PORTEN_EN_PORTEN_Msk              (0xffUL)                  /*!< PORTEN EN: PORTEN (Bitfield-Mask: 0xff)               */


/* =========================================================================================================================== */
/* ================                                           CFMC                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CONF  ========================================================== */
#define CFMC_CONF_BBLOCK_Pos              (24UL)                    /*!< CFMC CONF: BBLOCK (Bit 24)                            */
#define CFMC_CONF_BBLOCK_Msk              (0x1000000UL)             /*!< CFMC CONF: BBLOCK (Bitfield-Mask: 0x01)               */
#define CFMC_CONF_DCRST_Pos               (17UL)                    /*!< CFMC CONF: DCRST (Bit 17)                             */
#define CFMC_CONF_DCRST_Msk               (0x20000UL)               /*!< CFMC CONF: DCRST (Bitfield-Mask: 0x01)                */
#define CFMC_CONF_ICRST_Pos               (16UL)                    /*!< CFMC CONF: ICRST (Bit 16)                             */
#define CFMC_CONF_ICRST_Msk               (0x10000UL)               /*!< CFMC CONF: ICRST (Bitfield-Mask: 0x01)                */
#define CFMC_CONF_DCEN_Pos                (9UL)                     /*!< CFMC CONF: DCEN (Bit 9)                               */
#define CFMC_CONF_DCEN_Msk                (0x200UL)                 /*!< CFMC CONF: DCEN (Bitfield-Mask: 0x01)                 */
#define CFMC_CONF_ICEN_Pos                (8UL)                     /*!< CFMC CONF: ICEN (Bit 8)                               */
#define CFMC_CONF_ICEN_Msk                (0x100UL)                 /*!< CFMC CONF: ICEN (Bitfield-Mask: 0x01)                 */
#define CFMC_CONF_LATENCY_Pos             (0UL)                     /*!< CFMC CONF: LATENCY (Bit 0)                            */
#define CFMC_CONF_LATENCY_Msk             (0xfUL)                   /*!< CFMC CONF: LATENCY (Bitfield-Mask: 0x0f)              */
/* ========================================================  FLSKEY  ========================================================= */
#define CFMC_FLSKEY_FKEY_Pos              (0UL)                     /*!< CFMC FLSKEY: FKEY (Bit 0)                             */
#define CFMC_FLSKEY_FKEY_Msk              (0xffffffffUL)            /*!< CFMC FLSKEY: FKEY (Bitfield-Mask: 0xffffffff)         */
/* ========================================================  OTPKEY  ========================================================= */
#define CFMC_OTPKEY_OKEY_Pos              (0UL)                     /*!< CFMC OTPKEY: OKEY (Bit 0)                             */
#define CFMC_OTPKEY_OKEY_Msk              (0xffffffffUL)            /*!< CFMC OTPKEY: OKEY (Bitfield-Mask: 0xffffffff)         */
/* ========================================================  FLSPROT  ======================================================== */
#define CFMC_FLSPROT_FUP512B_7_Pos        (31UL)                    /*!< CFMC FLSPROT: FUP512B_7 (Bit 31)                      */
#define CFMC_FLSPROT_FUP512B_7_Msk        (0x80000000UL)            /*!< CFMC FLSPROT: FUP512B_7 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FUP512B_6_Pos        (30UL)                    /*!< CFMC FLSPROT: FUP512B_6 (Bit 30)                      */
#define CFMC_FLSPROT_FUP512B_6_Msk        (0x40000000UL)            /*!< CFMC FLSPROT: FUP512B_6 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FUP512B_5_Pos        (29UL)                    /*!< CFMC FLSPROT: FUP512B_5 (Bit 29)                      */
#define CFMC_FLSPROT_FUP512B_5_Msk        (0x20000000UL)            /*!< CFMC FLSPROT: FUP512B_5 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FUP512B_4_Pos        (28UL)                    /*!< CFMC FLSPROT: FUP512B_4 (Bit 28)                      */
#define CFMC_FLSPROT_FUP512B_4_Msk        (0x10000000UL)            /*!< CFMC FLSPROT: FUP512B_4 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FUP512B_3_Pos        (27UL)                    /*!< CFMC FLSPROT: FUP512B_3 (Bit 27)                      */
#define CFMC_FLSPROT_FUP512B_3_Msk        (0x8000000UL)             /*!< CFMC FLSPROT: FUP512B_3 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FUP512B_2_Pos        (26UL)                    /*!< CFMC FLSPROT: FUP512B_2 (Bit 26)                      */
#define CFMC_FLSPROT_FUP512B_2_Msk        (0x4000000UL)             /*!< CFMC FLSPROT: FUP512B_2 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FUP512B_1_Pos        (25UL)                    /*!< CFMC FLSPROT: FUP512B_1 (Bit 25)                      */
#define CFMC_FLSPROT_FUP512B_1_Msk        (0x2000000UL)             /*!< CFMC FLSPROT: FUP512B_1 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FUP512B_0_Pos        (24UL)                    /*!< CFMC FLSPROT: FUP512B_0 (Bit 24)                      */
#define CFMC_FLSPROT_FUP512B_0_Msk        (0x1000000UL)             /*!< CFMC FLSPROT: FUP512B_0 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FPBY32K_15_Pos       (15UL)                    /*!< CFMC FLSPROT: FPBY32K_15 (Bit 15)                     */
#define CFMC_FLSPROT_FPBY32K_15_Msk       (0x8000UL)                /*!< CFMC FLSPROT: FPBY32K_15 (Bitfield-Mask: 0x01)        */
#define CFMC_FLSPROT_FPBY32K_14_Pos       (14UL)                    /*!< CFMC FLSPROT: FPBY32K_14 (Bit 14)                     */
#define CFMC_FLSPROT_FPBY32K_14_Msk       (0x4000UL)                /*!< CFMC FLSPROT: FPBY32K_14 (Bitfield-Mask: 0x01)        */
#define CFMC_FLSPROT_FPBY32K_13_Pos       (13UL)                    /*!< CFMC FLSPROT: FPBY32K_13 (Bit 13)                     */
#define CFMC_FLSPROT_FPBY32K_13_Msk       (0x2000UL)                /*!< CFMC FLSPROT: FPBY32K_13 (Bitfield-Mask: 0x01)        */
#define CFMC_FLSPROT_FPBY32K_12_Pos       (12UL)                    /*!< CFMC FLSPROT: FPBY32K_12 (Bit 12)                     */
#define CFMC_FLSPROT_FPBY32K_12_Msk       (0x1000UL)                /*!< CFMC FLSPROT: FPBY32K_12 (Bitfield-Mask: 0x01)        */
#define CFMC_FLSPROT_FPBY32K_11_Pos       (11UL)                    /*!< CFMC FLSPROT: FPBY32K_11 (Bit 11)                     */
#define CFMC_FLSPROT_FPBY32K_11_Msk       (0x800UL)                 /*!< CFMC FLSPROT: FPBY32K_11 (Bitfield-Mask: 0x01)        */
#define CFMC_FLSPROT_FPBY32K_10_Pos       (10UL)                    /*!< CFMC FLSPROT: FPBY32K_10 (Bit 10)                     */
#define CFMC_FLSPROT_FPBY32K_10_Msk       (0x400UL)                 /*!< CFMC FLSPROT: FPBY32K_10 (Bitfield-Mask: 0x01)        */
#define CFMC_FLSPROT_FPBY32K_9_Pos        (9UL)                     /*!< CFMC FLSPROT: FPBY32K_9 (Bit 9)                       */
#define CFMC_FLSPROT_FPBY32K_9_Msk        (0x200UL)                 /*!< CFMC FLSPROT: FPBY32K_9 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FPBY32K_8_Pos        (8UL)                     /*!< CFMC FLSPROT: FPBY32K_8 (Bit 8)                       */
#define CFMC_FLSPROT_FPBY32K_8_Msk        (0x100UL)                 /*!< CFMC FLSPROT: FPBY32K_8 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FPBY32K_7_Pos        (7UL)                     /*!< CFMC FLSPROT: FPBY32K_7 (Bit 7)                       */
#define CFMC_FLSPROT_FPBY32K_7_Msk        (0x80UL)                  /*!< CFMC FLSPROT: FPBY32K_7 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FPBY32K_6_Pos        (6UL)                     /*!< CFMC FLSPROT: FPBY32K_6 (Bit 6)                       */
#define CFMC_FLSPROT_FPBY32K_6_Msk        (0x40UL)                  /*!< CFMC FLSPROT: FPBY32K_6 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FPBY32K_5_Pos        (5UL)                     /*!< CFMC FLSPROT: FPBY32K_5 (Bit 5)                       */
#define CFMC_FLSPROT_FPBY32K_5_Msk        (0x20UL)                  /*!< CFMC FLSPROT: FPBY32K_5 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FPBY32K_4_Pos        (4UL)                     /*!< CFMC FLSPROT: FPBY32K_4 (Bit 4)                       */
#define CFMC_FLSPROT_FPBY32K_4_Msk        (0x10UL)                  /*!< CFMC FLSPROT: FPBY32K_4 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FPBY32K_3_Pos        (3UL)                     /*!< CFMC FLSPROT: FPBY32K_3 (Bit 3)                       */
#define CFMC_FLSPROT_FPBY32K_3_Msk        (0x8UL)                   /*!< CFMC FLSPROT: FPBY32K_3 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FPBY32K_2_Pos        (2UL)                     /*!< CFMC FLSPROT: FPBY32K_2 (Bit 2)                       */
#define CFMC_FLSPROT_FPBY32K_2_Msk        (0x4UL)                   /*!< CFMC FLSPROT: FPBY32K_2 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FPBY32K_1_Pos        (1UL)                     /*!< CFMC FLSPROT: FPBY32K_1 (Bit 1)                       */
#define CFMC_FLSPROT_FPBY32K_1_Msk        (0x2UL)                   /*!< CFMC FLSPROT: FPBY32K_1 (Bitfield-Mask: 0x01)         */
#define CFMC_FLSPROT_FPBY32K_0_Pos        (0UL)                     /*!< CFMC FLSPROT: FPBY32K_0 (Bit 0)                       */
#define CFMC_FLSPROT_FPBY32K_0_Msk        (0x1UL)                   /*!< CFMC FLSPROT: FPBY32K_0 (Bitfield-Mask: 0x01)         */
/* ========================================================  OTPPROT  ======================================================== */
#define CFMC_OTPPROT_OP2_Pos              (2UL)                     /*!< CFMC OTPPROT: OP2 (Bit 2)                             */
#define CFMC_OTPPROT_OP2_Msk              (0x4UL)                   /*!< CFMC OTPPROT: OP2 (Bitfield-Mask: 0x01)               */
#define CFMC_OTPPROT_OP1_Pos              (1UL)                     /*!< CFMC OTPPROT: OP1 (Bit 1)                             */
#define CFMC_OTPPROT_OP1_Msk              (0x2UL)                   /*!< CFMC OTPPROT: OP1 (Bitfield-Mask: 0x01)               */
#define CFMC_OTPPROT_OP0_Pos              (0UL)                     /*!< CFMC OTPPROT: OP0 (Bit 0)                             */
#define CFMC_OTPPROT_OP0_Msk              (0x1UL)                   /*!< CFMC OTPPROT: OP0 (Bitfield-Mask: 0x01)               */
/* =========================================================  CTRL  ========================================================== */
#define CFMC_CTRL_FLOCK_Pos               (31UL)                    /*!< CFMC CTRL: FLOCK (Bit 31)                             */
#define CFMC_CTRL_FLOCK_Msk               (0x80000000UL)            /*!< CFMC CTRL: FLOCK (Bitfield-Mask: 0x01)                */
#define CFMC_CTRL_OLOCK_Pos               (30UL)                    /*!< CFMC CTRL: OLOCK (Bit 30)                             */
#define CFMC_CTRL_OLOCK_Msk               (0x40000000UL)            /*!< CFMC CTRL: OLOCK (Bitfield-Mask: 0x01)                */
#define CFMC_CTRL_WDIEN_Pos               (8UL)                     /*!< CFMC CTRL: WDIEN (Bit 8)                              */
#define CFMC_CTRL_WDIEN_Msk               (0x100UL)                 /*!< CFMC CTRL: WDIEN (Bitfield-Mask: 0x01)                */
#define CFMC_CTRL_CERS_Pos                (4UL)                     /*!< CFMC CTRL: CERS (Bit 4)                               */
#define CFMC_CTRL_CERS_Msk                (0x10UL)                  /*!< CFMC CTRL: CERS (Bitfield-Mask: 0x01)                 */
#define CFMC_CTRL_S4KERS_Pos              (3UL)                     /*!< CFMC CTRL: S4KERS (Bit 3)                             */
#define CFMC_CTRL_S4KERS_Msk              (0x8UL)                   /*!< CFMC CTRL: S4KERS (Bitfield-Mask: 0x01)               */
#define CFMC_CTRL_S1KERS_Pos              (2UL)                     /*!< CFMC CTRL: S1KERS (Bit 2)                             */
#define CFMC_CTRL_S1KERS_Msk              (0x4UL)                   /*!< CFMC CTRL: S1KERS (Bitfield-Mask: 0x01)               */
#define CFMC_CTRL_PERS_Pos                (1UL)                     /*!< CFMC CTRL: PERS (Bit 1)                               */
#define CFMC_CTRL_PERS_Msk                (0x2UL)                   /*!< CFMC CTRL: PERS (Bitfield-Mask: 0x01)                 */
#define CFMC_CTRL_PGM_Pos                 (0UL)                     /*!< CFMC CTRL: PGM (Bit 0)                                */
#define CFMC_CTRL_PGM_Msk                 (0x1UL)                   /*!< CFMC CTRL: PGM (Bitfield-Mask: 0x01)                  */
/* =========================================================  STAT  ========================================================== */
#define CFMC_STAT_RPERR_Pos               (21UL)                    /*!< CFMC STAT: RPERR (Bit 21)                             */
#define CFMC_STAT_RPERR_Msk               (0x200000UL)              /*!< CFMC STAT: RPERR (Bitfield-Mask: 0x01)                */
#define CFMC_STAT_WSERR_Pos               (20UL)                    /*!< CFMC STAT: WSERR (Bit 20)                             */
#define CFMC_STAT_WSERR_Msk               (0x100000UL)              /*!< CFMC STAT: WSERR (Bitfield-Mask: 0x01)                */
#define CFMC_STAT_OPERR_Pos               (19UL)                    /*!< CFMC STAT: OPERR (Bit 19)                             */
#define CFMC_STAT_OPERR_Msk               (0x80000UL)               /*!< CFMC STAT: OPERR (Bitfield-Mask: 0x01)                */
#define CFMC_STAT_FPERR_Pos               (18UL)                    /*!< CFMC STAT: FPERR (Bit 18)                             */
#define CFMC_STAT_FPERR_Msk               (0x40000UL)               /*!< CFMC STAT: FPERR (Bitfield-Mask: 0x01)                */
#define CFMC_STAT_OLERR_Pos               (17UL)                    /*!< CFMC STAT: OLERR (Bit 17)                             */
#define CFMC_STAT_OLERR_Msk               (0x20000UL)               /*!< CFMC STAT: OLERR (Bitfield-Mask: 0x01)                */
#define CFMC_STAT_FLERR_Pos               (16UL)                    /*!< CFMC STAT: FLERR (Bit 16)                             */
#define CFMC_STAT_FLERR_Msk               (0x10000UL)               /*!< CFMC STAT: FLERR (Bitfield-Mask: 0x01)                */
#define CFMC_STAT_CDONE_Pos               (9UL)                     /*!< CFMC STAT: CDONE (Bit 9)                              */
#define CFMC_STAT_CDONE_Msk               (0x200UL)                 /*!< CFMC STAT: CDONE (Bitfield-Mask: 0x01)                */
#define CFMC_STAT_WDONE_Pos               (8UL)                     /*!< CFMC STAT: WDONE (Bit 8)                              */
#define CFMC_STAT_WDONE_Msk               (0x100UL)                 /*!< CFMC STAT: WDONE (Bitfield-Mask: 0x01)                */
#define CFMC_STAT_CBUSY_Pos               (1UL)                     /*!< CFMC STAT: CBUSY (Bit 1)                              */
#define CFMC_STAT_CBUSY_Msk               (0x2UL)                   /*!< CFMC STAT: CBUSY (Bitfield-Mask: 0x01)                */
#define CFMC_STAT_WBUSY_Pos               (0UL)                     /*!< CFMC STAT: WBUSY (Bit 0)                              */
#define CFMC_STAT_WBUSY_Msk               (0x1UL)                   /*!< CFMC STAT: WBUSY (Bitfield-Mask: 0x01)                */
/* =======================================================  READPROT  ======================================================== */
#define CFMC_READPROT_DBGMOD_Pos          (31UL)                    /*!< CFMC READPROT: DBGMOD (Bit 31)                        */
#define CFMC_READPROT_DBGMOD_Msk          (0x80000000UL)            /*!< CFMC READPROT: DBGMOD (Bitfield-Mask: 0x01)           */
#define CFMC_READPROT_SRBOOT_Pos          (30UL)                    /*!< CFMC READPROT: SRBOOT (Bit 30)                        */
#define CFMC_READPROT_SRBOOT_Msk          (0x40000000UL)            /*!< CFMC READPROT: SRBOOT (Bitfield-Mask: 0x01)           */
#define CFMC_READPROT_PWMATCH_Pos         (26UL)                    /*!< CFMC READPROT: PWMATCH (Bit 26)                       */
#define CFMC_READPROT_PWMATCH_Msk         (0x4000000UL)             /*!< CFMC READPROT: PWMATCH (Bitfield-Mask: 0x01)          */
#define CFMC_READPROT_OTP0ERSD_Pos        (25UL)                    /*!< CFMC READPROT: OTP0ERSD (Bit 25)                      */
#define CFMC_READPROT_OTP0ERSD_Msk        (0x2000000UL)             /*!< CFMC READPROT: OTP0ERSD (Bitfield-Mask: 0x01)         */
#define CFMC_READPROT_CERSD_Pos           (24UL)                    /*!< CFMC READPROT: CERSD (Bit 24)                         */
#define CFMC_READPROT_CERSD_Msk           (0x1000000UL)             /*!< CFMC READPROT: CERSD (Bitfield-Mask: 0x01)            */
#define CFMC_READPROT_LVL2_STS_Pos        (17UL)                    /*!< CFMC READPROT: LVL2_STS (Bit 17)                      */
#define CFMC_READPROT_LVL2_STS_Msk        (0x20000UL)               /*!< CFMC READPROT: LVL2_STS (Bitfield-Mask: 0x01)         */
#define CFMC_READPROT_LVL1_STS_Pos        (16UL)                    /*!< CFMC READPROT: LVL1_STS (Bit 16)                      */
#define CFMC_READPROT_LVL1_STS_Msk        (0x10000UL)               /*!< CFMC READPROT: LVL1_STS (Bitfield-Mask: 0x01)         */
#define CFMC_READPROT_LVL2_EN_Pos         (9UL)                     /*!< CFMC READPROT: LVL2_EN (Bit 9)                        */
#define CFMC_READPROT_LVL2_EN_Msk         (0x200UL)                 /*!< CFMC READPROT: LVL2_EN (Bitfield-Mask: 0x01)          */
#define CFMC_READPROT_LVL1_EN_Pos         (8UL)                     /*!< CFMC READPROT: LVL1_EN (Bit 8)                        */
#define CFMC_READPROT_LVL1_EN_Msk         (0x100UL)                 /*!< CFMC READPROT: LVL1_EN (Bitfield-Mask: 0x01)          */
#define CFMC_READPROT_RPROT_Pos           (0UL)                     /*!< CFMC READPROT: RPROT (Bit 0)                          */
#define CFMC_READPROT_RPROT_Msk           (0xffUL)                  /*!< CFMC READPROT: RPROT (Bitfield-Mask: 0xff)            */
/* =========================================================  PWIN  ========================================================== */
#define CFMC_PWIN_PWIN_Pos                (0UL)                     /*!< CFMC PWIN: PWIN (Bit 0)                               */
#define CFMC_PWIN_PWIN_Msk                (0xffffffffUL)            /*!< CFMC PWIN: PWIN (Bitfield-Mask: 0xffffffff)           */
/* ========================================================  CHKCTRL  ======================================================== */
#define CFMC_CHKCTRL_CDRST_Pos            (16UL)                    /*!< CFMC CHKCTRL: CDRST (Bit 16)                          */
#define CFMC_CHKCTRL_CDRST_Msk            (0x10000UL)               /*!< CFMC CHKCTRL: CDRST (Bitfield-Mask: 0x01)             */
#define CFMC_CHKCTRL_CDIEN_Pos            (8UL)                     /*!< CFMC CHKCTRL: CDIEN (Bit 8)                           */
#define CFMC_CHKCTRL_CDIEN_Msk            (0x100UL)                 /*!< CFMC CHKCTRL: CDIEN (Bitfield-Mask: 0x01)             */
#define CFMC_CHKCTRL_BSTEN_Pos            (1UL)                     /*!< CFMC CHKCTRL: BSTEN (Bit 1)                           */
#define CFMC_CHKCTRL_BSTEN_Msk            (0x2UL)                   /*!< CFMC CHKCTRL: BSTEN (Bitfield-Mask: 0x01)             */
#define CFMC_CHKCTRL_BGEN_Pos             (0UL)                     /*!< CFMC CHKCTRL: BGEN (Bit 0)                            */
#define CFMC_CHKCTRL_BGEN_Msk             (0x1UL)                   /*!< CFMC CHKCTRL: BGEN (Bitfield-Mask: 0x01)              */
/* ========================================================  CHKDOUT  ======================================================== */
#define CFMC_CHKDOUT_CDOUT_Pos            (0UL)                     /*!< CFMC CHKDOUT: CDOUT (Bit 0)                           */
#define CFMC_CHKDOUT_CDOUT_Msk            (0xffffUL)                /*!< CFMC CHKDOUT: CDOUT (Bitfield-Mask: 0xffff)           */
/* =======================================================  CHKSADDR  ======================================================== */
#define CFMC_CHKSADDR_SADDR_Pos           (8UL)                     /*!< CFMC CHKSADDR: SADDR (Bit 8)                          */
#define CFMC_CHKSADDR_SADDR_Msk           (0xffffff00UL)            /*!< CFMC CHKSADDR: SADDR (Bitfield-Mask: 0xffffff)        */
#define CFMC_CHKSADDR_FIXED_VALUE_Pos     (0UL)                     /*!< CFMC CHKSADDR: FIXED_VALUE (Bit 0)                    */
#define CFMC_CHKSADDR_FIXED_VALUE_Msk     (0xffUL)                  /*!< CFMC CHKSADDR: FIXED_VALUE (Bitfield-Mask: 0xff)      */
/* =======================================================  CHKEADDR  ======================================================== */
#define CFMC_CHKEADDR_EADDR_Pos           (8UL)                     /*!< CFMC CHKEADDR: EADDR (Bit 8)                          */
#define CFMC_CHKEADDR_EADDR_Msk           (0xffffff00UL)            /*!< CFMC CHKEADDR: EADDR (Bitfield-Mask: 0xffffff)        */
#define CFMC_CHKEADDR_FIXED_VALUE_Pos     (0UL)                     /*!< CFMC CHKEADDR: FIXED_VALUE (Bit 0)                    */
#define CFMC_CHKEADDR_FIXED_VALUE_Msk     (0xffUL)                  /*!< CFMC CHKEADDR: FIXED_VALUE (Bitfield-Mask: 0xff)      */
/* ========================================================  PWPRST  ========================================================= */
#define CFMC_PWPRST_PWPRST_Pos            (0UL)                     /*!< CFMC PWPRST: PWPRST (Bit 0)                           */
#define CFMC_PWPRST_PWPRST_Msk            (0xffffffffUL)            /*!< CFMC PWPRST: PWPRST (Bitfield-Mask: 0xffffffff)       */


/* =========================================================================================================================== */
/* ================                                           DFMC                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CONF  ========================================================== */
#define DFMC_CONF_LATENCY_Pos             (0UL)                     /*!< DFMC CONF: LATENCY (Bit 0)                            */
#define DFMC_CONF_LATENCY_Msk             (0xfUL)                   /*!< DFMC CONF: LATENCY (Bitfield-Mask: 0x0f)              */
/* ========================================================  FLSKEY  ========================================================= */
#define DFMC_FLSKEY_FKEY_Pos              (0UL)                     /*!< DFMC FLSKEY: FKEY (Bit 0)                             */
#define DFMC_FLSKEY_FKEY_Msk              (0xffffffffUL)            /*!< DFMC FLSKEY: FKEY (Bitfield-Mask: 0xffffffff)         */
/* ========================================================  FLSPROT  ======================================================== */
#define DFMC_FLSPROT_FUP512B_7_Pos        (31UL)                    /*!< DFMC FLSPROT: FUP512B_7 (Bit 31)                      */
#define DFMC_FLSPROT_FUP512B_7_Msk        (0x80000000UL)            /*!< DFMC FLSPROT: FUP512B_7 (Bitfield-Mask: 0x01)         */
#define DFMC_FLSPROT_FUP512B_6_Pos        (30UL)                    /*!< DFMC FLSPROT: FUP512B_6 (Bit 30)                      */
#define DFMC_FLSPROT_FUP512B_6_Msk        (0x40000000UL)            /*!< DFMC FLSPROT: FUP512B_6 (Bitfield-Mask: 0x01)         */
#define DFMC_FLSPROT_FUP512B_5_Pos        (29UL)                    /*!< DFMC FLSPROT: FUP512B_5 (Bit 29)                      */
#define DFMC_FLSPROT_FUP512B_5_Msk        (0x20000000UL)            /*!< DFMC FLSPROT: FUP512B_5 (Bitfield-Mask: 0x01)         */
#define DFMC_FLSPROT_FUP512B_4_Pos        (28UL)                    /*!< DFMC FLSPROT: FUP512B_4 (Bit 28)                      */
#define DFMC_FLSPROT_FUP512B_4_Msk        (0x10000000UL)            /*!< DFMC FLSPROT: FUP512B_4 (Bitfield-Mask: 0x01)         */
#define DFMC_FLSPROT_FUP512B_3_Pos        (27UL)                    /*!< DFMC FLSPROT: FUP512B_3 (Bit 27)                      */
#define DFMC_FLSPROT_FUP512B_3_Msk        (0x8000000UL)             /*!< DFMC FLSPROT: FUP512B_3 (Bitfield-Mask: 0x01)         */
#define DFMC_FLSPROT_FUP512B_2_Pos        (26UL)                    /*!< DFMC FLSPROT: FUP512B_2 (Bit 26)                      */
#define DFMC_FLSPROT_FUP512B_2_Msk        (0x4000000UL)             /*!< DFMC FLSPROT: FUP512B_2 (Bitfield-Mask: 0x01)         */
#define DFMC_FLSPROT_FUP512B_1_Pos        (25UL)                    /*!< DFMC FLSPROT: FUP512B_1 (Bit 25)                      */
#define DFMC_FLSPROT_FUP512B_1_Msk        (0x2000000UL)             /*!< DFMC FLSPROT: FUP512B_1 (Bitfield-Mask: 0x01)         */
#define DFMC_FLSPROT_FUP512B_0_Pos        (24UL)                    /*!< DFMC FLSPROT: FUP512B_0 (Bit 24)                      */
#define DFMC_FLSPROT_FUP512B_0_Msk        (0x1000000UL)             /*!< DFMC FLSPROT: FUP512B_0 (Bitfield-Mask: 0x01)         */
#define DFMC_FLSPROT_FPBY2K_15_Pos        (15UL)                    /*!< DFMC FLSPROT: FPBY2K_15 (Bit 15)                      */
#define DFMC_FLSPROT_FPBY2K_15_Msk        (0x8000UL)                /*!< DFMC FLSPROT: FPBY2K_15 (Bitfield-Mask: 0x01)         */
#define DFMC_FLSPROT_FPBY2K_14_Pos        (14UL)                    /*!< DFMC FLSPROT: FPBY2K_14 (Bit 14)                      */
#define DFMC_FLSPROT_FPBY2K_14_Msk        (0x4000UL)                /*!< DFMC FLSPROT: FPBY2K_14 (Bitfield-Mask: 0x01)         */
#define DFMC_FLSPROT_FPBY2K_13_Pos        (13UL)                    /*!< DFMC FLSPROT: FPBY2K_13 (Bit 13)                      */
#define DFMC_FLSPROT_FPBY2K_13_Msk        (0x2000UL)                /*!< DFMC FLSPROT: FPBY2K_13 (Bitfield-Mask: 0x01)         */
#define DFMC_FLSPROT_FPBY2K_12_Pos        (12UL)                    /*!< DFMC FLSPROT: FPBY2K_12 (Bit 12)                      */
#define DFMC_FLSPROT_FPBY2K_12_Msk        (0x1000UL)                /*!< DFMC FLSPROT: FPBY2K_12 (Bitfield-Mask: 0x01)         */
#define DFMC_FLSPROT_FPBY2K_11_Pos        (11UL)                    /*!< DFMC FLSPROT: FPBY2K_11 (Bit 11)                      */
#define DFMC_FLSPROT_FPBY2K_11_Msk        (0x800UL)                 /*!< DFMC FLSPROT: FPBY2K_11 (Bitfield-Mask: 0x01)         */
#define DFMC_FLSPROT_FPBY2K_10_Pos        (10UL)                    /*!< DFMC FLSPROT: FPBY2K_10 (Bit 10)                      */
#define DFMC_FLSPROT_FPBY2K_10_Msk        (0x400UL)                 /*!< DFMC FLSPROT: FPBY2K_10 (Bitfield-Mask: 0x01)         */
#define DFMC_FLSPROT_FPBY2K_9_Pos         (9UL)                     /*!< DFMC FLSPROT: FPBY2K_9 (Bit 9)                        */
#define DFMC_FLSPROT_FPBY2K_9_Msk         (0x200UL)                 /*!< DFMC FLSPROT: FPBY2K_9 (Bitfield-Mask: 0x01)          */
#define DFMC_FLSPROT_FPBY2K_8_Pos         (8UL)                     /*!< DFMC FLSPROT: FPBY2K_8 (Bit 8)                        */
#define DFMC_FLSPROT_FPBY2K_8_Msk         (0x100UL)                 /*!< DFMC FLSPROT: FPBY2K_8 (Bitfield-Mask: 0x01)          */
#define DFMC_FLSPROT_FPBY2K_7_Pos         (7UL)                     /*!< DFMC FLSPROT: FPBY2K_7 (Bit 7)                        */
#define DFMC_FLSPROT_FPBY2K_7_Msk         (0x80UL)                  /*!< DFMC FLSPROT: FPBY2K_7 (Bitfield-Mask: 0x01)          */
#define DFMC_FLSPROT_FPBY2K_6_Pos         (6UL)                     /*!< DFMC FLSPROT: FPBY2K_6 (Bit 6)                        */
#define DFMC_FLSPROT_FPBY2K_6_Msk         (0x40UL)                  /*!< DFMC FLSPROT: FPBY2K_6 (Bitfield-Mask: 0x01)          */
#define DFMC_FLSPROT_FPBY2K_5_Pos         (5UL)                     /*!< DFMC FLSPROT: FPBY2K_5 (Bit 5)                        */
#define DFMC_FLSPROT_FPBY2K_5_Msk         (0x20UL)                  /*!< DFMC FLSPROT: FPBY2K_5 (Bitfield-Mask: 0x01)          */
#define DFMC_FLSPROT_FPBY2K_4_Pos         (4UL)                     /*!< DFMC FLSPROT: FPBY2K_4 (Bit 4)                        */
#define DFMC_FLSPROT_FPBY2K_4_Msk         (0x10UL)                  /*!< DFMC FLSPROT: FPBY2K_4 (Bitfield-Mask: 0x01)          */
#define DFMC_FLSPROT_FPBY2K_3_Pos         (3UL)                     /*!< DFMC FLSPROT: FPBY2K_3 (Bit 3)                        */
#define DFMC_FLSPROT_FPBY2K_3_Msk         (0x8UL)                   /*!< DFMC FLSPROT: FPBY2K_3 (Bitfield-Mask: 0x01)          */
#define DFMC_FLSPROT_FPBY2K_2_Pos         (2UL)                     /*!< DFMC FLSPROT: FPBY2K_2 (Bit 2)                        */
#define DFMC_FLSPROT_FPBY2K_2_Msk         (0x4UL)                   /*!< DFMC FLSPROT: FPBY2K_2 (Bitfield-Mask: 0x01)          */
#define DFMC_FLSPROT_FPBY2K_1_Pos         (1UL)                     /*!< DFMC FLSPROT: FPBY2K_1 (Bit 1)                        */
#define DFMC_FLSPROT_FPBY2K_1_Msk         (0x2UL)                   /*!< DFMC FLSPROT: FPBY2K_1 (Bitfield-Mask: 0x01)          */
#define DFMC_FLSPROT_FPBY2K_0_Pos         (0UL)                     /*!< DFMC FLSPROT: FPBY2K_0 (Bit 0)                        */
#define DFMC_FLSPROT_FPBY2K_0_Msk         (0x1UL)                   /*!< DFMC FLSPROT: FPBY2K_0 (Bitfield-Mask: 0x01)          */
/* =========================================================  CTRL  ========================================================== */
#define DFMC_CTRL_FLOCK_Pos               (31UL)                    /*!< DFMC CTRL: FLOCK (Bit 31)                             */
#define DFMC_CTRL_FLOCK_Msk               (0x80000000UL)            /*!< DFMC CTRL: FLOCK (Bitfield-Mask: 0x01)                */
#define DFMC_CTRL_WDIEN_Pos               (8UL)                     /*!< DFMC CTRL: WDIEN (Bit 8)                              */
#define DFMC_CTRL_WDIEN_Msk               (0x100UL)                 /*!< DFMC CTRL: WDIEN (Bitfield-Mask: 0x01)                */
#define DFMC_CTRL_CERS_Pos                (4UL)                     /*!< DFMC CTRL: CERS (Bit 4)                               */
#define DFMC_CTRL_CERS_Msk                (0x10UL)                  /*!< DFMC CTRL: CERS (Bitfield-Mask: 0x01)                 */
#define DFMC_CTRL_S4KERS_Pos              (3UL)                     /*!< DFMC CTRL: S4KERS (Bit 3)                             */
#define DFMC_CTRL_S4KERS_Msk              (0x8UL)                   /*!< DFMC CTRL: S4KERS (Bitfield-Mask: 0x01)               */
#define DFMC_CTRL_S1KERS_Pos              (2UL)                     /*!< DFMC CTRL: S1KERS (Bit 2)                             */
#define DFMC_CTRL_S1KERS_Msk              (0x4UL)                   /*!< DFMC CTRL: S1KERS (Bitfield-Mask: 0x01)               */
#define DFMC_CTRL_PERS_Pos                (1UL)                     /*!< DFMC CTRL: PERS (Bit 1)                               */
#define DFMC_CTRL_PERS_Msk                (0x2UL)                   /*!< DFMC CTRL: PERS (Bitfield-Mask: 0x01)                 */
#define DFMC_CTRL_PGM_Pos                 (0UL)                     /*!< DFMC CTRL: PGM (Bit 0)                                */
#define DFMC_CTRL_PGM_Msk                 (0x1UL)                   /*!< DFMC CTRL: PGM (Bitfield-Mask: 0x01)                  */
/* =========================================================  STAT  ========================================================== */
#define DFMC_STAT_RPERR_Pos               (21UL)                    /*!< DFMC STAT: RPERR (Bit 21)                             */
#define DFMC_STAT_RPERR_Msk               (0x200000UL)              /*!< DFMC STAT: RPERR (Bitfield-Mask: 0x01)                */
#define DFMC_STAT_WSERR_Pos               (20UL)                    /*!< DFMC STAT: WSERR (Bit 20)                             */
#define DFMC_STAT_WSERR_Msk               (0x100000UL)              /*!< DFMC STAT: WSERR (Bitfield-Mask: 0x01)                */
#define DFMC_STAT_FPERR_Pos               (18UL)                    /*!< DFMC STAT: FPERR (Bit 18)                             */
#define DFMC_STAT_FPERR_Msk               (0x40000UL)               /*!< DFMC STAT: FPERR (Bitfield-Mask: 0x01)                */
#define DFMC_STAT_FLERR_Pos               (16UL)                    /*!< DFMC STAT: FLERR (Bit 16)                             */
#define DFMC_STAT_FLERR_Msk               (0x10000UL)               /*!< DFMC STAT: FLERR (Bitfield-Mask: 0x01)                */
#define DFMC_STAT_CDONE_Pos               (9UL)                     /*!< DFMC STAT: CDONE (Bit 9)                              */
#define DFMC_STAT_CDONE_Msk               (0x200UL)                 /*!< DFMC STAT: CDONE (Bitfield-Mask: 0x01)                */
#define DFMC_STAT_WDONE_Pos               (8UL)                     /*!< DFMC STAT: WDONE (Bit 8)                              */
#define DFMC_STAT_WDONE_Msk               (0x100UL)                 /*!< DFMC STAT: WDONE (Bitfield-Mask: 0x01)                */
#define DFMC_STAT_CBUSY_Pos               (1UL)                     /*!< DFMC STAT: CBUSY (Bit 1)                              */
#define DFMC_STAT_CBUSY_Msk               (0x2UL)                   /*!< DFMC STAT: CBUSY (Bitfield-Mask: 0x01)                */
#define DFMC_STAT_WBUSY_Pos               (0UL)                     /*!< DFMC STAT: WBUSY (Bit 0)                              */
#define DFMC_STAT_WBUSY_Msk               (0x1UL)                   /*!< DFMC STAT: WBUSY (Bitfield-Mask: 0x01)                */
/* ========================================================  CHKCTRL  ======================================================== */
#define DFMC_CHKCTRL_CDRST_Pos            (16UL)                    /*!< DFMC CHKCTRL: CDRST (Bit 16)                          */
#define DFMC_CHKCTRL_CDRST_Msk            (0x10000UL)               /*!< DFMC CHKCTRL: CDRST (Bitfield-Mask: 0x01)             */
#define DFMC_CHKCTRL_CDIEN_Pos            (8UL)                     /*!< DFMC CHKCTRL: CDIEN (Bit 8)                           */
#define DFMC_CHKCTRL_CDIEN_Msk            (0x100UL)                 /*!< DFMC CHKCTRL: CDIEN (Bitfield-Mask: 0x01)             */
#define DFMC_CHKCTRL_BSTEN_Pos            (1UL)                     /*!< DFMC CHKCTRL: BSTEN (Bit 1)                           */
#define DFMC_CHKCTRL_BSTEN_Msk            (0x2UL)                   /*!< DFMC CHKCTRL: BSTEN (Bitfield-Mask: 0x01)             */
#define DFMC_CHKCTRL_BGEN_Pos             (0UL)                     /*!< DFMC CHKCTRL: BGEN (Bit 0)                            */
#define DFMC_CHKCTRL_BGEN_Msk             (0x1UL)                   /*!< DFMC CHKCTRL: BGEN (Bitfield-Mask: 0x01)              */
/* ========================================================  CHKDOUT  ======================================================== */
#define DFMC_CHKDOUT_CDOUT_Pos            (0UL)                     /*!< DFMC CHKDOUT: CDOUT (Bit 0)                           */
#define DFMC_CHKDOUT_CDOUT_Msk            (0xffffUL)                /*!< DFMC CHKDOUT: CDOUT (Bitfield-Mask: 0xffff)           */
/* =======================================================  CHKSADDR  ======================================================== */
#define DFMC_CHKSADDR_SADDR_Pos           (6UL)                     /*!< DFMC CHKSADDR: SADDR (Bit 6)                          */
#define DFMC_CHKSADDR_SADDR_Msk           (0xffffffc0UL)            /*!< DFMC CHKSADDR: SADDR (Bitfield-Mask: 0x3ffffff)       */
#define DFMC_CHKSADDR_FIXED_VALUE_Pos     (0UL)                     /*!< DFMC CHKSADDR: FIXED_VALUE (Bit 0)                    */
#define DFMC_CHKSADDR_FIXED_VALUE_Msk     (0x3fUL)                  /*!< DFMC CHKSADDR: FIXED_VALUE (Bitfield-Mask: 0x3f)      */
/* =======================================================  CHKEADDR  ======================================================== */
#define DFMC_CHKEADDR_EADDR_Pos           (6UL)                     /*!< DFMC CHKEADDR: EADDR (Bit 6)                          */
#define DFMC_CHKEADDR_EADDR_Msk           (0xffffffc0UL)            /*!< DFMC CHKEADDR: EADDR (Bitfield-Mask: 0x3ffffff)       */
#define DFMC_CHKEADDR_FIXED_VALUE_Pos     (0UL)                     /*!< DFMC CHKEADDR: FIXED_VALUE (Bit 0)                    */
#define DFMC_CHKEADDR_FIXED_VALUE_Msk     (0x3fUL)                  /*!< DFMC CHKEADDR: FIXED_VALUE (Bitfield-Mask: 0x3f)      */


/* =========================================================================================================================== */
/* ================                                            DMA                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define DMA_CR_TRANSCNT_Pos               (16UL)                    /*!< DMA CR: TRANSCNT (Bit 16)                             */
#define DMA_CR_TRANSCNT_Msk               (0xfff0000UL)             /*!< DMA CR: TRANSCNT (Bitfield-Mask: 0xfff)               */
#define DMA_CR_PERISEL_Pos                (8UL)                     /*!< DMA CR: PERISEL (Bit 8)                               */
#define DMA_CR_PERISEL_Msk                (0x1f00UL)                /*!< DMA CR: PERISEL (Bitfield-Mask: 0x1f)                 */
#define DMA_CR_SIZE_Pos                   (2UL)                     /*!< DMA CR: SIZE (Bit 2)                                  */
#define DMA_CR_SIZE_Msk                   (0xcUL)                   /*!< DMA CR: SIZE (Bitfield-Mask: 0x03)                    */
#define DMA_CR_DIR_Pos                    (1UL)                     /*!< DMA CR: DIR (Bit 1)                                   */
#define DMA_CR_DIR_Msk                    (0x2UL)                   /*!< DMA CR: DIR (Bitfield-Mask: 0x01)                     */
/* ==========================================================  SR  =========================================================== */
#define DMA_SR_EOT_Pos                    (7UL)                     /*!< DMA SR: EOT (Bit 7)                                   */
#define DMA_SR_EOT_Msk                    (0x80UL)                  /*!< DMA SR: EOT (Bitfield-Mask: 0x01)                     */
#define DMA_SR_DMAEN_Pos                  (0UL)                     /*!< DMA SR: DMAEN (Bit 0)                                 */
#define DMA_SR_DMAEN_Msk                  (0x1UL)                   /*!< DMA SR: DMAEN (Bitfield-Mask: 0x01)                   */
/* ==========================================================  PAR  ========================================================== */
#define DMA_PAR_PARBASEOFFSET_Pos         (16UL)                    /*!< DMA PAR: PARBASEOFFSET (Bit 16)                       */
#define DMA_PAR_PARBASEOFFSET_Msk         (0xffff0000UL)            /*!< DMA PAR: PARBASEOFFSET (Bitfield-Mask: 0xffff)        */
#define DMA_PAR_PAR_Pos                   (0UL)                     /*!< DMA PAR: PAR (Bit 0)                                  */
#define DMA_PAR_PAR_Msk                   (0xffffUL)                /*!< DMA PAR: PAR (Bitfield-Mask: 0xffff)                  */
/* ==========================================================  MAR  ========================================================== */
#define DMA_MAR_MEMBASEADDRESS_Pos        (16UL)                    /*!< DMA MAR: MEMBASEADDRESS (Bit 16)                      */
#define DMA_MAR_MEMBASEADDRESS_Msk        (0xffff0000UL)            /*!< DMA MAR: MEMBASEADDRESS (Bitfield-Mask: 0xffff)       */
#define DMA_MAR_MAR_Pos                   (0UL)                     /*!< DMA MAR: MAR (Bit 0)                                  */
#define DMA_MAR_MAR_Msk                   (0xffffUL)                /*!< DMA MAR: MAR (Bitfield-Mask: 0xffff)                  */


/* =========================================================================================================================== */
/* ================                                            WDT                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  LR  =========================================================== */
#define WDT_LR_WDTLR_Pos                  (0UL)                     /*!< WDT LR: WDTLR (Bit 0)                                 */
#define WDT_LR_WDTLR_Msk                  (0xffffffffUL)            /*!< WDT LR: WDTLR (Bitfield-Mask: 0xffffffff)             */
/* ==========================================================  CNT  ========================================================== */
#define WDT_CNT_WDTCNT_Pos                (0UL)                     /*!< WDT CNT: WDTCNT (Bit 0)                               */
#define WDT_CNT_WDTCNT_Msk                (0xffffffffUL)            /*!< WDT CNT: WDTCNT (Bitfield-Mask: 0xffffffff)           */
/* ==========================================================  CON  ========================================================== */
#define WDT_CON_WDBG_Pos                  (15UL)                    /*!< WDT CON: WDBG (Bit 15)                                */
#define WDT_CON_WDBG_Msk                  (0x8000UL)                /*!< WDT CON: WDBG (Bitfield-Mask: 0x01)                   */
#define WDT_CON_WUF_Pos                   (8UL)                     /*!< WDT CON: WUF (Bit 8)                                  */
#define WDT_CON_WUF_Msk                   (0x100UL)                 /*!< WDT CON: WUF (Bitfield-Mask: 0x01)                    */
#define WDT_CON_WDTIE_Pos                 (7UL)                     /*!< WDT CON: WDTIE (Bit 7)                                */
#define WDT_CON_WDTIE_Msk                 (0x80UL)                  /*!< WDT CON: WDTIE (Bitfield-Mask: 0x01)                  */
#define WDT_CON_WDTRE_Pos                 (6UL)                     /*!< WDT CON: WDTRE (Bit 6)                                */
#define WDT_CON_WDTRE_Msk                 (0x40UL)                  /*!< WDT CON: WDTRE (Bitfield-Mask: 0x01)                  */
#define WDT_CON_WDTEN_Pos                 (4UL)                     /*!< WDT CON: WDTEN (Bit 4)                                */
#define WDT_CON_WDTEN_Msk                 (0x10UL)                  /*!< WDT CON: WDTEN (Bitfield-Mask: 0x01)                  */
#define WDT_CON_CKSEL_Pos                 (3UL)                     /*!< WDT CON: CKSEL (Bit 3)                                */
#define WDT_CON_CKSEL_Msk                 (0x8UL)                   /*!< WDT CON: CKSEL (Bitfield-Mask: 0x01)                  */
#define WDT_CON_WPRS_Pos                  (0UL)                     /*!< WDT CON: WPRS (Bit 0)                                 */
#define WDT_CON_WPRS_Msk                  (0x7UL)                   /*!< WDT CON: WPRS (Bitfield-Mask: 0x07)                   */
/* ==========================================================  AEN  ========================================================== */
#define WDT_AEN_ENS_Pos                   (16UL)                    /*!< WDT AEN: ENS (Bit 16)                                 */
#define WDT_AEN_ENS_Msk                   (0x10000UL)               /*!< WDT AEN: ENS (Bitfield-Mask: 0x01)                    */
#define WDT_AEN_AEN_Pos                   (0UL)                     /*!< WDT AEN: AEN (Bit 0)                                  */
#define WDT_AEN_AEN_Msk                   (0xffffUL)                /*!< WDT AEN: AEN (Bitfield-Mask: 0xffff)                  */


/* =========================================================================================================================== */
/* ================                                           TIMER                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR1  ========================================================== */
#define TIMER_CR1_TRGMOD_Pos              (14UL)                    /*!< TIMER CR1: TRGMOD (Bit 14)                            */
#define TIMER_CR1_TRGMOD_Msk              (0xc000UL)                /*!< TIMER CR1: TRGMOD (Bitfield-Mask: 0x03)               */
#define TIMER_CR1_UAO_Pos                 (13UL)                    /*!< TIMER CR1: UAO (Bit 13)                               */
#define TIMER_CR1_UAO_Msk                 (0x2000UL)                /*!< TIMER CR1: UAO (Bitfield-Mask: 0x01)                  */
#define TIMER_CR1_OUTPOL_Pos              (12UL)                    /*!< TIMER CR1: OUTPOL (Bit 12)                            */
#define TIMER_CR1_OUTPOL_Msk              (0x1000UL)                /*!< TIMER CR1: OUTPOL (Bitfield-Mask: 0x01)               */
#define TIMER_CR1_IOSEL_Pos               (11UL)                    /*!< TIMER CR1: IOSEL (Bit 11)                             */
#define TIMER_CR1_IOSEL_Msk               (0x800UL)                 /*!< TIMER CR1: IOSEL (Bitfield-Mask: 0x01)                */
#define TIMER_CR1_ADCTRGEN_Pos            (8UL)                     /*!< TIMER CR1: ADCTRGEN (Bit 8)                           */
#define TIMER_CR1_ADCTRGEN_Msk            (0x100UL)                 /*!< TIMER CR1: ADCTRGEN (Bitfield-Mask: 0x01)             */
#define TIMER_CR1_STARTLVL_Pos            (7UL)                     /*!< TIMER CR1: STARTLVL (Bit 7)                           */
#define TIMER_CR1_STARTLVL_Msk            (0x80UL)                  /*!< TIMER CR1: STARTLVL (Bitfield-Mask: 0x01)             */
#define TIMER_CR1_CKSEL_Pos               (4UL)                     /*!< TIMER CR1: CKSEL (Bit 4)                              */
#define TIMER_CR1_CKSEL_Msk               (0x70UL)                  /*!< TIMER CR1: CKSEL (Bitfield-Mask: 0x07)                */
#define TIMER_CR1_CLRMOD_Pos              (2UL)                     /*!< TIMER CR1: CLRMOD (Bit 2)                             */
#define TIMER_CR1_CLRMOD_Msk              (0xcUL)                   /*!< TIMER CR1: CLRMOD (Bitfield-Mask: 0x03)               */
#define TIMER_CR1_MODE_Pos                (0UL)                     /*!< TIMER CR1: MODE (Bit 0)                               */
#define TIMER_CR1_MODE_Msk                (0x3UL)                   /*!< TIMER CR1: MODE (Bitfield-Mask: 0x03)                 */
/* ==========================================================  CR2  ========================================================== */
#define TIMER_CR2_TCLR_Pos                (1UL)                     /*!< TIMER CR2: TCLR (Bit 1)                               */
#define TIMER_CR2_TCLR_Msk                (0x2UL)                   /*!< TIMER CR2: TCLR (Bitfield-Mask: 0x01)                 */
#define TIMER_CR2_TEN_Pos                 (0UL)                     /*!< TIMER CR2: TEN (Bit 0)                                */
#define TIMER_CR2_TEN_Msk                 (0x1UL)                   /*!< TIMER CR2: TEN (Bitfield-Mask: 0x01)                  */
/* ==========================================================  PRS  ========================================================== */
#define TIMER_PRS_PRS_Pos                 (0UL)                     /*!< TIMER PRS: PRS (Bit 0)                                */
#define TIMER_PRS_PRS_Msk                 (0x3ffUL)                 /*!< TIMER PRS: PRS (Bitfield-Mask: 0x3ff)                 */
/* ==========================================================  GRA  ========================================================== */
#define TIMER_GRA_GRA_Pos                 (0UL)                     /*!< TIMER GRA: GRA (Bit 0)                                */
#define TIMER_GRA_GRA_Msk                 (0xffffUL)                /*!< TIMER GRA: GRA (Bitfield-Mask: 0xffff)                */
/* ==========================================================  GRB  ========================================================== */
#define TIMER_GRB_GRB_Pos                 (0UL)                     /*!< TIMER GRB: GRB (Bit 0)                                */
#define TIMER_GRB_GRB_Msk                 (0xffffUL)                /*!< TIMER GRB: GRB (Bitfield-Mask: 0xffff)                */
/* ==========================================================  CNT  ========================================================== */
#define TIMER_CNT_CNT_Pos                 (0UL)                     /*!< TIMER CNT: CNT (Bit 0)                                */
#define TIMER_CNT_CNT_Msk                 (0xffffUL)                /*!< TIMER CNT: CNT (Bitfield-Mask: 0xffff)                */
/* ==========================================================  SR  =========================================================== */
#define TIMER_SR_MFA_Pos                  (2UL)                     /*!< TIMER SR: MFA (Bit 2)                                 */
#define TIMER_SR_MFA_Msk                  (0x4UL)                   /*!< TIMER SR: MFA (Bitfield-Mask: 0x01)                   */
#define TIMER_SR_MFB_Pos                  (1UL)                     /*!< TIMER SR: MFB (Bit 1)                                 */
#define TIMER_SR_MFB_Msk                  (0x2UL)                   /*!< TIMER SR: MFB (Bitfield-Mask: 0x01)                   */
#define TIMER_SR_OVF_Pos                  (0UL)                     /*!< TIMER SR: OVF (Bit 0)                                 */
#define TIMER_SR_OVF_Msk                  (0x1UL)                   /*!< TIMER SR: OVF (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IER  ========================================================== */
#define TIMER_IER_MAIE_Pos                (2UL)                     /*!< TIMER IER: MAIE (Bit 2)                               */
#define TIMER_IER_MAIE_Msk                (0x4UL)                   /*!< TIMER IER: MAIE (Bitfield-Mask: 0x01)                 */
#define TIMER_IER_MBIE_Pos                (1UL)                     /*!< TIMER IER: MBIE (Bit 1)                               */
#define TIMER_IER_MBIE_Msk                (0x2UL)                   /*!< TIMER IER: MBIE (Bitfield-Mask: 0x01)                 */
#define TIMER_IER_OVIE_Pos                (0UL)                     /*!< TIMER IER: OVIE (Bit 0)                               */
#define TIMER_IER_OVIE_Msk                (0x1UL)                   /*!< TIMER IER: OVIE (Bitfield-Mask: 0x01)                 */
/* ========================================================  TRGPNT  ========================================================= */
#define TIMER_TRGPNT_TRGPNT_Pos           (0UL)                     /*!< TIMER TRGPNT: TRGPNT (Bit 0)                          */
#define TIMER_TRGPNT_TRGPNT_Msk           (0xffffUL)                /*!< TIMER TRGPNT: TRGPNT (Bitfield-Mask: 0xffff)          */
/* =========================================================  SYNC  ========================================================== */
#define TIMER_SYNC_T9SYNCB_Pos            (29UL)                    /*!< TIMER SYNC: T9SYNCB (Bit 29)                          */
#define TIMER_SYNC_T9SYNCB_Msk            (0x20000000UL)            /*!< TIMER SYNC: T9SYNCB (Bitfield-Mask: 0x01)             */
#define TIMER_SYNC_T8SYNCB_Pos            (28UL)                    /*!< TIMER SYNC: T8SYNCB (Bit 28)                          */
#define TIMER_SYNC_T8SYNCB_Msk            (0x10000000UL)            /*!< TIMER SYNC: T8SYNCB (Bitfield-Mask: 0x01)             */
#define TIMER_SYNC_T7SYNCB_Pos            (27UL)                    /*!< TIMER SYNC: T7SYNCB (Bit 27)                          */
#define TIMER_SYNC_T7SYNCB_Msk            (0x8000000UL)             /*!< TIMER SYNC: T7SYNCB (Bitfield-Mask: 0x01)             */
#define TIMER_SYNC_T6SYNCB_Pos            (26UL)                    /*!< TIMER SYNC: T6SYNCB (Bit 26)                          */
#define TIMER_SYNC_T6SYNCB_Msk            (0x4000000UL)             /*!< TIMER SYNC: T6SYNCB (Bitfield-Mask: 0x01)             */
#define TIMER_SYNC_T5SYNCB_Pos            (25UL)                    /*!< TIMER SYNC: T5SYNCB (Bit 25)                          */
#define TIMER_SYNC_T5SYNCB_Msk            (0x2000000UL)             /*!< TIMER SYNC: T5SYNCB (Bitfield-Mask: 0x01)             */
#define TIMER_SYNC_T4SYNCB_Pos            (24UL)                    /*!< TIMER SYNC: T4SYNCB (Bit 24)                          */
#define TIMER_SYNC_T4SYNCB_Msk            (0x1000000UL)             /*!< TIMER SYNC: T4SYNCB (Bitfield-Mask: 0x01)             */
#define TIMER_SYNC_T3SYNCB_Pos            (23UL)                    /*!< TIMER SYNC: T3SYNCB (Bit 23)                          */
#define TIMER_SYNC_T3SYNCB_Msk            (0x800000UL)              /*!< TIMER SYNC: T3SYNCB (Bitfield-Mask: 0x01)             */
#define TIMER_SYNC_T2SYNCB_Pos            (22UL)                    /*!< TIMER SYNC: T2SYNCB (Bit 22)                          */
#define TIMER_SYNC_T2SYNCB_Msk            (0x400000UL)              /*!< TIMER SYNC: T2SYNCB (Bitfield-Mask: 0x01)             */
#define TIMER_SYNC_T1SYNCB_Pos            (21UL)                    /*!< TIMER SYNC: T1SYNCB (Bit 21)                          */
#define TIMER_SYNC_T1SYNCB_Msk            (0x200000UL)              /*!< TIMER SYNC: T1SYNCB (Bitfield-Mask: 0x01)             */
#define TIMER_SYNC_T0SYNCB_Pos            (20UL)                    /*!< TIMER SYNC: T0SYNCB (Bit 20)                          */
#define TIMER_SYNC_T0SYNCB_Msk            (0x100000UL)              /*!< TIMER SYNC: T0SYNCB (Bitfield-Mask: 0x01)             */
#define TIMER_SYNC_SSYNC_Pos              (17UL)                    /*!< TIMER SYNC: SSYNC (Bit 17)                            */
#define TIMER_SYNC_SSYNC_Msk              (0x20000UL)               /*!< TIMER SYNC: SSYNC (Bitfield-Mask: 0x01)               */
#define TIMER_SYNC_CSYNC_Pos              (16UL)                    /*!< TIMER SYNC: CSYNC (Bit 16)                            */
#define TIMER_SYNC_CSYNC_Msk              (0x10000UL)               /*!< TIMER SYNC: CSYNC (Bitfield-Mask: 0x01)               */
#define TIMER_SYNC_SYNCDLY_Pos            (0UL)                     /*!< TIMER SYNC: SYNCDLY (Bit 0)                           */
#define TIMER_SYNC_SYNCDLY_Msk            (0xffffUL)                /*!< TIMER SYNC: SYNCDLY (Bitfield-Mask: 0xffff)           */


/* =========================================================================================================================== */
/* ================                                            FRT                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define FRT_CTRL_OVFIE_Pos                (9UL)                     /*!< FRT CTRL: OVFIE (Bit 9)                               */
#define FRT_CTRL_OVFIE_Msk                (0x200UL)                 /*!< FRT CTRL: OVFIE (Bitfield-Mask: 0x01)                 */
#define FRT_CTRL_MATCHIE_Pos              (8UL)                     /*!< FRT CTRL: MATCHIE (Bit 8)                             */
#define FRT_CTRL_MATCHIE_Msk              (0x100UL)                 /*!< FRT CTRL: MATCHIE (Bitfield-Mask: 0x01)               */
#define FRT_CTRL_MODE_Pos                 (1UL)                     /*!< FRT CTRL: MODE (Bit 1)                                */
#define FRT_CTRL_MODE_Msk                 (0x2UL)                   /*!< FRT CTRL: MODE (Bitfield-Mask: 0x01)                  */
#define FRT_CTRL_EN_Pos                   (0UL)                     /*!< FRT CTRL: EN (Bit 0)                                  */
#define FRT_CTRL_EN_Msk                   (0x1UL)                   /*!< FRT CTRL: EN (Bitfield-Mask: 0x01)                    */
/* =========================================================  MCNT  ========================================================== */
#define FRT_MCNT_MCNT_Pos                 (0UL)                     /*!< FRT MCNT: MCNT (Bit 0)                                */
#define FRT_MCNT_MCNT_Msk                 (0xffffffffUL)            /*!< FRT MCNT: MCNT (Bitfield-Mask: 0xffffffff)            */
/* ==========================================================  CNT  ========================================================== */
#define FRT_CNT_CNT_Pos                   (0UL)                     /*!< FRT CNT: CNT (Bit 0)                                  */
#define FRT_CNT_CNT_Msk                   (0xffffffffUL)            /*!< FRT CNT: CNT (Bitfield-Mask: 0xffffffff)              */
/* =========================================================  STAT  ========================================================== */
#define FRT_STAT_OVFIF_Pos                (9UL)                     /*!< FRT STAT: OVFIF (Bit 9)                                */
#define FRT_STAT_OVFIF_Msk                (0x200UL)                 /*!< FRT STAT: OVFIF (Bitfield-Mask: 0x01)                  */
#define FRT_STAT_MATCHIF_Pos              (8UL)                     /*!< FRT STAT: MATCHIF (Bit 8)                              */
#define FRT_STAT_MATCHIF_Msk              (0x100UL)                 /*!< FRT STAT: MATCHIF (Bitfield-Mask: 0x01)                */


/* =========================================================================================================================== */
/* ================                                           UART                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  RBR  ========================================================== */
#define UART_RBR_DATA_Pos                 (0UL)                     /*!< UART RBR: DATA (Bit 0)                                */
#define UART_RBR_DATA_Msk                 (0xffUL)                  /*!< UART RBR: DATA (Bitfield-Mask: 0xff)                  */
/* ==========================================================  THR  ========================================================== */
#define UART_THR_DATA_Pos                 (0UL)                     /*!< UART THR: DATA (Bit 0)                                */
#define UART_THR_DATA_Msk                 (0xffUL)                  /*!< UART THR: DATA (Bitfield-Mask: 0xff)                  */
/* ==========================================================  IER  ========================================================== */
#define UART_IER_DTXIEN_Pos               (5UL)                     /*!< UART IER: DTXIEN (Bit 5)                              */
#define UART_IER_DTXIEN_Msk               (0x20UL)                  /*!< UART IER: DTXIEN (Bitfield-Mask: 0x01)                */
#define UART_IER_DRXIEN_Pos               (4UL)                     /*!< UART IER: DRXIEN (Bit 4)                              */
#define UART_IER_DRXIEN_Msk               (0x10UL)                  /*!< UART IER: DRXIEN (Bitfield-Mask: 0x01)                */
#define UART_IER_TXEIE_Pos                (3UL)                     /*!< UART IER: TXEIE (Bit 3)                               */
#define UART_IER_TXEIE_Msk                (0x8UL)                   /*!< UART IER: TXEIE (Bitfield-Mask: 0x01)                 */
#define UART_IER_RLSIE_Pos                (2UL)                     /*!< UART IER: RLSIE (Bit 2)                               */
#define UART_IER_RLSIE_Msk                (0x4UL)                   /*!< UART IER: RLSIE (Bitfield-Mask: 0x01)                 */
#define UART_IER_THREIE_Pos               (1UL)                     /*!< UART IER: THREIE (Bit 1)                              */
#define UART_IER_THREIE_Msk               (0x2UL)                   /*!< UART IER: THREIE (Bitfield-Mask: 0x01)                */
#define UART_IER_DRIE_Pos                 (0UL)                     /*!< UART IER: DRIE (Bit 0)                                */
#define UART_IER_DRIE_Msk                 (0x1UL)                   /*!< UART IER: DRIE (Bitfield-Mask: 0x01)                  */
/* ==========================================================  IIR  ========================================================== */
#define UART_IIR_TXE_Pos                  (4UL)                     /*!< UART IIR: TXE (Bit 4)                                 */
#define UART_IIR_TXE_Msk                  (0x10UL)                  /*!< UART IIR: TXE (Bitfield-Mask: 0x01)                   */
#define UART_IIR_IID_Pos                  (1UL)                     /*!< UART IIR: IID (Bit 1)                                 */
#define UART_IIR_IID_Msk                  (0xeUL)                   /*!< UART IIR: IID (Bitfield-Mask: 0x07)                   */
#define UART_IIR_IPEN_Pos                 (0UL)                     /*!< UART IIR: IPEN (Bit 0)                                */
#define UART_IIR_IPEN_Msk                 (0x1UL)                   /*!< UART IIR: IPEN (Bitfield-Mask: 0x01)                  */
/* ==========================================================  LCR  ========================================================== */
#define UART_LCR_BREAK_Pos                (6UL)                     /*!< UART LCR: BREAK (Bit 6)                               */
#define UART_LCR_BREAK_Msk                (0x40UL)                  /*!< UART LCR: BREAK (Bitfield-Mask: 0x01)                 */
#define UART_LCR_STICKP_Pos               (5UL)                     /*!< UART LCR: STICKP (Bit 5)                              */
#define UART_LCR_STICKP_Msk               (0x20UL)                  /*!< UART LCR: STICKP (Bitfield-Mask: 0x01)                */
#define UART_LCR_PARITY_Pos               (4UL)                     /*!< UART LCR: PARITY (Bit 4)                              */
#define UART_LCR_PARITY_Msk               (0x10UL)                  /*!< UART LCR: PARITY (Bitfield-Mask: 0x01)                */
#define UART_LCR_PEN_Pos                  (3UL)                     /*!< UART LCR: PEN (Bit 3)                                 */
#define UART_LCR_PEN_Msk                  (0x8UL)                   /*!< UART LCR: PEN (Bitfield-Mask: 0x01)                   */
#define UART_LCR_STOPBIT_Pos              (2UL)                     /*!< UART LCR: STOPBIT (Bit 2)                             */
#define UART_LCR_STOPBIT_Msk              (0x4UL)                   /*!< UART LCR: STOPBIT (Bitfield-Mask: 0x01)               */
#define UART_LCR_DLEN_Pos                 (0UL)                     /*!< UART LCR: DLEN (Bit 0)                                */
#define UART_LCR_DLEN_Msk                 (0x3UL)                   /*!< UART LCR: DLEN (Bitfield-Mask: 0x03)                  */
/* ==========================================================  DCR  ========================================================== */
#define UART_DCR_RXINV_Pos                (3UL)                     /*!< UART DCR: RXINV (Bit 3)                               */
#define UART_DCR_RXINV_Msk                (0x8UL)                   /*!< UART DCR: RXINV (Bitfield-Mask: 0x01)                 */
#define UART_DCR_TXINV_Pos                (2UL)                     /*!< UART DCR: TXINV (Bit 2)                               */
#define UART_DCR_TXINV_Msk                (0x4UL)                   /*!< UART DCR: TXINV (Bitfield-Mask: 0x01)                 */
/* ==========================================================  LSR  ========================================================== */
#define UART_LSR_TEMT_Pos                 (6UL)                     /*!< UART LSR: TEMT (Bit 6)                                */
#define UART_LSR_TEMT_Msk                 (0x40UL)                  /*!< UART LSR: TEMT (Bitfield-Mask: 0x01)                  */
#define UART_LSR_THRE_Pos                 (5UL)                     /*!< UART LSR: THRE (Bit 5)                                */
#define UART_LSR_THRE_Msk                 (0x20UL)                  /*!< UART LSR: THRE (Bitfield-Mask: 0x01)                  */
#define UART_LSR_BI_Pos                   (4UL)                     /*!< UART LSR: BI (Bit 4)                                  */
#define UART_LSR_BI_Msk                   (0x10UL)                  /*!< UART LSR: BI (Bitfield-Mask: 0x01)                    */
#define UART_LSR_FE_Pos                   (3UL)                     /*!< UART LSR: FE (Bit 3)                                  */
#define UART_LSR_FE_Msk                   (0x8UL)                   /*!< UART LSR: FE (Bitfield-Mask: 0x01)                    */
#define UART_LSR_PE_Pos                   (2UL)                     /*!< UART LSR: PE (Bit 2)                                  */
#define UART_LSR_PE_Msk                   (0x4UL)                   /*!< UART LSR: PE (Bitfield-Mask: 0x01)                    */
#define UART_LSR_OE_Pos                   (1UL)                     /*!< UART LSR: OE (Bit 1)                                  */
#define UART_LSR_OE_Msk                   (0x2UL)                   /*!< UART LSR: OE (Bitfield-Mask: 0x01)                    */
#define UART_LSR_DR_Pos                   (0UL)                     /*!< UART LSR: DR (Bit 0)                                  */
#define UART_LSR_DR_Msk                   (0x1UL)                   /*!< UART LSR: DR (Bitfield-Mask: 0x01)                    */
/* ==========================================================  BDR  ========================================================== */
#define UART_BDR_BDR_Pos                  (0UL)                     /*!< UART BDR: BDR (Bit 0)                                 */
#define UART_BDR_BDR_Msk                  (0xffffUL)                /*!< UART BDR: BDR (Bitfield-Mask: 0xffff)                 */
/* ==========================================================  BFR  ========================================================== */
#define UART_BFR_BFR_Pos                  (0UL)                     /*!< UART BFR: BFR (Bit 0)                                 */
#define UART_BFR_BFR_Msk                  (0xffUL)                  /*!< UART BFR: BFR (Bitfield-Mask: 0xff)                   */
/* =========================================================  IDTR  ========================================================== */
#define UART_IDTR_SMS_Pos                 (7UL)                     /*!< UART IDTR: SMS (Bit 7)                                */
#define UART_IDTR_SMS_Msk                 (0x80UL)                  /*!< UART IDTR: SMS (Bitfield-Mask: 0x01)                  */
#define UART_IDTR_DMS_Pos                 (6UL)                     /*!< UART IDTR: DMS (Bit 6)                                */
#define UART_IDTR_DMS_Msk                 (0x40UL)                  /*!< UART IDTR: DMS (Bitfield-Mask: 0x01)                  */
#define UART_IDTR_WAITVAL_Pos             (0UL)                     /*!< UART IDTR: WAITVAL (Bit 0)                            */
#define UART_IDTR_WAITVAL_Msk             (0x7UL)                   /*!< UART IDTR: WAITVAL (Bitfield-Mask: 0x07)              */


/* =========================================================================================================================== */
/* ================                                            SPI                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  TDR  ========================================================== */
#define SPI_TDR_TDR_Pos                   (0UL)                     /*!< SPI TDR: TDR (Bit 0)                                  */
#define SPI_TDR_TDR_Msk                   (0x1ffffUL)               /*!< SPI TDR: TDR (Bitfield-Mask: 0x1ffff)                 */
/* ==========================================================  RDR  ========================================================== */
#define SPI_RDR_RDR_Pos                   (0UL)                     /*!< SPI RDR: RDR (Bit 0)                                  */
#define SPI_RDR_RDR_Msk                   (0x1ffffUL)               /*!< SPI RDR: RDR (Bitfield-Mask: 0x1ffff)                 */
/* ==========================================================  CR  =========================================================== */
#define SPI_CR_TXBC_Pos                   (20UL)                    /*!< SPI CR: TXBC (Bit 20)                                 */
#define SPI_CR_TXBC_Msk                   (0x100000UL)              /*!< SPI CR: TXBC (Bitfield-Mask: 0x01)                    */
#define SPI_CR_RXBC_Pos                   (19UL)                    /*!< SPI CR: RXBC (Bit 19)                                 */
#define SPI_CR_RXBC_Msk                   (0x80000UL)               /*!< SPI CR: RXBC (Bitfield-Mask: 0x01)                    */
#define SPI_CR_TXDIE_Pos                  (18UL)                    /*!< SPI CR: TXDIE (Bit 18)                                */
#define SPI_CR_TXDIE_Msk                  (0x40000UL)               /*!< SPI CR: TXDIE (Bitfield-Mask: 0x01)                   */
#define SPI_CR_RXDIE_Pos                  (17UL)                    /*!< SPI CR: RXDIE (Bit 17)                                */
#define SPI_CR_RXDIE_Msk                  (0x20000UL)               /*!< SPI CR: RXDIE (Bitfield-Mask: 0x01)                   */
#define SPI_CR_SSCIE_Pos                  (16UL)                    /*!< SPI CR: SSCIE (Bit 16)                                */
#define SPI_CR_SSCIE_Msk                  (0x10000UL)               /*!< SPI CR: SSCIE (Bitfield-Mask: 0x01)                   */
#define SPI_CR_TXIE_Pos                   (15UL)                    /*!< SPI CR: TXIE (Bit 15)                                 */
#define SPI_CR_TXIE_Msk                   (0x8000UL)                /*!< SPI CR: TXIE (Bitfield-Mask: 0x01)                    */
#define SPI_CR_RXIE_Pos                   (14UL)                    /*!< SPI CR: RXIE (Bit 14)                                 */
#define SPI_CR_RXIE_Msk                   (0x4000UL)                /*!< SPI CR: RXIE (Bitfield-Mask: 0x01)                    */
#define SPI_CR_SSMOD_Pos                  (13UL)                    /*!< SPI CR: SSMOD (Bit 13)                                */
#define SPI_CR_SSMOD_Msk                  (0x2000UL)                /*!< SPI CR: SSMOD (Bitfield-Mask: 0x01)                   */
#define SPI_CR_SSOUT_Pos                  (12UL)                    /*!< SPI CR: SSOUT (Bit 12)                                */
#define SPI_CR_SSOUT_Msk                  (0x1000UL)                /*!< SPI CR: SSOUT (Bitfield-Mask: 0x01)                   */
#define SPI_CR_LBE_Pos                    (11UL)                    /*!< SPI CR: LBE (Bit 11)                                  */
#define SPI_CR_LBE_Msk                    (0x800UL)                 /*!< SPI CR: LBE (Bitfield-Mask: 0x01)                     */
#define SPI_CR_SSMASK_Pos                 (10UL)                    /*!< SPI CR: SSMASK (Bit 10)                               */
#define SPI_CR_SSMASK_Msk                 (0x400UL)                 /*!< SPI CR: SSMASK (Bitfield-Mask: 0x01)                  */
#define SPI_CR_SSMO_Pos                   (9UL)                     /*!< SPI CR: SSMO (Bit 9)                                  */
#define SPI_CR_SSMO_Msk                   (0x200UL)                 /*!< SPI CR: SSMO (Bitfield-Mask: 0x01)                    */
#define SPI_CR_SSPOL_Pos                  (8UL)                     /*!< SPI CR: SSPOL (Bit 8)                                 */
#define SPI_CR_SSPOL_Msk                  (0x100UL)                 /*!< SPI CR: SSPOL (Bitfield-Mask: 0x01)                   */
#define SPI_CR_MS_Pos                     (5UL)                     /*!< SPI CR: MS (Bit 5)                                    */
#define SPI_CR_MS_Msk                     (0x20UL)                  /*!< SPI CR: MS (Bitfield-Mask: 0x01)                      */
#define SPI_CR_MSBF_Pos                   (4UL)                     /*!< SPI CR: MSBF (Bit 4)                                  */
#define SPI_CR_MSBF_Msk                   (0x10UL)                  /*!< SPI CR: MSBF (Bitfield-Mask: 0x01)                    */
#define SPI_CR_CPHA_Pos                   (3UL)                     /*!< SPI CR: CPHA (Bit 3)                                  */
#define SPI_CR_CPHA_Msk                   (0x8UL)                   /*!< SPI CR: CPHA (Bitfield-Mask: 0x01)                    */
#define SPI_CR_CPOL_Pos                   (2UL)                     /*!< SPI CR: CPOL (Bit 2)                                  */
#define SPI_CR_CPOL_Msk                   (0x4UL)                   /*!< SPI CR: CPOL (Bitfield-Mask: 0x01)                    */
#define SPI_CR_BITSZ_Pos                  (0UL)                     /*!< SPI CR: BITSZ (Bit 0)                                 */
#define SPI_CR_BITSZ_Msk                  (0x3UL)                   /*!< SPI CR: BITSZ (Bitfield-Mask: 0x03)                   */
/* ==========================================================  SR  =========================================================== */
#define SPI_SR_TXDMAF_Pos                 (9UL)                     /*!< SPI SR: TXDMAF (Bit 9)                                */
#define SPI_SR_TXDMAF_Msk                 (0x200UL)                 /*!< SPI SR: TXDMAF (Bitfield-Mask: 0x01)                  */
#define SPI_SR_RXDMAF_Pos                 (8UL)                     /*!< SPI SR: RXDMAF (Bit 8)                                */
#define SPI_SR_RXDMAF_Msk                 (0x100UL)                 /*!< SPI SR: RXDMAF (Bitfield-Mask: 0x01)                  */
#define SPI_SR_SBUSY_Pos                  (7UL)                     /*!< SPI SR: SBUSY (Bit 7)                                 */
#define SPI_SR_SBUSY_Msk                  (0x80UL)                  /*!< SPI SR: SBUSY (Bitfield-Mask: 0x01)                   */
#define SPI_SR_SSDET_Pos                  (6UL)                     /*!< SPI SR: SSDET (Bit 6)                                 */
#define SPI_SR_SSDET_Msk                  (0x40UL)                  /*!< SPI SR: SSDET (Bitfield-Mask: 0x01)                   */
#define SPI_SR_SSON_Pos                   (5UL)                     /*!< SPI SR: SSON (Bit 5)                                  */
#define SPI_SR_SSON_Msk                   (0x20UL)                  /*!< SPI SR: SSON (Bitfield-Mask: 0x01)                    */
#define SPI_SR_OVRF_Pos                   (4UL)                     /*!< SPI SR: OVRF (Bit 4)                                  */
#define SPI_SR_OVRF_Msk                   (0x10UL)                  /*!< SPI SR: OVRF (Bitfield-Mask: 0x01)                    */
#define SPI_SR_UDRF_Pos                   (3UL)                     /*!< SPI SR: UDRF (Bit 3)                                  */
#define SPI_SR_UDRF_Msk                   (0x8UL)                   /*!< SPI SR: UDRF (Bitfield-Mask: 0x01)                    */
#define SPI_SR_TXIDLE_Pos                 (2UL)                     /*!< SPI SR: TXIDLE (Bit 2)                                */
#define SPI_SR_TXIDLE_Msk                 (0x4UL)                   /*!< SPI SR: TXIDLE (Bitfield-Mask: 0x01)                  */
#define SPI_SR_TRDY_Pos                   (1UL)                     /*!< SPI SR: TRDY (Bit 1)                                  */
#define SPI_SR_TRDY_Msk                   (0x2UL)                   /*!< SPI SR: TRDY (Bitfield-Mask: 0x01)                    */
#define SPI_SR_RRDY_Pos                   (0UL)                     /*!< SPI SR: RRDY (Bit 0)                                  */
#define SPI_SR_RRDY_Msk                   (0x1UL)                   /*!< SPI SR: RRDY (Bitfield-Mask: 0x01)                    */
/* ==========================================================  BR  =========================================================== */
#define SPI_BR_BR_Pos                     (0UL)                     /*!< SPI BR: BR (Bit 0)                                    */
#define SPI_BR_BR_Msk                     (0xffffUL)                /*!< SPI BR: BR (Bitfield-Mask: 0xffff)                    */
/* ==========================================================  EN  =========================================================== */
#define SPI_EN_ENABLE_Pos                 (0UL)                     /*!< SPI EN: ENABLE (Bit 0)                                */
#define SPI_EN_ENABLE_Msk                 (0x1UL)                   /*!< SPI EN: ENABLE (Bitfield-Mask: 0x01)                  */
/* ==========================================================  LR  =========================================================== */
#define SPI_LR_SPL_Pos                    (16UL)                    /*!< SPI LR: SPL (Bit 16)                                  */
#define SPI_LR_SPL_Msk                    (0xff0000UL)              /*!< SPI LR: SPL (Bitfield-Mask: 0xff)                     */
#define SPI_LR_BTL_Pos                    (8UL)                     /*!< SPI LR: BTL (Bit 8)                                   */
#define SPI_LR_BTL_Msk                    (0xff00UL)                /*!< SPI LR: BTL (Bitfield-Mask: 0xff)                     */
#define SPI_LR_STL_Pos                    (0UL)                     /*!< SPI LR: STL (Bit 0)                                   */
#define SPI_LR_STL_Msk                    (0xffUL)                  /*!< SPI LR: STL (Bitfield-Mask: 0xff)                     */


/* =========================================================================================================================== */
/* ================                                            I2C                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  DR  =========================================================== */
#define I2C_DR_ICDR_Pos                   (0UL)                     /*!< I2C DR: ICDR (Bit 0)                                  */
#define I2C_DR_ICDR_Msk                   (0xffUL)                  /*!< I2C DR: ICDR (Bitfield-Mask: 0xff)                    */
/* ==========================================================  SR  =========================================================== */
#define I2C_SR_GCALL_Pos                  (7UL)                     /*!< I2C SR: GCALL (Bit 7)                                 */
#define I2C_SR_GCALL_Msk                  (0x80UL)                  /*!< I2C SR: GCALL (Bitfield-Mask: 0x01)                   */
#define I2C_SR_TEND_Pos                   (6UL)                     /*!< I2C SR: TEND (Bit 6)                                  */
#define I2C_SR_TEND_Msk                   (0x40UL)                  /*!< I2C SR: TEND (Bitfield-Mask: 0x01)                    */
#define I2C_SR_STOP_Pos                   (5UL)                     /*!< I2C SR: STOP (Bit 5)                                  */
#define I2C_SR_STOP_Msk                   (0x20UL)                  /*!< I2C SR: STOP (Bitfield-Mask: 0x01)                    */
#define I2C_SR_SSEL_Pos                   (4UL)                     /*!< I2C SR: SSEL (Bit 4)                                  */
#define I2C_SR_SSEL_Msk                   (0x10UL)                  /*!< I2C SR: SSEL (Bitfield-Mask: 0x01)                    */
#define I2C_SR_MLOST_Pos                  (3UL)                     /*!< I2C SR: MLOST (Bit 3)                                 */
#define I2C_SR_MLOST_Msk                  (0x8UL)                   /*!< I2C SR: MLOST (Bitfield-Mask: 0x01)                   */
#define I2C_SR_BUSY_Pos                   (2UL)                     /*!< I2C SR: BUSY (Bit 2)                                  */
#define I2C_SR_BUSY_Msk                   (0x4UL)                   /*!< I2C SR: BUSY (Bitfield-Mask: 0x01)                    */
#define I2C_SR_TMOD_Pos                   (1UL)                     /*!< I2C SR: TMOD (Bit 1)                                  */
#define I2C_SR_TMOD_Msk                   (0x2UL)                   /*!< I2C SR: TMOD (Bitfield-Mask: 0x01)                    */
#define I2C_SR_RXACK_Pos                  (0UL)                     /*!< I2C SR: RXACK (Bit 0)                                 */
#define I2C_SR_RXACK_Msk                  (0x1UL)                   /*!< I2C SR: RXACK (Bitfield-Mask: 0x01)                   */
/* ==========================================================  SAR  ========================================================== */
#define I2C_SAR_SVAD_Pos                  (1UL)                     /*!< I2C SAR: SVAD (Bit 1)                                 */
#define I2C_SAR_SVAD_Msk                  (0xfeUL)                  /*!< I2C SAR: SVAD (Bitfield-Mask: 0x7f)                   */
#define I2C_SAR_GCEN_Pos                  (0UL)                     /*!< I2C SAR: GCEN (Bit 0)                                 */
#define I2C_SAR_GCEN_Msk                  (0x1UL)                   /*!< I2C SAR: GCEN (Bitfield-Mask: 0x01)                   */
/* ==========================================================  CR  =========================================================== */
#define I2C_CR_INTDEL_Pos                 (8UL)                     /*!< I2C CR: INTDEL (Bit 8)                                */
#define I2C_CR_INTDEL_Msk                 (0x300UL)                 /*!< I2C CR: INTDEL (Bitfield-Mask: 0x03)                  */
#define I2C_CR_IIF_Pos                    (7UL)                     /*!< I2C CR: IIF (Bit 7)                                   */
#define I2C_CR_IIF_Msk                    (0x80UL)                  /*!< I2C CR: IIF (Bitfield-Mask: 0x01)                     */
#define I2C_CR_SOFTRST_Pos                (5UL)                     /*!< I2C CR: SOFTRST (Bit 5)                               */
#define I2C_CR_SOFTRST_Msk                (0x20UL)                  /*!< I2C CR: SOFTRST (Bitfield-Mask: 0x01)                 */
#define I2C_CR_INTEN_Pos                  (4UL)                     /*!< I2C CR: INTEN (Bit 4)                                 */
#define I2C_CR_INTEN_Msk                  (0x10UL)                  /*!< I2C CR: INTEN (Bitfield-Mask: 0x01)                   */
#define I2C_CR_ACKEN_Pos                  (3UL)                     /*!< I2C CR: ACKEN (Bit 3)                                 */
#define I2C_CR_ACKEN_Msk                  (0x8UL)                   /*!< I2C CR: ACKEN (Bitfield-Mask: 0x01)                   */
#define I2C_CR_STOP_Pos                   (1UL)                     /*!< I2C CR: STOP (Bit 1)                                  */
#define I2C_CR_STOP_Msk                   (0x2UL)                   /*!< I2C CR: STOP (Bitfield-Mask: 0x01)                    */
#define I2C_CR_START_Pos                  (0UL)                     /*!< I2C CR: START (Bit 0)                                 */
#define I2C_CR_START_Msk                  (0x1UL)                   /*!< I2C CR: START (Bitfield-Mask: 0x01)                   */
/* =========================================================  SCLL  ========================================================== */
#define I2C_SCLL_SCLL_Pos                 (0UL)                     /*!< I2C SCLL: SCLL (Bit 0)                                */
#define I2C_SCLL_SCLL_Msk                 (0xffffUL)                /*!< I2C SCLL: SCLL (Bitfield-Mask: 0xffff)                */
/* =========================================================  SCLH  ========================================================== */
#define I2C_SCLH_SCLH_Pos                 (0UL)                     /*!< I2C SCLH: SCLH (Bit 0)                                */
#define I2C_SCLH_SCLH_Msk                 (0xffffUL)                /*!< I2C SCLH: SCLH (Bitfield-Mask: 0xffff)                */
/* ==========================================================  SDH  ========================================================== */
#define I2C_SDH_SDH_Pos                   (0UL)                     /*!< I2C SDH: SDH (Bit 0)                                  */
#define I2C_SDH_SDH_Msk                   (0x7fffUL)                /*!< I2C SDH: SDH (Bitfield-Mask: 0x7fff)                  */


/* =========================================================================================================================== */
/* ================                                            CAN                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define CAN_CR_TEST_Pos                   (7UL)                     /*!< CAN CR: TEST (Bit 7)                                  */
#define CAN_CR_TEST_Msk                   (0x80UL)                  /*!< CAN CR: TEST (Bitfield-Mask: 0x01)                    */
#define CAN_CR_CCE_Pos                    (6UL)                     /*!< CAN CR: CCE (Bit 6)                                   */
#define CAN_CR_CCE_Msk                    (0x40UL)                  /*!< CAN CR: CCE (Bitfield-Mask: 0x01)                     */
#define CAN_CR_DAR_Pos                    (5UL)                     /*!< CAN CR: DAR (Bit 5)                                   */
#define CAN_CR_DAR_Msk                    (0x20UL)                  /*!< CAN CR: DAR (Bitfield-Mask: 0x01)                     */
#define CAN_CR_EIE_Pos                    (3UL)                     /*!< CAN CR: EIE (Bit 3)                                   */
#define CAN_CR_EIE_Msk                    (0x8UL)                   /*!< CAN CR: EIE (Bitfield-Mask: 0x01)                     */
#define CAN_CR_SIE_Pos                    (2UL)                     /*!< CAN CR: SIE (Bit 2)                                   */
#define CAN_CR_SIE_Msk                    (0x4UL)                   /*!< CAN CR: SIE (Bitfield-Mask: 0x01)                     */
#define CAN_CR_IE_Pos                     (1UL)                     /*!< CAN CR: IE (Bit 1)                                    */
#define CAN_CR_IE_Msk                     (0x2UL)                   /*!< CAN CR: IE (Bitfield-Mask: 0x01)                      */
#define CAN_CR_INIT_Pos                   (0UL)                     /*!< CAN CR: INIT (Bit 0)                                  */
#define CAN_CR_INIT_Msk                   (0x1UL)                   /*!< CAN CR: INIT (Bitfield-Mask: 0x01)                    */
/* ==========================================================  SR  =========================================================== */
#define CAN_SR_BOFF_Pos                   (7UL)                     /*!< CAN SR: BOFF (Bit 7)                                  */
#define CAN_SR_BOFF_Msk                   (0x80UL)                  /*!< CAN SR: BOFF (Bitfield-Mask: 0x01)                    */
#define CAN_SR_EWARN_Pos                  (6UL)                     /*!< CAN SR: EWARN (Bit 6)                                 */
#define CAN_SR_EWARN_Msk                  (0x40UL)                  /*!< CAN SR: EWARN (Bitfield-Mask: 0x01)                   */
#define CAN_SR_EPASS_Pos                  (5UL)                     /*!< CAN SR: EPASS (Bit 5)                                 */
#define CAN_SR_EPASS_Msk                  (0x20UL)                  /*!< CAN SR: EPASS (Bitfield-Mask: 0x01)                   */
#define CAN_SR_RXOK_Pos                   (4UL)                     /*!< CAN SR: RXOK (Bit 4)                                  */
#define CAN_SR_RXOK_Msk                   (0x10UL)                  /*!< CAN SR: RXOK (Bitfield-Mask: 0x01)                    */
#define CAN_SR_TXOK_Pos                   (3UL)                     /*!< CAN SR: TXOK (Bit 3)                                  */
#define CAN_SR_TXOK_Msk                   (0x8UL)                   /*!< CAN SR: TXOK (Bitfield-Mask: 0x01)                    */
#define CAN_SR_LEC_Pos                    (0UL)                     /*!< CAN SR: LEC (Bit 0)                                   */
#define CAN_SR_LEC_Msk                    (0x7UL)                   /*!< CAN SR: LEC (Bitfield-Mask: 0x07)                     */
/* ========================================================  ERRCNT  ========================================================= */
#define CAN_ERRCNT_REP_Pos                (15UL)                    /*!< CAN ERRCNT: REP (Bit 15)                              */
#define CAN_ERRCNT_REP_Msk                (0x8000UL)                /*!< CAN ERRCNT: REP (Bitfield-Mask: 0x01)                 */
#define CAN_ERRCNT_REC_Pos                (8UL)                     /*!< CAN ERRCNT: REC (Bit 8)                               */
#define CAN_ERRCNT_REC_Msk                (0x7f00UL)                /*!< CAN ERRCNT: REC (Bitfield-Mask: 0x7f)                 */
#define CAN_ERRCNT_TEC_Pos                (0UL)                     /*!< CAN ERRCNT: TEC (Bit 0)                               */
#define CAN_ERRCNT_TEC_Msk                (0xffUL)                  /*!< CAN ERRCNT: TEC (Bitfield-Mask: 0xff)                 */
/* ==========================================================  BTR  ========================================================== */
#define CAN_BTR_TSEG2_Pos                 (12UL)                    /*!< CAN BTR: TSEG2 (Bit 12)                               */
#define CAN_BTR_TSEG2_Msk                 (0x7000UL)                /*!< CAN BTR: TSEG2 (Bitfield-Mask: 0x07)                  */
#define CAN_BTR_TSEG1_Pos                 (8UL)                     /*!< CAN BTR: TSEG1 (Bit 8)                                */
#define CAN_BTR_TSEG1_Msk                 (0xf00UL)                 /*!< CAN BTR: TSEG1 (Bitfield-Mask: 0x0f)                  */
#define CAN_BTR_SWJ_Pos                   (6UL)                     /*!< CAN BTR: SWJ (Bit 6)                                  */
#define CAN_BTR_SWJ_Msk                   (0xc0UL)                  /*!< CAN BTR: SWJ (Bitfield-Mask: 0x03)                    */
#define CAN_BTR_BRP_Pos                   (0UL)                     /*!< CAN BTR: BRP (Bit 0)                                  */
#define CAN_BTR_BRP_Msk                   (0x3fUL)                  /*!< CAN BTR: BRP (Bitfield-Mask: 0x3f)                    */
/* ==========================================================  IER  ========================================================== */
#define CAN_IER_INTID_Pos                 (0UL)                     /*!< CAN IER: INTID (Bit 0)                                */
#define CAN_IER_INTID_Msk                 (0xffffUL)                /*!< CAN IER: INTID (Bitfield-Mask: 0xffff)                */
/* =========================================================  TEST  ========================================================== */
#define CAN_TEST_RX_Pos                   (7UL)                     /*!< CAN TEST: RX (Bit 7)                                  */
#define CAN_TEST_RX_Msk                   (0x80UL)                  /*!< CAN TEST: RX (Bitfield-Mask: 0x01)                    */
#define CAN_TEST_TX_Pos                   (5UL)                     /*!< CAN TEST: TX (Bit 5)                                  */
#define CAN_TEST_TX_Msk                   (0x60UL)                  /*!< CAN TEST: TX (Bitfield-Mask: 0x03)                    */
#define CAN_TEST_LB_Pos                   (4UL)                     /*!< CAN TEST: LB (Bit 4)                                  */
#define CAN_TEST_LB_Msk                   (0x10UL)                  /*!< CAN TEST: LB (Bitfield-Mask: 0x01)                    */
#define CAN_TEST_SILENT_Pos               (3UL)                     /*!< CAN TEST: SILENT (Bit 3)                              */
#define CAN_TEST_SILENT_Msk               (0x8UL)                   /*!< CAN TEST: SILENT (Bitfield-Mask: 0x01)                */
#define CAN_TEST_BASIC_Pos                (2UL)                     /*!< CAN TEST: BASIC (Bit 2)                               */
#define CAN_TEST_BASIC_Msk                (0x4UL)                   /*!< CAN TEST: BASIC (Bitfield-Mask: 0x01)                 */
/* ========================================================  BRPEXT  ========================================================= */
#define CAN_BRPEXT_BRPE_Pos               (0UL)                     /*!< CAN BRPEXT: BRPE (Bit 0)                              */
#define CAN_BRPEXT_BRPE_Msk               (0xfUL)                   /*!< CAN BRPEXT: BRPE (Bitfield-Mask: 0x0f)                */
/* ==========================================================  EN  =========================================================== */
#define CAN_EN_EN_Pos                     (0UL)                     /*!< CAN EN: EN (Bit 0)                                    */
#define CAN_EN_EN_Msk                     (0x1UL)                   /*!< CAN EN: EN (Bitfield-Mask: 0x01)                      */
/* ========================================================  I1COMR  ========================================================= */
#define CAN_I1COMR_BUSY_Pos               (15UL)                    /*!< CAN I1COMR: BUSY (Bit 15)                             */
#define CAN_I1COMR_BUSY_Msk               (0x8000UL)                /*!< CAN I1COMR: BUSY (Bitfield-Mask: 0x01)                */
#define CAN_I1COMR_MSGNUM_Pos             (0UL)                     /*!< CAN I1COMR: MSGNUM (Bit 0)                            */
#define CAN_I1COMR_MSGNUM_Msk             (0x3fUL)                  /*!< CAN I1COMR: MSGNUM (Bitfield-Mask: 0x3f)              */
/* ========================================================  I1COMM  ========================================================= */
#define CAN_I1COMM_WR_RD_Pos              (7UL)                     /*!< CAN I1COMM: WR_RD (Bit 7)                             */
#define CAN_I1COMM_WR_RD_Msk              (0x80UL)                  /*!< CAN I1COMM: WR_RD (Bitfield-Mask: 0x01)               */
#define CAN_I1COMM_MASK_Pos               (6UL)                     /*!< CAN I1COMM: MASK (Bit 6)                              */
#define CAN_I1COMM_MASK_Msk               (0x40UL)                  /*!< CAN I1COMM: MASK (Bitfield-Mask: 0x01)                */
#define CAN_I1COMM_ARB_Pos                (5UL)                     /*!< CAN I1COMM: ARB (Bit 5)                               */
#define CAN_I1COMM_ARB_Msk                (0x20UL)                  /*!< CAN I1COMM: ARB (Bitfield-Mask: 0x01)                 */
#define CAN_I1COMM_CONTROL_Pos            (4UL)                     /*!< CAN I1COMM: CONTROL (Bit 4)                           */
#define CAN_I1COMM_CONTROL_Msk            (0x10UL)                  /*!< CAN I1COMM: CONTROL (Bitfield-Mask: 0x01)             */
#define CAN_I1COMM_CLTPND_Pos             (3UL)                     /*!< CAN I1COMM: CLTPND (Bit 3)                            */
#define CAN_I1COMM_CLTPND_Msk             (0x8UL)                   /*!< CAN I1COMM: CLTPND (Bitfield-Mask: 0x01)              */
#define CAN_I1COMM_TXRQST_ND_Pos          (2UL)                     /*!< CAN I1COMM: TXRQST_ND (Bit 2)                         */
#define CAN_I1COMM_TXRQST_ND_Msk          (0x4UL)                   /*!< CAN I1COMM: TXRQST_ND (Bitfield-Mask: 0x01)           */
#define CAN_I1COMM_DATAA_Pos              (1UL)                     /*!< CAN I1COMM: DATAA (Bit 1)                             */
#define CAN_I1COMM_DATAA_Msk              (0x2UL)                   /*!< CAN I1COMM: DATAA (Bitfield-Mask: 0x01)               */
#define CAN_I1COMM_DATAB_Pos              (0UL)                     /*!< CAN I1COMM: DATAB (Bit 0)                             */
#define CAN_I1COMM_DATAB_Msk              (0x1UL)                   /*!< CAN I1COMM: DATAB (Bitfield-Mask: 0x01)               */
/* ========================================================  I1MSK1  ========================================================= */
#define CAN_I1MSK1_MSK1_Pos               (0UL)                     /*!< CAN I1MSK1: MSK1 (Bit 0)                              */
#define CAN_I1MSK1_MSK1_Msk               (0xffffUL)                /*!< CAN I1MSK1: MSK1 (Bitfield-Mask: 0xffff)              */
/* ========================================================  I1MSK2  ========================================================= */
#define CAN_I1MSK2_MXtd_Pos               (15UL)                    /*!< CAN I1MSK2: MXtd (Bit 15)                             */
#define CAN_I1MSK2_MXtd_Msk               (0x8000UL)                /*!< CAN I1MSK2: MXtd (Bitfield-Mask: 0x01)                */
#define CAN_I1MSK2_Mdir_Pos               (14UL)                    /*!< CAN I1MSK2: Mdir (Bit 14)                             */
#define CAN_I1MSK2_Mdir_Msk               (0x4000UL)                /*!< CAN I1MSK2: Mdir (Bitfield-Mask: 0x01)                */
#define CAN_I1MSK2_MSK28_Pos              (12UL)                    /*!< CAN I1MSK2: MSK28 (Bit 12)                            */
#define CAN_I1MSK2_MSK28_Msk              (0x1000UL)                /*!< CAN I1MSK2: MSK28 (Bitfield-Mask: 0x01)               */
#define CAN_I1MSK2_MSK27_Pos              (11UL)                    /*!< CAN I1MSK2: MSK27 (Bit 11)                            */
#define CAN_I1MSK2_MSK27_Msk              (0x800UL)                 /*!< CAN I1MSK2: MSK27 (Bitfield-Mask: 0x01)               */
#define CAN_I1MSK2_MSK26_Pos              (10UL)                    /*!< CAN I1MSK2: MSK26 (Bit 10)                            */
#define CAN_I1MSK2_MSK26_Msk              (0x400UL)                 /*!< CAN I1MSK2: MSK26 (Bitfield-Mask: 0x01)               */
#define CAN_I1MSK2_MSK25_Pos              (9UL)                     /*!< CAN I1MSK2: MSK25 (Bit 9)                             */
#define CAN_I1MSK2_MSK25_Msk              (0x200UL)                 /*!< CAN I1MSK2: MSK25 (Bitfield-Mask: 0x01)               */
#define CAN_I1MSK2_MSK24_Pos              (8UL)                     /*!< CAN I1MSK2: MSK24 (Bit 8)                             */
#define CAN_I1MSK2_MSK24_Msk              (0x100UL)                 /*!< CAN I1MSK2: MSK24 (Bitfield-Mask: 0x01)               */
#define CAN_I1MSK2_MSK23_Pos              (7UL)                     /*!< CAN I1MSK2: MSK23 (Bit 7)                             */
#define CAN_I1MSK2_MSK23_Msk              (0x80UL)                  /*!< CAN I1MSK2: MSK23 (Bitfield-Mask: 0x01)               */
#define CAN_I1MSK2_MSK22_Pos              (6UL)                     /*!< CAN I1MSK2: MSK22 (Bit 6)                             */
#define CAN_I1MSK2_MSK22_Msk              (0x40UL)                  /*!< CAN I1MSK2: MSK22 (Bitfield-Mask: 0x01)               */
#define CAN_I1MSK2_MSK21_Pos              (5UL)                     /*!< CAN I1MSK2: MSK21 (Bit 5)                             */
#define CAN_I1MSK2_MSK21_Msk              (0x20UL)                  /*!< CAN I1MSK2: MSK21 (Bitfield-Mask: 0x01)               */
#define CAN_I1MSK2_MSK20_Pos              (4UL)                     /*!< CAN I1MSK2: MSK20 (Bit 4)                             */
#define CAN_I1MSK2_MSK20_Msk              (0x10UL)                  /*!< CAN I1MSK2: MSK20 (Bitfield-Mask: 0x01)               */
#define CAN_I1MSK2_MSK19_Pos              (3UL)                     /*!< CAN I1MSK2: MSK19 (Bit 3)                             */
#define CAN_I1MSK2_MSK19_Msk              (0x8UL)                   /*!< CAN I1MSK2: MSK19 (Bitfield-Mask: 0x01)               */
#define CAN_I1MSK2_MSK18_Pos              (2UL)                     /*!< CAN I1MSK2: MSK18 (Bit 2)                             */
#define CAN_I1MSK2_MSK18_Msk              (0x4UL)                   /*!< CAN I1MSK2: MSK18 (Bitfield-Mask: 0x01)               */
#define CAN_I1MSK2_MSK17_Pos              (1UL)                     /*!< CAN I1MSK2: MSK17 (Bit 1)                             */
#define CAN_I1MSK2_MSK17_Msk              (0x2UL)                   /*!< CAN I1MSK2: MSK17 (Bitfield-Mask: 0x01)               */
#define CAN_I1MSK2_MSK16_Pos              (0UL)                     /*!< CAN I1MSK2: MSK16 (Bit 0)                             */
#define CAN_I1MSK2_MSK16_Msk              (0x1UL)                   /*!< CAN I1MSK2: MSK16 (Bitfield-Mask: 0x01)               */
/* ========================================================  I1ARB1  ========================================================= */
#define CAN_I1ARB1_ID15_Pos               (15UL)                    /*!< CAN I1ARB1: ID15 (Bit 15)                             */
#define CAN_I1ARB1_ID15_Msk               (0x8000UL)                /*!< CAN I1ARB1: ID15 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB1_ID14_Pos               (14UL)                    /*!< CAN I1ARB1: ID14 (Bit 14)                             */
#define CAN_I1ARB1_ID14_Msk               (0x4000UL)                /*!< CAN I1ARB1: ID14 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB1_ID13_Pos               (13UL)                    /*!< CAN I1ARB1: ID13 (Bit 13)                             */
#define CAN_I1ARB1_ID13_Msk               (0x2000UL)                /*!< CAN I1ARB1: ID13 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB1_ID12_Pos               (12UL)                    /*!< CAN I1ARB1: ID12 (Bit 12)                             */
#define CAN_I1ARB1_ID12_Msk               (0x1000UL)                /*!< CAN I1ARB1: ID12 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB1_ID11_Pos               (11UL)                    /*!< CAN I1ARB1: ID11 (Bit 11)                             */
#define CAN_I1ARB1_ID11_Msk               (0x800UL)                 /*!< CAN I1ARB1: ID11 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB1_ID10_Pos               (10UL)                    /*!< CAN I1ARB1: ID10 (Bit 10)                             */
#define CAN_I1ARB1_ID10_Msk               (0x400UL)                 /*!< CAN I1ARB1: ID10 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB1_ID9_Pos                (9UL)                     /*!< CAN I1ARB1: ID9 (Bit 9)                               */
#define CAN_I1ARB1_ID9_Msk                (0x200UL)                 /*!< CAN I1ARB1: ID9 (Bitfield-Mask: 0x01)                 */
#define CAN_I1ARB1_ID8_Pos                (8UL)                     /*!< CAN I1ARB1: ID8 (Bit 8)                               */
#define CAN_I1ARB1_ID8_Msk                (0x100UL)                 /*!< CAN I1ARB1: ID8 (Bitfield-Mask: 0x01)                 */
#define CAN_I1ARB1_ID7_Pos                (7UL)                     /*!< CAN I1ARB1: ID7 (Bit 7)                               */
#define CAN_I1ARB1_ID7_Msk                (0x80UL)                  /*!< CAN I1ARB1: ID7 (Bitfield-Mask: 0x01)                 */
#define CAN_I1ARB1_ID6_Pos                (6UL)                     /*!< CAN I1ARB1: ID6 (Bit 6)                               */
#define CAN_I1ARB1_ID6_Msk                (0x40UL)                  /*!< CAN I1ARB1: ID6 (Bitfield-Mask: 0x01)                 */
#define CAN_I1ARB1_ID5_Pos                (5UL)                     /*!< CAN I1ARB1: ID5 (Bit 5)                               */
#define CAN_I1ARB1_ID5_Msk                (0x20UL)                  /*!< CAN I1ARB1: ID5 (Bitfield-Mask: 0x01)                 */
#define CAN_I1ARB1_ID4_Pos                (4UL)                     /*!< CAN I1ARB1: ID4 (Bit 4)                               */
#define CAN_I1ARB1_ID4_Msk                (0x10UL)                  /*!< CAN I1ARB1: ID4 (Bitfield-Mask: 0x01)                 */
#define CAN_I1ARB1_ID3_Pos                (3UL)                     /*!< CAN I1ARB1: ID3 (Bit 3)                               */
#define CAN_I1ARB1_ID3_Msk                (0x8UL)                   /*!< CAN I1ARB1: ID3 (Bitfield-Mask: 0x01)                 */
#define CAN_I1ARB1_ID2_Pos                (2UL)                     /*!< CAN I1ARB1: ID2 (Bit 2)                               */
#define CAN_I1ARB1_ID2_Msk                (0x4UL)                   /*!< CAN I1ARB1: ID2 (Bitfield-Mask: 0x01)                 */
#define CAN_I1ARB1_ID1_Pos                (1UL)                     /*!< CAN I1ARB1: ID1 (Bit 1)                               */
#define CAN_I1ARB1_ID1_Msk                (0x2UL)                   /*!< CAN I1ARB1: ID1 (Bitfield-Mask: 0x01)                 */
#define CAN_I1ARB1_ID0_Pos                (0UL)                     /*!< CAN I1ARB1: ID0 (Bit 0)                               */
#define CAN_I1ARB1_ID0_Msk                (0x1UL)                   /*!< CAN I1ARB1: ID0 (Bitfield-Mask: 0x01)                 */
/* ========================================================  I1ARB2  ========================================================= */
#define CAN_I1ARB2_MSGV_Pos               (15UL)                    /*!< CAN I1ARB2: MSGV (Bit 15)                             */
#define CAN_I1ARB2_MSGV_Msk               (0x8000UL)                /*!< CAN I1ARB2: MSGV (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB2_Xtd_Pos                (14UL)                    /*!< CAN I1ARB2: Xtd (Bit 14)                              */
#define CAN_I1ARB2_Xtd_Msk                (0x4000UL)                /*!< CAN I1ARB2: Xtd (Bitfield-Mask: 0x01)                 */
#define CAN_I1ARB2_Dir_Pos                (13UL)                    /*!< CAN I1ARB2: Dir (Bit 13)                              */
#define CAN_I1ARB2_Dir_Msk                (0x2000UL)                /*!< CAN I1ARB2: Dir (Bitfield-Mask: 0x01)                 */
#define CAN_I1ARB2_ID28_Pos               (12UL)                    /*!< CAN I1ARB2: ID28 (Bit 12)                             */
#define CAN_I1ARB2_ID28_Msk               (0x1000UL)                /*!< CAN I1ARB2: ID28 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB2_ID27_Pos               (11UL)                    /*!< CAN I1ARB2: ID27 (Bit 11)                             */
#define CAN_I1ARB2_ID27_Msk               (0x800UL)                 /*!< CAN I1ARB2: ID27 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB2_ID26_Pos               (10UL)                    /*!< CAN I1ARB2: ID26 (Bit 10)                             */
#define CAN_I1ARB2_ID26_Msk               (0x400UL)                 /*!< CAN I1ARB2: ID26 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB2_ID25_Pos               (9UL)                     /*!< CAN I1ARB2: ID25 (Bit 9)                              */
#define CAN_I1ARB2_ID25_Msk               (0x200UL)                 /*!< CAN I1ARB2: ID25 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB2_ID24_Pos               (8UL)                     /*!< CAN I1ARB2: ID24 (Bit 8)                              */
#define CAN_I1ARB2_ID24_Msk               (0x100UL)                 /*!< CAN I1ARB2: ID24 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB2_ID23_Pos               (7UL)                     /*!< CAN I1ARB2: ID23 (Bit 7)                              */
#define CAN_I1ARB2_ID23_Msk               (0x80UL)                  /*!< CAN I1ARB2: ID23 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB2_ID22_Pos               (6UL)                     /*!< CAN I1ARB2: ID22 (Bit 6)                              */
#define CAN_I1ARB2_ID22_Msk               (0x40UL)                  /*!< CAN I1ARB2: ID22 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB2_ID21_Pos               (5UL)                     /*!< CAN I1ARB2: ID21 (Bit 5)                              */
#define CAN_I1ARB2_ID21_Msk               (0x20UL)                  /*!< CAN I1ARB2: ID21 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB2_ID20_Pos               (4UL)                     /*!< CAN I1ARB2: ID20 (Bit 4)                              */
#define CAN_I1ARB2_ID20_Msk               (0x10UL)                  /*!< CAN I1ARB2: ID20 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB2_ID19_Pos               (3UL)                     /*!< CAN I1ARB2: ID19 (Bit 3)                              */
#define CAN_I1ARB2_ID19_Msk               (0x8UL)                   /*!< CAN I1ARB2: ID19 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB2_ID18_Pos               (2UL)                     /*!< CAN I1ARB2: ID18 (Bit 2)                              */
#define CAN_I1ARB2_ID18_Msk               (0x4UL)                   /*!< CAN I1ARB2: ID18 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB2_ID17_Pos               (1UL)                     /*!< CAN I1ARB2: ID17 (Bit 1)                              */
#define CAN_I1ARB2_ID17_Msk               (0x2UL)                   /*!< CAN I1ARB2: ID17 (Bitfield-Mask: 0x01)                */
#define CAN_I1ARB2_ID16_Pos               (0UL)                     /*!< CAN I1ARB2: ID16 (Bit 0)                              */
#define CAN_I1ARB2_ID16_Msk               (0x1UL)                   /*!< CAN I1ARB2: ID16 (Bitfield-Mask: 0x01)                */
/* =========================================================  I1MCR  ========================================================= */
#define CAN_I1MCR_NEWDAT_Pos              (15UL)                    /*!< CAN I1MCR: NEWDAT (Bit 15)                            */
#define CAN_I1MCR_NEWDAT_Msk              (0x8000UL)                /*!< CAN I1MCR: NEWDAT (Bitfield-Mask: 0x01)               */
#define CAN_I1MCR_MSGLST_Pos              (14UL)                    /*!< CAN I1MCR: MSGLST (Bit 14)                            */
#define CAN_I1MCR_MSGLST_Msk              (0x4000UL)                /*!< CAN I1MCR: MSGLST (Bitfield-Mask: 0x01)               */
#define CAN_I1MCR_INTPND_Pos              (13UL)                    /*!< CAN I1MCR: INTPND (Bit 13)                            */
#define CAN_I1MCR_INTPND_Msk              (0x2000UL)                /*!< CAN I1MCR: INTPND (Bitfield-Mask: 0x01)               */
#define CAN_I1MCR_UMASK_Pos               (12UL)                    /*!< CAN I1MCR: UMASK (Bit 12)                             */
#define CAN_I1MCR_UMASK_Msk               (0x1000UL)                /*!< CAN I1MCR: UMASK (Bitfield-Mask: 0x01)                */
#define CAN_I1MCR_TXIE_Pos                (11UL)                    /*!< CAN I1MCR: TXIE (Bit 11)                              */
#define CAN_I1MCR_TXIE_Msk                (0x800UL)                 /*!< CAN I1MCR: TXIE (Bitfield-Mask: 0x01)                 */
#define CAN_I1MCR_RXIE_Pos                (10UL)                    /*!< CAN I1MCR: RXIE (Bit 10)                              */
#define CAN_I1MCR_RXIE_Msk                (0x400UL)                 /*!< CAN I1MCR: RXIE (Bitfield-Mask: 0x01)                 */
#define CAN_I1MCR_RMTEN_Pos               (9UL)                     /*!< CAN I1MCR: RMTEN (Bit 9)                              */
#define CAN_I1MCR_RMTEN_Msk               (0x200UL)                 /*!< CAN I1MCR: RMTEN (Bitfield-Mask: 0x01)                */
#define CAN_I1MCR_TXRQST_Pos              (8UL)                     /*!< CAN I1MCR: TXRQST (Bit 8)                             */
#define CAN_I1MCR_TXRQST_Msk              (0x100UL)                 /*!< CAN I1MCR: TXRQST (Bitfield-Mask: 0x01)               */
#define CAN_I1MCR_EOB_Pos                 (7UL)                     /*!< CAN I1MCR: EOB (Bit 7)                                */
#define CAN_I1MCR_EOB_Msk                 (0x80UL)                  /*!< CAN I1MCR: EOB (Bitfield-Mask: 0x01)                  */
#define CAN_I1MCR_DLC_Pos                 (0UL)                     /*!< CAN I1MCR: DLC (Bit 0)                                */
#define CAN_I1MCR_DLC_Msk                 (0xfUL)                   /*!< CAN I1MCR: DLC (Bitfield-Mask: 0x0f)                  */
/* =========================================================  I1DA1  ========================================================= */
#define CAN_I1DA1_DATA1_Pos               (8UL)                     /*!< CAN I1DA1: DATA1 (Bit 8)                              */
#define CAN_I1DA1_DATA1_Msk               (0xff00UL)                /*!< CAN I1DA1: DATA1 (Bitfield-Mask: 0xff)                */
#define CAN_I1DA1_DATA0_Pos               (0UL)                     /*!< CAN I1DA1: DATA0 (Bit 0)                              */
#define CAN_I1DA1_DATA0_Msk               (0xffUL)                  /*!< CAN I1DA1: DATA0 (Bitfield-Mask: 0xff)                */
/* =========================================================  I1DA2  ========================================================= */
#define CAN_I1DA2_DATA3_Pos               (8UL)                     /*!< CAN I1DA2: DATA3 (Bit 8)                              */
#define CAN_I1DA2_DATA3_Msk               (0xff00UL)                /*!< CAN I1DA2: DATA3 (Bitfield-Mask: 0xff)                */
#define CAN_I1DA2_DATA2_Pos               (0UL)                     /*!< CAN I1DA2: DATA2 (Bit 0)                              */
#define CAN_I1DA2_DATA2_Msk               (0xffUL)                  /*!< CAN I1DA2: DATA2 (Bitfield-Mask: 0xff)                */
/* =========================================================  I1DB1  ========================================================= */
#define CAN_I1DB1_DATA5_Pos               (8UL)                     /*!< CAN I1DB1: DATA5 (Bit 8)                              */
#define CAN_I1DB1_DATA5_Msk               (0xff00UL)                /*!< CAN I1DB1: DATA5 (Bitfield-Mask: 0xff)                */
#define CAN_I1DB1_DATA4_Pos               (0UL)                     /*!< CAN I1DB1: DATA4 (Bit 0)                              */
#define CAN_I1DB1_DATA4_Msk               (0xffUL)                  /*!< CAN I1DB1: DATA4 (Bitfield-Mask: 0xff)                */
/* =========================================================  I1DB2  ========================================================= */
#define CAN_I1DB2_DATA7_Pos               (8UL)                     /*!< CAN I1DB2: DATA7 (Bit 8)                              */
#define CAN_I1DB2_DATA7_Msk               (0xff00UL)                /*!< CAN I1DB2: DATA7 (Bitfield-Mask: 0xff)                */
#define CAN_I1DB2_DATA6_Pos               (0UL)                     /*!< CAN I1DB2: DATA6 (Bit 0)                              */
#define CAN_I1DB2_DATA6_Msk               (0xffUL)                  /*!< CAN I1DB2: DATA6 (Bitfield-Mask: 0xff)                */
/* ========================================================  I2COMR  ========================================================= */
#define CAN_I2COMR_BUSY_Pos               (15UL)                    /*!< CAN I2COMR: BUSY (Bit 15)                             */
#define CAN_I2COMR_BUSY_Msk               (0x8000UL)                /*!< CAN I2COMR: BUSY (Bitfield-Mask: 0x01)                */
#define CAN_I2COMR_MSGNUM_Pos             (0UL)                     /*!< CAN I2COMR: MSGNUM (Bit 0)                            */
#define CAN_I2COMR_MSGNUM_Msk             (0x3fUL)                  /*!< CAN I2COMR: MSGNUM (Bitfield-Mask: 0x3f)              */
/* ========================================================  I2COMM  ========================================================= */
#define CAN_I2COMM_WR_RD_Pos              (7UL)                     /*!< CAN I2COMM: WR_RD (Bit 7)                             */
#define CAN_I2COMM_WR_RD_Msk              (0x80UL)                  /*!< CAN I2COMM: WR_RD (Bitfield-Mask: 0x01)               */
#define CAN_I2COMM_MASK_Pos               (6UL)                     /*!< CAN I2COMM: MASK (Bit 6)                              */
#define CAN_I2COMM_MASK_Msk               (0x40UL)                  /*!< CAN I2COMM: MASK (Bitfield-Mask: 0x01)                */
#define CAN_I2COMM_ARB_Pos                (5UL)                     /*!< CAN I2COMM: ARB (Bit 5)                               */
#define CAN_I2COMM_ARB_Msk                (0x20UL)                  /*!< CAN I2COMM: ARB (Bitfield-Mask: 0x01)                 */
#define CAN_I2COMM_CONTROL_Pos            (4UL)                     /*!< CAN I2COMM: CONTROL (Bit 4)                           */
#define CAN_I2COMM_CONTROL_Msk            (0x10UL)                  /*!< CAN I2COMM: CONTROL (Bitfield-Mask: 0x01)             */
#define CAN_I2COMM_CLTPND_Pos             (3UL)                     /*!< CAN I2COMM: CLTPND (Bit 3)                            */
#define CAN_I2COMM_CLTPND_Msk             (0x8UL)                   /*!< CAN I2COMM: CLTPND (Bitfield-Mask: 0x01)              */
#define CAN_I2COMM_TXRQST_ND_Pos          (2UL)                     /*!< CAN I2COMM: TXRQST_ND (Bit 2)                         */
#define CAN_I2COMM_TXRQST_ND_Msk          (0x4UL)                   /*!< CAN I2COMM: TXRQST_ND (Bitfield-Mask: 0x01)           */
#define CAN_I2COMM_DATAA_Pos              (1UL)                     /*!< CAN I2COMM: DATAA (Bit 1)                             */
#define CAN_I2COMM_DATAA_Msk              (0x2UL)                   /*!< CAN I2COMM: DATAA (Bitfield-Mask: 0x01)               */
#define CAN_I2COMM_DATAB_Pos              (0UL)                     /*!< CAN I2COMM: DATAB (Bit 0)                             */
#define CAN_I2COMM_DATAB_Msk              (0x1UL)                   /*!< CAN I2COMM: DATAB (Bitfield-Mask: 0x01)               */
/* ========================================================  I2MSK1  ========================================================= */
#define CAN_I2MSK1_MSK1_Pos               (0UL)                     /*!< CAN I2MSK1: MSK1 (Bit 0)                              */
#define CAN_I2MSK1_MSK1_Msk               (0xffffUL)                /*!< CAN I2MSK1: MSK1 (Bitfield-Mask: 0xffff)              */
/* ========================================================  I2MSK2  ========================================================= */
#define CAN_I2MSK2_MXtd_Pos               (15UL)                    /*!< CAN I2MSK2: MXtd (Bit 15)                             */
#define CAN_I2MSK2_MXtd_Msk               (0x8000UL)                /*!< CAN I2MSK2: MXtd (Bitfield-Mask: 0x01)                */
#define CAN_I2MSK2_Mdir_Pos               (14UL)                    /*!< CAN I2MSK2: Mdir (Bit 14)                             */
#define CAN_I2MSK2_Mdir_Msk               (0x4000UL)                /*!< CAN I2MSK2: Mdir (Bitfield-Mask: 0x01)                */
#define CAN_I2MSK2_MSK28_Pos              (12UL)                    /*!< CAN I2MSK2: MSK28 (Bit 12)                            */
#define CAN_I2MSK2_MSK28_Msk              (0x1000UL)                /*!< CAN I2MSK2: MSK28 (Bitfield-Mask: 0x01)               */
#define CAN_I2MSK2_MSK27_Pos              (11UL)                    /*!< CAN I2MSK2: MSK27 (Bit 11)                            */
#define CAN_I2MSK2_MSK27_Msk              (0x800UL)                 /*!< CAN I2MSK2: MSK27 (Bitfield-Mask: 0x01)               */
#define CAN_I2MSK2_MSK26_Pos              (10UL)                    /*!< CAN I2MSK2: MSK26 (Bit 10)                            */
#define CAN_I2MSK2_MSK26_Msk              (0x400UL)                 /*!< CAN I2MSK2: MSK26 (Bitfield-Mask: 0x01)               */
#define CAN_I2MSK2_MSK25_Pos              (9UL)                     /*!< CAN I2MSK2: MSK25 (Bit 9)                             */
#define CAN_I2MSK2_MSK25_Msk              (0x200UL)                 /*!< CAN I2MSK2: MSK25 (Bitfield-Mask: 0x01)               */
#define CAN_I2MSK2_MSK24_Pos              (8UL)                     /*!< CAN I2MSK2: MSK24 (Bit 8)                             */
#define CAN_I2MSK2_MSK24_Msk              (0x100UL)                 /*!< CAN I2MSK2: MSK24 (Bitfield-Mask: 0x01)               */
#define CAN_I2MSK2_MSK23_Pos              (7UL)                     /*!< CAN I2MSK2: MSK23 (Bit 7)                             */
#define CAN_I2MSK2_MSK23_Msk              (0x80UL)                  /*!< CAN I2MSK2: MSK23 (Bitfield-Mask: 0x01)               */
#define CAN_I2MSK2_MSK22_Pos              (6UL)                     /*!< CAN I2MSK2: MSK22 (Bit 6)                             */
#define CAN_I2MSK2_MSK22_Msk              (0x40UL)                  /*!< CAN I2MSK2: MSK22 (Bitfield-Mask: 0x01)               */
#define CAN_I2MSK2_MSK21_Pos              (5UL)                     /*!< CAN I2MSK2: MSK21 (Bit 5)                             */
#define CAN_I2MSK2_MSK21_Msk              (0x20UL)                  /*!< CAN I2MSK2: MSK21 (Bitfield-Mask: 0x01)               */
#define CAN_I2MSK2_MSK20_Pos              (4UL)                     /*!< CAN I2MSK2: MSK20 (Bit 4)                             */
#define CAN_I2MSK2_MSK20_Msk              (0x10UL)                  /*!< CAN I2MSK2: MSK20 (Bitfield-Mask: 0x01)               */
#define CAN_I2MSK2_MSK19_Pos              (3UL)                     /*!< CAN I2MSK2: MSK19 (Bit 3)                             */
#define CAN_I2MSK2_MSK19_Msk              (0x8UL)                   /*!< CAN I2MSK2: MSK19 (Bitfield-Mask: 0x01)               */
#define CAN_I2MSK2_MSK18_Pos              (2UL)                     /*!< CAN I2MSK2: MSK18 (Bit 2)                             */
#define CAN_I2MSK2_MSK18_Msk              (0x4UL)                   /*!< CAN I2MSK2: MSK18 (Bitfield-Mask: 0x01)               */
#define CAN_I2MSK2_MSK17_Pos              (1UL)                     /*!< CAN I2MSK2: MSK17 (Bit 1)                             */
#define CAN_I2MSK2_MSK17_Msk              (0x2UL)                   /*!< CAN I2MSK2: MSK17 (Bitfield-Mask: 0x01)               */
#define CAN_I2MSK2_MSK16_Pos              (0UL)                     /*!< CAN I2MSK2: MSK16 (Bit 0)                             */
#define CAN_I2MSK2_MSK16_Msk              (0x1UL)                   /*!< CAN I2MSK2: MSK16 (Bitfield-Mask: 0x01)               */
/* ========================================================  I2ARB1  ========================================================= */
#define CAN_I2ARB1_ID15_Pos               (15UL)                    /*!< CAN I2ARB1: ID15 (Bit 15)                             */
#define CAN_I2ARB1_ID15_Msk               (0x8000UL)                /*!< CAN I2ARB1: ID15 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB1_ID14_Pos               (14UL)                    /*!< CAN I2ARB1: ID14 (Bit 14)                             */
#define CAN_I2ARB1_ID14_Msk               (0x4000UL)                /*!< CAN I2ARB1: ID14 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB1_ID13_Pos               (13UL)                    /*!< CAN I2ARB1: ID13 (Bit 13)                             */
#define CAN_I2ARB1_ID13_Msk               (0x2000UL)                /*!< CAN I2ARB1: ID13 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB1_ID12_Pos               (12UL)                    /*!< CAN I2ARB1: ID12 (Bit 12)                             */
#define CAN_I2ARB1_ID12_Msk               (0x1000UL)                /*!< CAN I2ARB1: ID12 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB1_ID11_Pos               (11UL)                    /*!< CAN I2ARB1: ID11 (Bit 11)                             */
#define CAN_I2ARB1_ID11_Msk               (0x800UL)                 /*!< CAN I2ARB1: ID11 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB1_ID10_Pos               (10UL)                    /*!< CAN I2ARB1: ID10 (Bit 10)                             */
#define CAN_I2ARB1_ID10_Msk               (0x400UL)                 /*!< CAN I2ARB1: ID10 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB1_ID9_Pos                (9UL)                     /*!< CAN I2ARB1: ID9 (Bit 9)                               */
#define CAN_I2ARB1_ID9_Msk                (0x200UL)                 /*!< CAN I2ARB1: ID9 (Bitfield-Mask: 0x01)                 */
#define CAN_I2ARB1_ID8_Pos                (8UL)                     /*!< CAN I2ARB1: ID8 (Bit 8)                               */
#define CAN_I2ARB1_ID8_Msk                (0x100UL)                 /*!< CAN I2ARB1: ID8 (Bitfield-Mask: 0x01)                 */
#define CAN_I2ARB1_ID7_Pos                (7UL)                     /*!< CAN I2ARB1: ID7 (Bit 7)                               */
#define CAN_I2ARB1_ID7_Msk                (0x80UL)                  /*!< CAN I2ARB1: ID7 (Bitfield-Mask: 0x01)                 */
#define CAN_I2ARB1_ID6_Pos                (6UL)                     /*!< CAN I2ARB1: ID6 (Bit 6)                               */
#define CAN_I2ARB1_ID6_Msk                (0x40UL)                  /*!< CAN I2ARB1: ID6 (Bitfield-Mask: 0x01)                 */
#define CAN_I2ARB1_ID5_Pos                (5UL)                     /*!< CAN I2ARB1: ID5 (Bit 5)                               */
#define CAN_I2ARB1_ID5_Msk                (0x20UL)                  /*!< CAN I2ARB1: ID5 (Bitfield-Mask: 0x01)                 */
#define CAN_I2ARB1_ID4_Pos                (4UL)                     /*!< CAN I2ARB1: ID4 (Bit 4)                               */
#define CAN_I2ARB1_ID4_Msk                (0x10UL)                  /*!< CAN I2ARB1: ID4 (Bitfield-Mask: 0x01)                 */
#define CAN_I2ARB1_ID3_Pos                (3UL)                     /*!< CAN I2ARB1: ID3 (Bit 3)                               */
#define CAN_I2ARB1_ID3_Msk                (0x8UL)                   /*!< CAN I2ARB1: ID3 (Bitfield-Mask: 0x01)                 */
#define CAN_I2ARB1_ID2_Pos                (2UL)                     /*!< CAN I2ARB1: ID2 (Bit 2)                               */
#define CAN_I2ARB1_ID2_Msk                (0x4UL)                   /*!< CAN I2ARB1: ID2 (Bitfield-Mask: 0x01)                 */
#define CAN_I2ARB1_ID1_Pos                (1UL)                     /*!< CAN I2ARB1: ID1 (Bit 1)                               */
#define CAN_I2ARB1_ID1_Msk                (0x2UL)                   /*!< CAN I2ARB1: ID1 (Bitfield-Mask: 0x01)                 */
#define CAN_I2ARB1_ID0_Pos                (0UL)                     /*!< CAN I2ARB1: ID0 (Bit 0)                               */
#define CAN_I2ARB1_ID0_Msk                (0x1UL)                   /*!< CAN I2ARB1: ID0 (Bitfield-Mask: 0x01)                 */
/* ========================================================  I2ARB2  ========================================================= */
#define CAN_I2ARB2_MSGV_Pos               (15UL)                    /*!< CAN I2ARB2: MSGV (Bit 15)                             */
#define CAN_I2ARB2_MSGV_Msk               (0x8000UL)                /*!< CAN I2ARB2: MSGV (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB2_Xtd_Pos                (14UL)                    /*!< CAN I2ARB2: Xtd (Bit 14)                              */
#define CAN_I2ARB2_Xtd_Msk                (0x4000UL)                /*!< CAN I2ARB2: Xtd (Bitfield-Mask: 0x01)                 */
#define CAN_I2ARB2_Dir_Pos                (13UL)                    /*!< CAN I2ARB2: Dir (Bit 13)                              */
#define CAN_I2ARB2_Dir_Msk                (0x2000UL)                /*!< CAN I2ARB2: Dir (Bitfield-Mask: 0x01)                 */
#define CAN_I2ARB2_ID28_Pos               (12UL)                    /*!< CAN I2ARB2: ID28 (Bit 12)                             */
#define CAN_I2ARB2_ID28_Msk               (0x1000UL)                /*!< CAN I2ARB2: ID28 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB2_ID27_Pos               (11UL)                    /*!< CAN I2ARB2: ID27 (Bit 11)                             */
#define CAN_I2ARB2_ID27_Msk               (0x800UL)                 /*!< CAN I2ARB2: ID27 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB2_ID26_Pos               (10UL)                    /*!< CAN I2ARB2: ID26 (Bit 10)                             */
#define CAN_I2ARB2_ID26_Msk               (0x400UL)                 /*!< CAN I2ARB2: ID26 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB2_ID25_Pos               (9UL)                     /*!< CAN I2ARB2: ID25 (Bit 9)                              */
#define CAN_I2ARB2_ID25_Msk               (0x200UL)                 /*!< CAN I2ARB2: ID25 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB2_ID24_Pos               (8UL)                     /*!< CAN I2ARB2: ID24 (Bit 8)                              */
#define CAN_I2ARB2_ID24_Msk               (0x100UL)                 /*!< CAN I2ARB2: ID24 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB2_ID23_Pos               (7UL)                     /*!< CAN I2ARB2: ID23 (Bit 7)                              */
#define CAN_I2ARB2_ID23_Msk               (0x80UL)                  /*!< CAN I2ARB2: ID23 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB2_ID22_Pos               (6UL)                     /*!< CAN I2ARB2: ID22 (Bit 6)                              */
#define CAN_I2ARB2_ID22_Msk               (0x40UL)                  /*!< CAN I2ARB2: ID22 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB2_ID21_Pos               (5UL)                     /*!< CAN I2ARB2: ID21 (Bit 5)                              */
#define CAN_I2ARB2_ID21_Msk               (0x20UL)                  /*!< CAN I2ARB2: ID21 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB2_ID20_Pos               (4UL)                     /*!< CAN I2ARB2: ID20 (Bit 4)                              */
#define CAN_I2ARB2_ID20_Msk               (0x10UL)                  /*!< CAN I2ARB2: ID20 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB2_ID19_Pos               (3UL)                     /*!< CAN I2ARB2: ID19 (Bit 3)                              */
#define CAN_I2ARB2_ID19_Msk               (0x8UL)                   /*!< CAN I2ARB2: ID19 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB2_ID18_Pos               (2UL)                     /*!< CAN I2ARB2: ID18 (Bit 2)                              */
#define CAN_I2ARB2_ID18_Msk               (0x4UL)                   /*!< CAN I2ARB2: ID18 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB2_ID17_Pos               (1UL)                     /*!< CAN I2ARB2: ID17 (Bit 1)                              */
#define CAN_I2ARB2_ID17_Msk               (0x2UL)                   /*!< CAN I2ARB2: ID17 (Bitfield-Mask: 0x01)                */
#define CAN_I2ARB2_ID16_Pos               (0UL)                     /*!< CAN I2ARB2: ID16 (Bit 0)                              */
#define CAN_I2ARB2_ID16_Msk               (0x1UL)                   /*!< CAN I2ARB2: ID16 (Bitfield-Mask: 0x01)                */
/* =========================================================  I2MCR  ========================================================= */
#define CAN_I2MCR_NEWDAT_Pos              (15UL)                    /*!< CAN I2MCR: NEWDAT (Bit 15)                            */
#define CAN_I2MCR_NEWDAT_Msk              (0x8000UL)                /*!< CAN I2MCR: NEWDAT (Bitfield-Mask: 0x01)               */
#define CAN_I2MCR_MSGLST_Pos              (14UL)                    /*!< CAN I2MCR: MSGLST (Bit 14)                            */
#define CAN_I2MCR_MSGLST_Msk              (0x4000UL)                /*!< CAN I2MCR: MSGLST (Bitfield-Mask: 0x01)               */
#define CAN_I2MCR_INTPND_Pos              (13UL)                    /*!< CAN I2MCR: INTPND (Bit 13)                            */
#define CAN_I2MCR_INTPND_Msk              (0x2000UL)                /*!< CAN I2MCR: INTPND (Bitfield-Mask: 0x01)               */
#define CAN_I2MCR_UMASK_Pos               (12UL)                    /*!< CAN I2MCR: UMASK (Bit 12)                             */
#define CAN_I2MCR_UMASK_Msk               (0x1000UL)                /*!< CAN I2MCR: UMASK (Bitfield-Mask: 0x01)                */
#define CAN_I2MCR_TXIE_Pos                (11UL)                    /*!< CAN I2MCR: TXIE (Bit 11)                              */
#define CAN_I2MCR_TXIE_Msk                (0x800UL)                 /*!< CAN I2MCR: TXIE (Bitfield-Mask: 0x01)                 */
#define CAN_I2MCR_RXIE_Pos                (10UL)                    /*!< CAN I2MCR: RXIE (Bit 10)                              */
#define CAN_I2MCR_RXIE_Msk                (0x400UL)                 /*!< CAN I2MCR: RXIE (Bitfield-Mask: 0x01)                 */
#define CAN_I2MCR_RMTEN_Pos               (9UL)                     /*!< CAN I2MCR: RMTEN (Bit 9)                              */
#define CAN_I2MCR_RMTEN_Msk               (0x200UL)                 /*!< CAN I2MCR: RMTEN (Bitfield-Mask: 0x01)                */
#define CAN_I2MCR_TXRQST_Pos              (8UL)                     /*!< CAN I2MCR: TXRQST (Bit 8)                             */
#define CAN_I2MCR_TXRQST_Msk              (0x100UL)                 /*!< CAN I2MCR: TXRQST (Bitfield-Mask: 0x01)               */
#define CAN_I2MCR_EOB_Pos                 (7UL)                     /*!< CAN I2MCR: EOB (Bit 7)                                */
#define CAN_I2MCR_EOB_Msk                 (0x80UL)                  /*!< CAN I2MCR: EOB (Bitfield-Mask: 0x01)                  */
#define CAN_I2MCR_DLC_Pos                 (0UL)                     /*!< CAN I2MCR: DLC (Bit 0)                                */
#define CAN_I2MCR_DLC_Msk                 (0xfUL)                   /*!< CAN I2MCR: DLC (Bitfield-Mask: 0x0f)                  */
/* =========================================================  I2DA1  ========================================================= */
#define CAN_I2DA1_DATA1_Pos               (8UL)                     /*!< CAN I2DA1: DATA1 (Bit 8)                              */
#define CAN_I2DA1_DATA1_Msk               (0xff00UL)                /*!< CAN I2DA1: DATA1 (Bitfield-Mask: 0xff)                */
#define CAN_I2DA1_DATA0_Pos               (0UL)                     /*!< CAN I2DA1: DATA0 (Bit 0)                              */
#define CAN_I2DA1_DATA0_Msk               (0xffUL)                  /*!< CAN I2DA1: DATA0 (Bitfield-Mask: 0xff)                */
/* =========================================================  I2DA2  ========================================================= */
#define CAN_I2DA2_DATA3_Pos               (8UL)                     /*!< CAN I2DA2: DATA3 (Bit 8)                              */
#define CAN_I2DA2_DATA3_Msk               (0xff00UL)                /*!< CAN I2DA2: DATA3 (Bitfield-Mask: 0xff)                */
#define CAN_I2DA2_DATA2_Pos               (0UL)                     /*!< CAN I2DA2: DATA2 (Bit 0)                              */
#define CAN_I2DA2_DATA2_Msk               (0xffUL)                  /*!< CAN I2DA2: DATA2 (Bitfield-Mask: 0xff)                */
/* =========================================================  I2DB1  ========================================================= */
#define CAN_I2DB1_DATA5_Pos               (8UL)                     /*!< CAN I2DB1: DATA5 (Bit 8)                              */
#define CAN_I2DB1_DATA5_Msk               (0xff00UL)                /*!< CAN I2DB1: DATA5 (Bitfield-Mask: 0xff)                */
#define CAN_I2DB1_DATA4_Pos               (0UL)                     /*!< CAN I2DB1: DATA4 (Bit 0)                              */
#define CAN_I2DB1_DATA4_Msk               (0xffUL)                  /*!< CAN I2DB1: DATA4 (Bitfield-Mask: 0xff)                */
/* =========================================================  I2DB2  ========================================================= */
#define CAN_I2DB2_DATA7_Pos               (8UL)                     /*!< CAN I2DB2: DATA7 (Bit 8)                              */
#define CAN_I2DB2_DATA7_Msk               (0xff00UL)                /*!< CAN I2DB2: DATA7 (Bitfield-Mask: 0xff)                */
#define CAN_I2DB2_DATA6_Pos               (0UL)                     /*!< CAN I2DB2: DATA6 (Bit 0)                              */
#define CAN_I2DB2_DATA6_Msk               (0xffUL)                  /*!< CAN I2DB2: DATA6 (Bitfield-Mask: 0xff)                */
/* =========================================================  TXR1  ========================================================== */
#define CAN_TXR1_TxRQST16_Pos             (15UL)                    /*!< CAN TXR1: TxRQST16 (Bit 15)                           */
#define CAN_TXR1_TxRQST16_Msk             (0x8000UL)                /*!< CAN TXR1: TxRQST16 (Bitfield-Mask: 0x01)              */
#define CAN_TXR1_TxRQST15_Pos             (14UL)                    /*!< CAN TXR1: TxRQST15 (Bit 14)                           */
#define CAN_TXR1_TxRQST15_Msk             (0x4000UL)                /*!< CAN TXR1: TxRQST15 (Bitfield-Mask: 0x01)              */
#define CAN_TXR1_TxRQST14_Pos             (13UL)                    /*!< CAN TXR1: TxRQST14 (Bit 13)                           */
#define CAN_TXR1_TxRQST14_Msk             (0x2000UL)                /*!< CAN TXR1: TxRQST14 (Bitfield-Mask: 0x01)              */
#define CAN_TXR1_TxRQST13_Pos             (12UL)                    /*!< CAN TXR1: TxRQST13 (Bit 12)                           */
#define CAN_TXR1_TxRQST13_Msk             (0x1000UL)                /*!< CAN TXR1: TxRQST13 (Bitfield-Mask: 0x01)              */
#define CAN_TXR1_TxRQST12_Pos             (11UL)                    /*!< CAN TXR1: TxRQST12 (Bit 11)                           */
#define CAN_TXR1_TxRQST12_Msk             (0x800UL)                 /*!< CAN TXR1: TxRQST12 (Bitfield-Mask: 0x01)              */
#define CAN_TXR1_TxRQST11_Pos             (10UL)                    /*!< CAN TXR1: TxRQST11 (Bit 10)                           */
#define CAN_TXR1_TxRQST11_Msk             (0x400UL)                 /*!< CAN TXR1: TxRQST11 (Bitfield-Mask: 0x01)              */
#define CAN_TXR1_TxRQST10_Pos             (9UL)                     /*!< CAN TXR1: TxRQST10 (Bit 9)                            */
#define CAN_TXR1_TxRQST10_Msk             (0x200UL)                 /*!< CAN TXR1: TxRQST10 (Bitfield-Mask: 0x01)              */
#define CAN_TXR1_TxRQST9_Pos              (8UL)                     /*!< CAN TXR1: TxRQST9 (Bit 8)                             */
#define CAN_TXR1_TxRQST9_Msk              (0x100UL)                 /*!< CAN TXR1: TxRQST9 (Bitfield-Mask: 0x01)               */
#define CAN_TXR1_TxRQST8_Pos              (7UL)                     /*!< CAN TXR1: TxRQST8 (Bit 7)                             */
#define CAN_TXR1_TxRQST8_Msk              (0x80UL)                  /*!< CAN TXR1: TxRQST8 (Bitfield-Mask: 0x01)               */
#define CAN_TXR1_TxRQST7_Pos              (6UL)                     /*!< CAN TXR1: TxRQST7 (Bit 6)                             */
#define CAN_TXR1_TxRQST7_Msk              (0x40UL)                  /*!< CAN TXR1: TxRQST7 (Bitfield-Mask: 0x01)               */
#define CAN_TXR1_TxRQST6_Pos              (5UL)                     /*!< CAN TXR1: TxRQST6 (Bit 5)                             */
#define CAN_TXR1_TxRQST6_Msk              (0x20UL)                  /*!< CAN TXR1: TxRQST6 (Bitfield-Mask: 0x01)               */
#define CAN_TXR1_TxRQST5_Pos              (4UL)                     /*!< CAN TXR1: TxRQST5 (Bit 4)                             */
#define CAN_TXR1_TxRQST5_Msk              (0x10UL)                  /*!< CAN TXR1: TxRQST5 (Bitfield-Mask: 0x01)               */
#define CAN_TXR1_TxRQST4_Pos              (3UL)                     /*!< CAN TXR1: TxRQST4 (Bit 3)                             */
#define CAN_TXR1_TxRQST4_Msk              (0x8UL)                   /*!< CAN TXR1: TxRQST4 (Bitfield-Mask: 0x01)               */
#define CAN_TXR1_TxRQST3_Pos              (2UL)                     /*!< CAN TXR1: TxRQST3 (Bit 2)                             */
#define CAN_TXR1_TxRQST3_Msk              (0x4UL)                   /*!< CAN TXR1: TxRQST3 (Bitfield-Mask: 0x01)               */
#define CAN_TXR1_TxRQST2_Pos              (1UL)                     /*!< CAN TXR1: TxRQST2 (Bit 1)                             */
#define CAN_TXR1_TxRQST2_Msk              (0x2UL)                   /*!< CAN TXR1: TxRQST2 (Bitfield-Mask: 0x01)               */
#define CAN_TXR1_TxRQST1_Pos              (0UL)                     /*!< CAN TXR1: TxRQST1 (Bit 0)                             */
#define CAN_TXR1_TxRQST1_Msk              (0x1UL)                   /*!< CAN TXR1: TxRQST1 (Bitfield-Mask: 0x01)               */
/* =========================================================  TXR2  ========================================================== */
#define CAN_TXR2_TxRQST32_Pos             (15UL)                    /*!< CAN TXR2: TxRQST32 (Bit 15)                           */
#define CAN_TXR2_TxRQST32_Msk             (0x8000UL)                /*!< CAN TXR2: TxRQST32 (Bitfield-Mask: 0x01)              */
#define CAN_TXR2_TxRQST31_Pos             (14UL)                    /*!< CAN TXR2: TxRQST31 (Bit 14)                           */
#define CAN_TXR2_TxRQST31_Msk             (0x4000UL)                /*!< CAN TXR2: TxRQST31 (Bitfield-Mask: 0x01)              */
#define CAN_TXR2_TxRQST30_Pos             (13UL)                    /*!< CAN TXR2: TxRQST30 (Bit 13)                           */
#define CAN_TXR2_TxRQST30_Msk             (0x2000UL)                /*!< CAN TXR2: TxRQST30 (Bitfield-Mask: 0x01)              */
#define CAN_TXR2_TxRQST29_Pos             (12UL)                    /*!< CAN TXR2: TxRQST29 (Bit 12)                           */
#define CAN_TXR2_TxRQST29_Msk             (0x1000UL)                /*!< CAN TXR2: TxRQST29 (Bitfield-Mask: 0x01)              */
#define CAN_TXR2_TxRQST28_Pos             (11UL)                    /*!< CAN TXR2: TxRQST28 (Bit 11)                           */
#define CAN_TXR2_TxRQST28_Msk             (0x800UL)                 /*!< CAN TXR2: TxRQST28 (Bitfield-Mask: 0x01)              */
#define CAN_TXR2_TxRQST27_Pos             (10UL)                    /*!< CAN TXR2: TxRQST27 (Bit 10)                           */
#define CAN_TXR2_TxRQST27_Msk             (0x400UL)                 /*!< CAN TXR2: TxRQST27 (Bitfield-Mask: 0x01)              */
#define CAN_TXR2_TxRQST26_Pos             (9UL)                     /*!< CAN TXR2: TxRQST26 (Bit 9)                            */
#define CAN_TXR2_TxRQST26_Msk             (0x200UL)                 /*!< CAN TXR2: TxRQST26 (Bitfield-Mask: 0x01)              */
#define CAN_TXR2_TxRQST25_Pos             (8UL)                     /*!< CAN TXR2: TxRQST25 (Bit 8)                            */
#define CAN_TXR2_TxRQST25_Msk             (0x100UL)                 /*!< CAN TXR2: TxRQST25 (Bitfield-Mask: 0x01)              */
#define CAN_TXR2_TxRQST24_Pos             (7UL)                     /*!< CAN TXR2: TxRQST24 (Bit 7)                            */
#define CAN_TXR2_TxRQST24_Msk             (0x80UL)                  /*!< CAN TXR2: TxRQST24 (Bitfield-Mask: 0x01)              */
#define CAN_TXR2_TxRQST23_Pos             (6UL)                     /*!< CAN TXR2: TxRQST23 (Bit 6)                            */
#define CAN_TXR2_TxRQST23_Msk             (0x40UL)                  /*!< CAN TXR2: TxRQST23 (Bitfield-Mask: 0x01)              */
#define CAN_TXR2_TxRQST22_Pos             (5UL)                     /*!< CAN TXR2: TxRQST22 (Bit 5)                            */
#define CAN_TXR2_TxRQST22_Msk             (0x20UL)                  /*!< CAN TXR2: TxRQST22 (Bitfield-Mask: 0x01)              */
#define CAN_TXR2_TxRQST21_Pos             (4UL)                     /*!< CAN TXR2: TxRQST21 (Bit 4)                            */
#define CAN_TXR2_TxRQST21_Msk             (0x10UL)                  /*!< CAN TXR2: TxRQST21 (Bitfield-Mask: 0x01)              */
#define CAN_TXR2_TxRQST20_Pos             (3UL)                     /*!< CAN TXR2: TxRQST20 (Bit 3)                            */
#define CAN_TXR2_TxRQST20_Msk             (0x8UL)                   /*!< CAN TXR2: TxRQST20 (Bitfield-Mask: 0x01)              */
#define CAN_TXR2_TxRQST19_Pos             (2UL)                     /*!< CAN TXR2: TxRQST19 (Bit 2)                            */
#define CAN_TXR2_TxRQST19_Msk             (0x4UL)                   /*!< CAN TXR2: TxRQST19 (Bitfield-Mask: 0x01)              */
#define CAN_TXR2_TxRQST18_Pos             (1UL)                     /*!< CAN TXR2: TxRQST18 (Bit 1)                            */
#define CAN_TXR2_TxRQST18_Msk             (0x2UL)                   /*!< CAN TXR2: TxRQST18 (Bitfield-Mask: 0x01)              */
#define CAN_TXR2_TxRQST17_Pos             (0UL)                     /*!< CAN TXR2: TxRQST17 (Bit 0)                            */
#define CAN_TXR2_TxRQST17_Msk             (0x1UL)                   /*!< CAN TXR2: TxRQST17 (Bitfield-Mask: 0x01)              */
/* ==========================================================  ND1  ========================================================== */
#define CAN_ND1_NDA16_Pos                 (15UL)                    /*!< CAN ND1: NDA16 (Bit 15)                               */
#define CAN_ND1_NDA16_Msk                 (0x8000UL)                /*!< CAN ND1: NDA16 (Bitfield-Mask: 0x01)                  */
#define CAN_ND1_NDA15_Pos                 (14UL)                    /*!< CAN ND1: NDA15 (Bit 14)                               */
#define CAN_ND1_NDA15_Msk                 (0x4000UL)                /*!< CAN ND1: NDA15 (Bitfield-Mask: 0x01)                  */
#define CAN_ND1_NDA14_Pos                 (13UL)                    /*!< CAN ND1: NDA14 (Bit 13)                               */
#define CAN_ND1_NDA14_Msk                 (0x2000UL)                /*!< CAN ND1: NDA14 (Bitfield-Mask: 0x01)                  */
#define CAN_ND1_NDA13_Pos                 (12UL)                    /*!< CAN ND1: NDA13 (Bit 12)                               */
#define CAN_ND1_NDA13_Msk                 (0x1000UL)                /*!< CAN ND1: NDA13 (Bitfield-Mask: 0x01)                  */
#define CAN_ND1_NDA12_Pos                 (11UL)                    /*!< CAN ND1: NDA12 (Bit 11)                               */
#define CAN_ND1_NDA12_Msk                 (0x800UL)                 /*!< CAN ND1: NDA12 (Bitfield-Mask: 0x01)                  */
#define CAN_ND1_NDA11_Pos                 (10UL)                    /*!< CAN ND1: NDA11 (Bit 10)                               */
#define CAN_ND1_NDA11_Msk                 (0x400UL)                 /*!< CAN ND1: NDA11 (Bitfield-Mask: 0x01)                  */
#define CAN_ND1_NDA10_Pos                 (9UL)                     /*!< CAN ND1: NDA10 (Bit 9)                                */
#define CAN_ND1_NDA10_Msk                 (0x200UL)                 /*!< CAN ND1: NDA10 (Bitfield-Mask: 0x01)                  */
#define CAN_ND1_NDA9_Pos                  (8UL)                     /*!< CAN ND1: NDA9 (Bit 8)                                 */
#define CAN_ND1_NDA9_Msk                  (0x100UL)                 /*!< CAN ND1: NDA9 (Bitfield-Mask: 0x01)                   */
#define CAN_ND1_NDA8_Pos                  (7UL)                     /*!< CAN ND1: NDA8 (Bit 7)                                 */
#define CAN_ND1_NDA8_Msk                  (0x80UL)                  /*!< CAN ND1: NDA8 (Bitfield-Mask: 0x01)                   */
#define CAN_ND1_NDA7_Pos                  (6UL)                     /*!< CAN ND1: NDA7 (Bit 6)                                 */
#define CAN_ND1_NDA7_Msk                  (0x40UL)                  /*!< CAN ND1: NDA7 (Bitfield-Mask: 0x01)                   */
#define CAN_ND1_NDA6_Pos                  (5UL)                     /*!< CAN ND1: NDA6 (Bit 5)                                 */
#define CAN_ND1_NDA6_Msk                  (0x20UL)                  /*!< CAN ND1: NDA6 (Bitfield-Mask: 0x01)                   */
#define CAN_ND1_NDA5_Pos                  (4UL)                     /*!< CAN ND1: NDA5 (Bit 4)                                 */
#define CAN_ND1_NDA5_Msk                  (0x10UL)                  /*!< CAN ND1: NDA5 (Bitfield-Mask: 0x01)                   */
#define CAN_ND1_NDA4_Pos                  (3UL)                     /*!< CAN ND1: NDA4 (Bit 3)                                 */
#define CAN_ND1_NDA4_Msk                  (0x8UL)                   /*!< CAN ND1: NDA4 (Bitfield-Mask: 0x01)                   */
#define CAN_ND1_NDA3_Pos                  (2UL)                     /*!< CAN ND1: NDA3 (Bit 2)                                 */
#define CAN_ND1_NDA3_Msk                  (0x4UL)                   /*!< CAN ND1: NDA3 (Bitfield-Mask: 0x01)                   */
#define CAN_ND1_NDA2_Pos                  (1UL)                     /*!< CAN ND1: NDA2 (Bit 1)                                 */
#define CAN_ND1_NDA2_Msk                  (0x2UL)                   /*!< CAN ND1: NDA2 (Bitfield-Mask: 0x01)                   */
#define CAN_ND1_NDA1_Pos                  (0UL)                     /*!< CAN ND1: NDA1 (Bit 0)                                 */
#define CAN_ND1_NDA1_Msk                  (0x1UL)                   /*!< CAN ND1: NDA1 (Bitfield-Mask: 0x01)                   */
/* ==========================================================  ND2  ========================================================== */
#define CAN_ND2_NDA32_Pos                 (15UL)                    /*!< CAN ND2: NDA32 (Bit 15)                               */
#define CAN_ND2_NDA32_Msk                 (0x8000UL)                /*!< CAN ND2: NDA32 (Bitfield-Mask: 0x01)                  */
#define CAN_ND2_NDA31_Pos                 (14UL)                    /*!< CAN ND2: NDA31 (Bit 14)                               */
#define CAN_ND2_NDA31_Msk                 (0x4000UL)                /*!< CAN ND2: NDA31 (Bitfield-Mask: 0x01)                  */
#define CAN_ND2_NDA30_Pos                 (13UL)                    /*!< CAN ND2: NDA30 (Bit 13)                               */
#define CAN_ND2_NDA30_Msk                 (0x2000UL)                /*!< CAN ND2: NDA30 (Bitfield-Mask: 0x01)                  */
#define CAN_ND2_NDA29_Pos                 (12UL)                    /*!< CAN ND2: NDA29 (Bit 12)                               */
#define CAN_ND2_NDA29_Msk                 (0x1000UL)                /*!< CAN ND2: NDA29 (Bitfield-Mask: 0x01)                  */
#define CAN_ND2_NDA28_Pos                 (11UL)                    /*!< CAN ND2: NDA28 (Bit 11)                               */
#define CAN_ND2_NDA28_Msk                 (0x800UL)                 /*!< CAN ND2: NDA28 (Bitfield-Mask: 0x01)                  */
#define CAN_ND2_NDA27_Pos                 (10UL)                    /*!< CAN ND2: NDA27 (Bit 10)                               */
#define CAN_ND2_NDA27_Msk                 (0x400UL)                 /*!< CAN ND2: NDA27 (Bitfield-Mask: 0x01)                  */
#define CAN_ND2_NDA26_Pos                 (9UL)                     /*!< CAN ND2: NDA26 (Bit 9)                                */
#define CAN_ND2_NDA26_Msk                 (0x200UL)                 /*!< CAN ND2: NDA26 (Bitfield-Mask: 0x01)                  */
#define CAN_ND2_NDA25_Pos                 (8UL)                     /*!< CAN ND2: NDA25 (Bit 8)                                */
#define CAN_ND2_NDA25_Msk                 (0x100UL)                 /*!< CAN ND2: NDA25 (Bitfield-Mask: 0x01)                  */
#define CAN_ND2_NDA24_Pos                 (7UL)                     /*!< CAN ND2: NDA24 (Bit 7)                                */
#define CAN_ND2_NDA24_Msk                 (0x80UL)                  /*!< CAN ND2: NDA24 (Bitfield-Mask: 0x01)                  */
#define CAN_ND2_NDA23_Pos                 (6UL)                     /*!< CAN ND2: NDA23 (Bit 6)                                */
#define CAN_ND2_NDA23_Msk                 (0x40UL)                  /*!< CAN ND2: NDA23 (Bitfield-Mask: 0x01)                  */
#define CAN_ND2_NDA22_Pos                 (5UL)                     /*!< CAN ND2: NDA22 (Bit 5)                                */
#define CAN_ND2_NDA22_Msk                 (0x20UL)                  /*!< CAN ND2: NDA22 (Bitfield-Mask: 0x01)                  */
#define CAN_ND2_NDA21_Pos                 (4UL)                     /*!< CAN ND2: NDA21 (Bit 4)                                */
#define CAN_ND2_NDA21_Msk                 (0x10UL)                  /*!< CAN ND2: NDA21 (Bitfield-Mask: 0x01)                  */
#define CAN_ND2_NDA20_Pos                 (3UL)                     /*!< CAN ND2: NDA20 (Bit 3)                                */
#define CAN_ND2_NDA20_Msk                 (0x8UL)                   /*!< CAN ND2: NDA20 (Bitfield-Mask: 0x01)                  */
#define CAN_ND2_NDA19_Pos                 (2UL)                     /*!< CAN ND2: NDA19 (Bit 2)                                */
#define CAN_ND2_NDA19_Msk                 (0x4UL)                   /*!< CAN ND2: NDA19 (Bitfield-Mask: 0x01)                  */
#define CAN_ND2_NDA18_Pos                 (1UL)                     /*!< CAN ND2: NDA18 (Bit 1)                                */
#define CAN_ND2_NDA18_Msk                 (0x2UL)                   /*!< CAN ND2: NDA18 (Bitfield-Mask: 0x01)                  */
#define CAN_ND2_NDA17_Pos                 (0UL)                     /*!< CAN ND2: NDA17 (Bit 0)                                */
#define CAN_ND2_NDA17_Msk                 (0x1UL)                   /*!< CAN ND2: NDA17 (Bitfield-Mask: 0x01)                  */
/* =========================================================  ISR1  ========================================================== */
#define CAN_ISR1_INTPND16_Pos             (15UL)                    /*!< CAN ISR1: INTPND16 (Bit 15)                           */
#define CAN_ISR1_INTPND16_Msk             (0x8000UL)                /*!< CAN ISR1: INTPND16 (Bitfield-Mask: 0x01)              */
#define CAN_ISR1_INTPND15_Pos             (14UL)                    /*!< CAN ISR1: INTPND15 (Bit 14)                           */
#define CAN_ISR1_INTPND15_Msk             (0x4000UL)                /*!< CAN ISR1: INTPND15 (Bitfield-Mask: 0x01)              */
#define CAN_ISR1_INTPND14_Pos             (13UL)                    /*!< CAN ISR1: INTPND14 (Bit 13)                           */
#define CAN_ISR1_INTPND14_Msk             (0x2000UL)                /*!< CAN ISR1: INTPND14 (Bitfield-Mask: 0x01)              */
#define CAN_ISR1_INTPND13_Pos             (12UL)                    /*!< CAN ISR1: INTPND13 (Bit 12)                           */
#define CAN_ISR1_INTPND13_Msk             (0x1000UL)                /*!< CAN ISR1: INTPND13 (Bitfield-Mask: 0x01)              */
#define CAN_ISR1_INTPND12_Pos             (11UL)                    /*!< CAN ISR1: INTPND12 (Bit 11)                           */
#define CAN_ISR1_INTPND12_Msk             (0x800UL)                 /*!< CAN ISR1: INTPND12 (Bitfield-Mask: 0x01)              */
#define CAN_ISR1_INTPND11_Pos             (10UL)                    /*!< CAN ISR1: INTPND11 (Bit 10)                           */
#define CAN_ISR1_INTPND11_Msk             (0x400UL)                 /*!< CAN ISR1: INTPND11 (Bitfield-Mask: 0x01)              */
#define CAN_ISR1_INTPND10_Pos             (9UL)                     /*!< CAN ISR1: INTPND10 (Bit 9)                            */
#define CAN_ISR1_INTPND10_Msk             (0x200UL)                 /*!< CAN ISR1: INTPND10 (Bitfield-Mask: 0x01)              */
#define CAN_ISR1_INTPND9_Pos              (8UL)                     /*!< CAN ISR1: INTPND9 (Bit 8)                             */
#define CAN_ISR1_INTPND9_Msk              (0x100UL)                 /*!< CAN ISR1: INTPND9 (Bitfield-Mask: 0x01)               */
#define CAN_ISR1_INTPND8_Pos              (7UL)                     /*!< CAN ISR1: INTPND8 (Bit 7)                             */
#define CAN_ISR1_INTPND8_Msk              (0x80UL)                  /*!< CAN ISR1: INTPND8 (Bitfield-Mask: 0x01)               */
#define CAN_ISR1_INTPND7_Pos              (6UL)                     /*!< CAN ISR1: INTPND7 (Bit 6)                             */
#define CAN_ISR1_INTPND7_Msk              (0x40UL)                  /*!< CAN ISR1: INTPND7 (Bitfield-Mask: 0x01)               */
#define CAN_ISR1_INTPND6_Pos              (5UL)                     /*!< CAN ISR1: INTPND6 (Bit 5)                             */
#define CAN_ISR1_INTPND6_Msk              (0x20UL)                  /*!< CAN ISR1: INTPND6 (Bitfield-Mask: 0x01)               */
#define CAN_ISR1_INTPND5_Pos              (4UL)                     /*!< CAN ISR1: INTPND5 (Bit 4)                             */
#define CAN_ISR1_INTPND5_Msk              (0x10UL)                  /*!< CAN ISR1: INTPND5 (Bitfield-Mask: 0x01)               */
#define CAN_ISR1_INTPND4_Pos              (3UL)                     /*!< CAN ISR1: INTPND4 (Bit 3)                             */
#define CAN_ISR1_INTPND4_Msk              (0x8UL)                   /*!< CAN ISR1: INTPND4 (Bitfield-Mask: 0x01)               */
#define CAN_ISR1_INTPND3_Pos              (2UL)                     /*!< CAN ISR1: INTPND3 (Bit 2)                             */
#define CAN_ISR1_INTPND3_Msk              (0x4UL)                   /*!< CAN ISR1: INTPND3 (Bitfield-Mask: 0x01)               */
#define CAN_ISR1_INTPND2_Pos              (1UL)                     /*!< CAN ISR1: INTPND2 (Bit 1)                             */
#define CAN_ISR1_INTPND2_Msk              (0x2UL)                   /*!< CAN ISR1: INTPND2 (Bitfield-Mask: 0x01)               */
#define CAN_ISR1_INTPND1_Pos              (0UL)                     /*!< CAN ISR1: INTPND1 (Bit 0)                             */
#define CAN_ISR1_INTPND1_Msk              (0x1UL)                   /*!< CAN ISR1: INTPND1 (Bitfield-Mask: 0x01)               */
/* =========================================================  ISR2  ========================================================== */
#define CAN_ISR2_INTPND32_Pos             (15UL)                    /*!< CAN ISR2: INTPND32 (Bit 15)                           */
#define CAN_ISR2_INTPND32_Msk             (0x8000UL)                /*!< CAN ISR2: INTPND32 (Bitfield-Mask: 0x01)              */
#define CAN_ISR2_INTPND31_Pos             (14UL)                    /*!< CAN ISR2: INTPND31 (Bit 14)                           */
#define CAN_ISR2_INTPND31_Msk             (0x4000UL)                /*!< CAN ISR2: INTPND31 (Bitfield-Mask: 0x01)              */
#define CAN_ISR2_INTPND30_Pos             (13UL)                    /*!< CAN ISR2: INTPND30 (Bit 13)                           */
#define CAN_ISR2_INTPND30_Msk             (0x2000UL)                /*!< CAN ISR2: INTPND30 (Bitfield-Mask: 0x01)              */
#define CAN_ISR2_INTPND29_Pos             (12UL)                    /*!< CAN ISR2: INTPND29 (Bit 12)                           */
#define CAN_ISR2_INTPND29_Msk             (0x1000UL)                /*!< CAN ISR2: INTPND29 (Bitfield-Mask: 0x01)              */
#define CAN_ISR2_INTPND28_Pos             (11UL)                    /*!< CAN ISR2: INTPND28 (Bit 11)                           */
#define CAN_ISR2_INTPND28_Msk             (0x800UL)                 /*!< CAN ISR2: INTPND28 (Bitfield-Mask: 0x01)              */
#define CAN_ISR2_INTPND27_Pos             (10UL)                    /*!< CAN ISR2: INTPND27 (Bit 10)                           */
#define CAN_ISR2_INTPND27_Msk             (0x400UL)                 /*!< CAN ISR2: INTPND27 (Bitfield-Mask: 0x01)              */
#define CAN_ISR2_INTPND26_Pos             (9UL)                     /*!< CAN ISR2: INTPND26 (Bit 9)                            */
#define CAN_ISR2_INTPND26_Msk             (0x200UL)                 /*!< CAN ISR2: INTPND26 (Bitfield-Mask: 0x01)              */
#define CAN_ISR2_INTPND25_Pos             (8UL)                     /*!< CAN ISR2: INTPND25 (Bit 8)                            */
#define CAN_ISR2_INTPND25_Msk             (0x100UL)                 /*!< CAN ISR2: INTPND25 (Bitfield-Mask: 0x01)              */
#define CAN_ISR2_INTPND24_Pos             (7UL)                     /*!< CAN ISR2: INTPND24 (Bit 7)                            */
#define CAN_ISR2_INTPND24_Msk             (0x80UL)                  /*!< CAN ISR2: INTPND24 (Bitfield-Mask: 0x01)              */
#define CAN_ISR2_INTPND23_Pos             (6UL)                     /*!< CAN ISR2: INTPND23 (Bit 6)                            */
#define CAN_ISR2_INTPND23_Msk             (0x40UL)                  /*!< CAN ISR2: INTPND23 (Bitfield-Mask: 0x01)              */
#define CAN_ISR2_INTPND22_Pos             (5UL)                     /*!< CAN ISR2: INTPND22 (Bit 5)                            */
#define CAN_ISR2_INTPND22_Msk             (0x20UL)                  /*!< CAN ISR2: INTPND22 (Bitfield-Mask: 0x01)              */
#define CAN_ISR2_INTPND21_Pos             (4UL)                     /*!< CAN ISR2: INTPND21 (Bit 4)                            */
#define CAN_ISR2_INTPND21_Msk             (0x10UL)                  /*!< CAN ISR2: INTPND21 (Bitfield-Mask: 0x01)              */
#define CAN_ISR2_INTPND20_Pos             (3UL)                     /*!< CAN ISR2: INTPND20 (Bit 3)                            */
#define CAN_ISR2_INTPND20_Msk             (0x8UL)                   /*!< CAN ISR2: INTPND20 (Bitfield-Mask: 0x01)              */
#define CAN_ISR2_INTPND19_Pos             (2UL)                     /*!< CAN ISR2: INTPND19 (Bit 2)                            */
#define CAN_ISR2_INTPND19_Msk             (0x4UL)                   /*!< CAN ISR2: INTPND19 (Bitfield-Mask: 0x01)              */
#define CAN_ISR2_INTPND18_Pos             (1UL)                     /*!< CAN ISR2: INTPND18 (Bit 1)                            */
#define CAN_ISR2_INTPND18_Msk             (0x2UL)                   /*!< CAN ISR2: INTPND18 (Bitfield-Mask: 0x01)              */
#define CAN_ISR2_INTPND17_Pos             (0UL)                     /*!< CAN ISR2: INTPND17 (Bit 0)                            */
#define CAN_ISR2_INTPND17_Msk             (0x1UL)                   /*!< CAN ISR2: INTPND17 (Bitfield-Mask: 0x01)              */
/* =========================================================  MVR1  ========================================================== */
#define CAN_MVR1_MSGVAL16_Pos             (15UL)                    /*!< CAN MVR1: MSGVAL16 (Bit 15)                           */
#define CAN_MVR1_MSGVAL16_Msk             (0x8000UL)                /*!< CAN MVR1: MSGVAL16 (Bitfield-Mask: 0x01)              */
#define CAN_MVR1_MSGVAL15_Pos             (14UL)                    /*!< CAN MVR1: MSGVAL15 (Bit 14)                           */
#define CAN_MVR1_MSGVAL15_Msk             (0x4000UL)                /*!< CAN MVR1: MSGVAL15 (Bitfield-Mask: 0x01)              */
#define CAN_MVR1_MSGVAL14_Pos             (13UL)                    /*!< CAN MVR1: MSGVAL14 (Bit 13)                           */
#define CAN_MVR1_MSGVAL14_Msk             (0x2000UL)                /*!< CAN MVR1: MSGVAL14 (Bitfield-Mask: 0x01)              */
#define CAN_MVR1_MSGVAL13_Pos             (12UL)                    /*!< CAN MVR1: MSGVAL13 (Bit 12)                           */
#define CAN_MVR1_MSGVAL13_Msk             (0x1000UL)                /*!< CAN MVR1: MSGVAL13 (Bitfield-Mask: 0x01)              */
#define CAN_MVR1_MSGVAL12_Pos             (11UL)                    /*!< CAN MVR1: MSGVAL12 (Bit 11)                           */
#define CAN_MVR1_MSGVAL12_Msk             (0x800UL)                 /*!< CAN MVR1: MSGVAL12 (Bitfield-Mask: 0x01)              */
#define CAN_MVR1_MSGVAL11_Pos             (10UL)                    /*!< CAN MVR1: MSGVAL11 (Bit 10)                           */
#define CAN_MVR1_MSGVAL11_Msk             (0x400UL)                 /*!< CAN MVR1: MSGVAL11 (Bitfield-Mask: 0x01)              */
#define CAN_MVR1_MSGVAL10_Pos             (9UL)                     /*!< CAN MVR1: MSGVAL10 (Bit 9)                            */
#define CAN_MVR1_MSGVAL10_Msk             (0x200UL)                 /*!< CAN MVR1: MSGVAL10 (Bitfield-Mask: 0x01)              */
#define CAN_MVR1_MSGVAL9_Pos              (8UL)                     /*!< CAN MVR1: MSGVAL9 (Bit 8)                             */
#define CAN_MVR1_MSGVAL9_Msk              (0x100UL)                 /*!< CAN MVR1: MSGVAL9 (Bitfield-Mask: 0x01)               */
#define CAN_MVR1_MSGVAL8_Pos              (7UL)                     /*!< CAN MVR1: MSGVAL8 (Bit 7)                             */
#define CAN_MVR1_MSGVAL8_Msk              (0x80UL)                  /*!< CAN MVR1: MSGVAL8 (Bitfield-Mask: 0x01)               */
#define CAN_MVR1_MSGVAL7_Pos              (6UL)                     /*!< CAN MVR1: MSGVAL7 (Bit 6)                             */
#define CAN_MVR1_MSGVAL7_Msk              (0x40UL)                  /*!< CAN MVR1: MSGVAL7 (Bitfield-Mask: 0x01)               */
#define CAN_MVR1_MSGVAL6_Pos              (5UL)                     /*!< CAN MVR1: MSGVAL6 (Bit 5)                             */
#define CAN_MVR1_MSGVAL6_Msk              (0x20UL)                  /*!< CAN MVR1: MSGVAL6 (Bitfield-Mask: 0x01)               */
#define CAN_MVR1_MSGVAL5_Pos              (4UL)                     /*!< CAN MVR1: MSGVAL5 (Bit 4)                             */
#define CAN_MVR1_MSGVAL5_Msk              (0x10UL)                  /*!< CAN MVR1: MSGVAL5 (Bitfield-Mask: 0x01)               */
#define CAN_MVR1_MSGVAL4_Pos              (3UL)                     /*!< CAN MVR1: MSGVAL4 (Bit 3)                             */
#define CAN_MVR1_MSGVAL4_Msk              (0x8UL)                   /*!< CAN MVR1: MSGVAL4 (Bitfield-Mask: 0x01)               */
#define CAN_MVR1_MSGVAL3_Pos              (2UL)                     /*!< CAN MVR1: MSGVAL3 (Bit 2)                             */
#define CAN_MVR1_MSGVAL3_Msk              (0x4UL)                   /*!< CAN MVR1: MSGVAL3 (Bitfield-Mask: 0x01)               */
#define CAN_MVR1_MSGVAL2_Pos              (1UL)                     /*!< CAN MVR1: MSGVAL2 (Bit 1)                             */
#define CAN_MVR1_MSGVAL2_Msk              (0x2UL)                   /*!< CAN MVR1: MSGVAL2 (Bitfield-Mask: 0x01)               */
#define CAN_MVR1_MSGVAL1_Pos              (0UL)                     /*!< CAN MVR1: MSGVAL1 (Bit 0)                             */
#define CAN_MVR1_MSGVAL1_Msk              (0x1UL)                   /*!< CAN MVR1: MSGVAL1 (Bitfield-Mask: 0x01)               */
/* =========================================================  MVR2  ========================================================== */
#define CAN_MVR2_MSGVAL32_Pos             (15UL)                    /*!< CAN MVR2: MSGVAL32 (Bit 15)                           */
#define CAN_MVR2_MSGVAL32_Msk             (0x8000UL)                /*!< CAN MVR2: MSGVAL32 (Bitfield-Mask: 0x01)              */
#define CAN_MVR2_MSGVAL31_Pos             (14UL)                    /*!< CAN MVR2: MSGVAL31 (Bit 14)                           */
#define CAN_MVR2_MSGVAL31_Msk             (0x4000UL)                /*!< CAN MVR2: MSGVAL31 (Bitfield-Mask: 0x01)              */
#define CAN_MVR2_MSGVAL30_Pos             (13UL)                    /*!< CAN MVR2: MSGVAL30 (Bit 13)                           */
#define CAN_MVR2_MSGVAL30_Msk             (0x2000UL)                /*!< CAN MVR2: MSGVAL30 (Bitfield-Mask: 0x01)              */
#define CAN_MVR2_MSGVAL29_Pos             (12UL)                    /*!< CAN MVR2: MSGVAL29 (Bit 12)                           */
#define CAN_MVR2_MSGVAL29_Msk             (0x1000UL)                /*!< CAN MVR2: MSGVAL29 (Bitfield-Mask: 0x01)              */
#define CAN_MVR2_MSGVAL28_Pos             (11UL)                    /*!< CAN MVR2: MSGVAL28 (Bit 11)                           */
#define CAN_MVR2_MSGVAL28_Msk             (0x800UL)                 /*!< CAN MVR2: MSGVAL28 (Bitfield-Mask: 0x01)              */
#define CAN_MVR2_MSGVAL27_Pos             (10UL)                    /*!< CAN MVR2: MSGVAL27 (Bit 10)                           */
#define CAN_MVR2_MSGVAL27_Msk             (0x400UL)                 /*!< CAN MVR2: MSGVAL27 (Bitfield-Mask: 0x01)              */
#define CAN_MVR2_MSGVAL26_Pos             (9UL)                     /*!< CAN MVR2: MSGVAL26 (Bit 9)                            */
#define CAN_MVR2_MSGVAL26_Msk             (0x200UL)                 /*!< CAN MVR2: MSGVAL26 (Bitfield-Mask: 0x01)              */
#define CAN_MVR2_MSGVAL25_Pos             (8UL)                     /*!< CAN MVR2: MSGVAL25 (Bit 8)                            */
#define CAN_MVR2_MSGVAL25_Msk             (0x100UL)                 /*!< CAN MVR2: MSGVAL25 (Bitfield-Mask: 0x01)              */
#define CAN_MVR2_MSGVAL24_Pos             (7UL)                     /*!< CAN MVR2: MSGVAL24 (Bit 7)                            */
#define CAN_MVR2_MSGVAL24_Msk             (0x80UL)                  /*!< CAN MVR2: MSGVAL24 (Bitfield-Mask: 0x01)              */
#define CAN_MVR2_MSGVAL23_Pos             (6UL)                     /*!< CAN MVR2: MSGVAL23 (Bit 6)                            */
#define CAN_MVR2_MSGVAL23_Msk             (0x40UL)                  /*!< CAN MVR2: MSGVAL23 (Bitfield-Mask: 0x01)              */
#define CAN_MVR2_MSGVAL22_Pos             (5UL)                     /*!< CAN MVR2: MSGVAL22 (Bit 5)                            */
#define CAN_MVR2_MSGVAL22_Msk             (0x20UL)                  /*!< CAN MVR2: MSGVAL22 (Bitfield-Mask: 0x01)              */
#define CAN_MVR2_MSGVAL21_Pos             (4UL)                     /*!< CAN MVR2: MSGVAL21 (Bit 4)                            */
#define CAN_MVR2_MSGVAL21_Msk             (0x10UL)                  /*!< CAN MVR2: MSGVAL21 (Bitfield-Mask: 0x01)              */
#define CAN_MVR2_MSGVAL20_Pos             (3UL)                     /*!< CAN MVR2: MSGVAL20 (Bit 3)                            */
#define CAN_MVR2_MSGVAL20_Msk             (0x8UL)                   /*!< CAN MVR2: MSGVAL20 (Bitfield-Mask: 0x01)              */
#define CAN_MVR2_MSGVAL19_Pos             (2UL)                     /*!< CAN MVR2: MSGVAL19 (Bit 2)                            */
#define CAN_MVR2_MSGVAL19_Msk             (0x4UL)                   /*!< CAN MVR2: MSGVAL19 (Bitfield-Mask: 0x01)              */
#define CAN_MVR2_MSGVAL18_Pos             (1UL)                     /*!< CAN MVR2: MSGVAL18 (Bit 1)                            */
#define CAN_MVR2_MSGVAL18_Msk             (0x2UL)                   /*!< CAN MVR2: MSGVAL18 (Bitfield-Mask: 0x01)              */
#define CAN_MVR2_MSGVAL17_Pos             (0UL)                     /*!< CAN MVR2: MSGVAL17 (Bit 0)                            */
#define CAN_MVR2_MSGVAL17_Msk             (0x1UL)                   /*!< CAN MVR2: MSGVAL17 (Bitfield-Mask: 0x01)              */


/* =========================================================================================================================== */
/* ================                                           MPWM                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  MR  =========================================================== */
#define MPWM_MR_MOTORB_Pos                (14UL)                    /*!< MPWM MR: MOTORB (Bit 14)                              */
#define MPWM_MR_MOTORB_Msk                (0xc000UL)                /*!< MPWM MR: MOTORB (Bitfield-Mask: 0x03)                 */
#define MPWM_MR_UAO_Pos                   (7UL)                     /*!< MPWM MR: UAO (Bit 7)                                  */
#define MPWM_MR_UAO_Msk                   (0x80UL)                  /*!< MPWM MR: UAO (Bitfield-Mask: 0x01)                    */
#define MPWM_MR_TUP_Pos                   (5UL)                     /*!< MPWM MR: TUP (Bit 5)                                  */
#define MPWM_MR_TUP_Msk                   (0x20UL)                  /*!< MPWM MR: TUP (Bitfield-Mask: 0x01)                    */
#define MPWM_MR_BUP_Pos                   (4UL)                     /*!< MPWM MR: BUP (Bit 4)                                  */
#define MPWM_MR_BUP_Msk                   (0x10UL)                  /*!< MPWM MR: BUP (Bitfield-Mask: 0x01)                    */
#define MPWM_MR_MCHMOD_Pos                (1UL)                     /*!< MPWM MR: MCHMOD (Bit 1)                               */
#define MPWM_MR_MCHMOD_Msk                (0x6UL)                   /*!< MPWM MR: MCHMOD (Bitfield-Mask: 0x03)                 */
#define MPWM_MR_UPDOWN_Pos                (0UL)                     /*!< MPWM MR: UPDOWN (Bit 0)                               */
#define MPWM_MR_UPDOWN_Msk                (0x1UL)                   /*!< MPWM MR: UPDOWN (Bitfield-Mask: 0x01)                 */
/* ==========================================================  OLR  ========================================================== */
#define MPWM_OLR_DOLWH_Pos                (13UL)                    /*!< MPWM OLR: DOLWH (Bit 13)                              */
#define MPWM_OLR_DOLWH_Msk                (0x2000UL)                /*!< MPWM OLR: DOLWH (Bitfield-Mask: 0x01)                 */
#define MPWM_OLR_DOLVH_Pos                (12UL)                    /*!< MPWM OLR: DOLVH (Bit 12)                              */
#define MPWM_OLR_DOLVH_Msk                (0x1000UL)                /*!< MPWM OLR: DOLVH (Bitfield-Mask: 0x01)                 */
#define MPWM_OLR_DOLUH_Pos                (11UL)                    /*!< MPWM OLR: DOLUH (Bit 11)                              */
#define MPWM_OLR_DOLUH_Msk                (0x800UL)                 /*!< MPWM OLR: DOLUH (Bitfield-Mask: 0x01)                 */
#define MPWM_OLR_DOLWL_Pos                (10UL)                    /*!< MPWM OLR: DOLWL (Bit 10)                              */
#define MPWM_OLR_DOLWL_Msk                (0x400UL)                 /*!< MPWM OLR: DOLWL (Bitfield-Mask: 0x01)                 */
#define MPWM_OLR_DOLVL_Pos                (9UL)                     /*!< MPWM OLR: DOLVL (Bit 9)                               */
#define MPWM_OLR_DOLVL_Msk                (0x200UL)                 /*!< MPWM OLR: DOLVL (Bitfield-Mask: 0x01)                 */
#define MPWM_OLR_DOLUL_Pos                (8UL)                     /*!< MPWM OLR: DOLUL (Bit 8)                               */
#define MPWM_OLR_DOLUL_Msk                (0x100UL)                 /*!< MPWM OLR: DOLUL (Bitfield-Mask: 0x01)                 */
#define MPWM_OLR_WHL_Pos                  (5UL)                     /*!< MPWM OLR: WHL (Bit 5)                                 */
#define MPWM_OLR_WHL_Msk                  (0x20UL)                  /*!< MPWM OLR: WHL (Bitfield-Mask: 0x01)                   */
#define MPWM_OLR_VHL_Pos                  (4UL)                     /*!< MPWM OLR: VHL (Bit 4)                                 */
#define MPWM_OLR_VHL_Msk                  (0x10UL)                  /*!< MPWM OLR: VHL (Bitfield-Mask: 0x01)                   */
#define MPWM_OLR_UHL_Pos                  (3UL)                     /*!< MPWM OLR: UHL (Bit 3)                                 */
#define MPWM_OLR_UHL_Msk                  (0x8UL)                   /*!< MPWM OLR: UHL (Bitfield-Mask: 0x01)                   */
#define MPWM_OLR_WLL_Pos                  (2UL)                     /*!< MPWM OLR: WLL (Bit 2)                                 */
#define MPWM_OLR_WLL_Msk                  (0x4UL)                   /*!< MPWM OLR: WLL (Bitfield-Mask: 0x01)                   */
#define MPWM_OLR_VLL_Pos                  (1UL)                     /*!< MPWM OLR: VLL (Bit 1)                                 */
#define MPWM_OLR_VLL_Msk                  (0x2UL)                   /*!< MPWM OLR: VLL (Bitfield-Mask: 0x01)                   */
#define MPWM_OLR_ULL_Pos                  (0UL)                     /*!< MPWM OLR: ULL (Bit 0)                                 */
#define MPWM_OLR_ULL_Msk                  (0x1UL)                   /*!< MPWM OLR: ULL (Bitfield-Mask: 0x01)                   */
/* =========================================================  FOLR  ========================================================== */
#define MPWM_FOLR_WHFL_Pos                (5UL)                     /*!< MPWM FOLR: WHFL (Bit 5)                               */
#define MPWM_FOLR_WHFL_Msk                (0x20UL)                  /*!< MPWM FOLR: WHFL (Bitfield-Mask: 0x01)                 */
#define MPWM_FOLR_VHFL_Pos                (4UL)                     /*!< MPWM FOLR: VHFL (Bit 4)                               */
#define MPWM_FOLR_VHFL_Msk                (0x10UL)                  /*!< MPWM FOLR: VHFL (Bitfield-Mask: 0x01)                 */
#define MPWM_FOLR_UHFL_Pos                (3UL)                     /*!< MPWM FOLR: UHFL (Bit 3)                               */
#define MPWM_FOLR_UHFL_Msk                (0x8UL)                   /*!< MPWM FOLR: UHFL (Bitfield-Mask: 0x01)                 */
#define MPWM_FOLR_WLFL_Pos                (2UL)                     /*!< MPWM FOLR: WLFL (Bit 2)                               */
#define MPWM_FOLR_WLFL_Msk                (0x4UL)                   /*!< MPWM FOLR: WLFL (Bitfield-Mask: 0x01)                 */
#define MPWM_FOLR_VLFL_Pos                (1UL)                     /*!< MPWM FOLR: VLFL (Bit 1)                               */
#define MPWM_FOLR_VLFL_Msk                (0x2UL)                   /*!< MPWM FOLR: VLFL (Bitfield-Mask: 0x01)                 */
#define MPWM_FOLR_ULFL_Pos                (0UL)                     /*!< MPWM FOLR: ULFL (Bit 0)                               */
#define MPWM_FOLR_ULFL_Msk                (0x1UL)                   /*!< MPWM FOLR: ULFL (Bitfield-Mask: 0x01)                 */
/* ==========================================================  PRD  ========================================================== */
#define MPWM_PRD_PERIOD_Pos               (0UL)                     /*!< MPWM PRD: PERIOD (Bit 0)                              */
#define MPWM_PRD_PERIOD_Msk               (0xffffUL)                /*!< MPWM PRD: PERIOD (Bitfield-Mask: 0xffff)              */
/* ==========================================================  DUH  ========================================================== */
#define MPWM_DUH_DUTY_UH_Pos              (0UL)                     /*!< MPWM DUH: DUTY_UH (Bit 0)                             */
#define MPWM_DUH_DUTY_UH_Msk              (0xffffUL)                /*!< MPWM DUH: DUTY_UH (Bitfield-Mask: 0xffff)             */
/* ==========================================================  DVH  ========================================================== */
#define MPWM_DVH_DUTY_VH_Pos              (0UL)                     /*!< MPWM DVH: DUTY_VH (Bit 0)                             */
#define MPWM_DVH_DUTY_VH_Msk              (0xffffUL)                /*!< MPWM DVH: DUTY_VH (Bitfield-Mask: 0xffff)             */
/* ==========================================================  DWH  ========================================================== */
#define MPWM_DWH_DUTY_WH_Pos              (0UL)                     /*!< MPWM DWH: DUTY_WH (Bit 0)                             */
#define MPWM_DWH_DUTY_WH_Msk              (0xffffUL)                /*!< MPWM DWH: DUTY_WH (Bitfield-Mask: 0xffff)             */
/* ==========================================================  DUL  ========================================================== */
#define MPWM_DUL_DUTY_UL_Pos              (0UL)                     /*!< MPWM DUL: DUTY_UL (Bit 0)                             */
#define MPWM_DUL_DUTY_UL_Msk              (0xffffUL)                /*!< MPWM DUL: DUTY_UL (Bitfield-Mask: 0xffff)             */
/* ==========================================================  DVL  ========================================================== */
#define MPWM_DVL_DUTY_VL_Pos              (0UL)                     /*!< MPWM DVL: DUTY_VL (Bit 0)                             */
#define MPWM_DVL_DUTY_VL_Msk              (0xffffUL)                /*!< MPWM DVL: DUTY_VL (Bitfield-Mask: 0xffff)             */
/* ==========================================================  DWL  ========================================================== */
#define MPWM_DWL_DUTY_WL_Pos              (0UL)                     /*!< MPWM DWL: DUTY_WL (Bit 0)                             */
#define MPWM_DWL_DUTY_WL_Msk              (0xffffUL)                /*!< MPWM DWL: DUTY_WL (Bitfield-Mask: 0xffff)             */
/* ==========================================================  CR1  ========================================================== */
#define MPWM_CR1_IRQN_Pos                 (8UL)                     /*!< MPWM CR1: IRQN (Bit 8)                                */
#define MPWM_CR1_IRQN_Msk                 (0x700UL)                 /*!< MPWM CR1: IRQN (Bitfield-Mask: 0x07)                  */
#define MPWM_CR1_PWMEN_Pos                (0UL)                     /*!< MPWM CR1: PWMEN (Bit 0)                               */
#define MPWM_CR1_PWMEN_Msk                (0x1UL)                   /*!< MPWM CR1: PWMEN (Bitfield-Mask: 0x01)                 */
/* ==========================================================  CR2  ========================================================== */
#define MPWM_CR2_HALT_Pos                 (7UL)                     /*!< MPWM CR2: HALT (Bit 7)                                */
#define MPWM_CR2_HALT_Msk                 (0x80UL)                  /*!< MPWM CR2: HALT (Bitfield-Mask: 0x01)                  */
#define MPWM_CR2_PSTART_Pos               (0UL)                     /*!< MPWM CR2: PSTART (Bit 0)                              */
#define MPWM_CR2_PSTART_Msk               (0x1UL)                   /*!< MPWM CR2: PSTART (Bitfield-Mask: 0x01)                */
/* ==========================================================  SR  =========================================================== */
#define MPWM_SR_WDOWN_Pos                 (23UL)                    /*!< MPWM SR: WDOWN (Bit 23)                               */
#define MPWM_SR_WDOWN_Msk                 (0x800000UL)              /*!< MPWM SR: WDOWN (Bitfield-Mask: 0x01)                  */
#define MPWM_SR_IRQWCNT_Pos               (20UL)                    /*!< MPWM SR: IRQWCNT (Bit 20)                             */
#define MPWM_SR_IRQWCNT_Msk               (0x700000UL)              /*!< MPWM SR: IRQWCNT (Bitfield-Mask: 0x07)                */
#define MPWM_SR_VDOWN_Pos                 (19UL)                    /*!< MPWM SR: VDOWN (Bit 19)                               */
#define MPWM_SR_VDOWN_Msk                 (0x80000UL)               /*!< MPWM SR: VDOWN (Bitfield-Mask: 0x01)                  */
#define MPWM_SR_IRQVCNT_Pos               (16UL)                    /*!< MPWM SR: IRQVCNT (Bit 16)                             */
#define MPWM_SR_IRQVCNT_Msk               (0x70000UL)               /*!< MPWM SR: IRQVCNT (Bitfield-Mask: 0x07)                */
#define MPWM_SR_UDOWN_Pos                 (15UL)                    /*!< MPWM SR: UDOWN (Bit 15)                               */
#define MPWM_SR_UDOWN_Msk                 (0x8000UL)                /*!< MPWM SR: UDOWN (Bitfield-Mask: 0x01)                  */
#define MPWM_SR_IRQUCNT_Pos               (12UL)                    /*!< MPWM SR: IRQUCNT (Bit 12)                             */
#define MPWM_SR_IRQUCNT_Msk               (0x7000UL)                /*!< MPWM SR: IRQUCNT (Bitfield-Mask: 0x07)                */
#define MPWM_SR_PRDWIF_Pos                (11UL)                    /*!< MPWM SR: PRDWIF (Bit 11)                              */
#define MPWM_SR_PRDWIF_Msk                (0x800UL)                 /*!< MPWM SR: PRDWIF (Bitfield-Mask: 0x01)                 */
#define MPWM_SR_BOTWIF_Pos                (10UL)                    /*!< MPWM SR: BOTWIF (Bit 10)                              */
#define MPWM_SR_BOTWIF_Msk                (0x400UL)                 /*!< MPWM SR: BOTWIF (Bitfield-Mask: 0x01)                 */
#define MPWM_SR_PRDVIF_Pos                (9UL)                     /*!< MPWM SR: PRDVIF (Bit 9)                               */
#define MPWM_SR_PRDVIF_Msk                (0x200UL)                 /*!< MPWM SR: PRDVIF (Bitfield-Mask: 0x01)                 */
#define MPWM_SR_BOTVIF_Pos                (8UL)                     /*!< MPWM SR: BOTVIF (Bit 8)                               */
#define MPWM_SR_BOTVIF_Msk                (0x100UL)                 /*!< MPWM SR: BOTVIF (Bitfield-Mask: 0x01)                 */
#define MPWM_SR_PRDUIF_Pos                (7UL)                     /*!< MPWM SR: PRDUIF (Bit 7)                               */
#define MPWM_SR_PRDUIF_Msk                (0x80UL)                  /*!< MPWM SR: PRDUIF (Bitfield-Mask: 0x01)                 */
#define MPWM_SR_BOTUIF_Pos                (6UL)                     /*!< MPWM SR: BOTUIF (Bit 6)                               */
#define MPWM_SR_BOTUIF_Msk                (0x40UL)                  /*!< MPWM SR: BOTUIF (Bitfield-Mask: 0x01)                 */
#define MPWM_SR_DWHIF_ATR6F_Pos           (5UL)                     /*!< MPWM SR: DWHIF_ATR6F (Bit 5)                          */
#define MPWM_SR_DWHIF_ATR6F_Msk           (0x20UL)                  /*!< MPWM SR: DWHIF_ATR6F (Bitfield-Mask: 0x01)            */
#define MPWM_SR_DVHIF_ATR5F_Pos           (4UL)                     /*!< MPWM SR: DVHIF_ATR5F (Bit 4)                          */
#define MPWM_SR_DVHIF_ATR5F_Msk           (0x10UL)                  /*!< MPWM SR: DVHIF_ATR5F (Bitfield-Mask: 0x01)            */
#define MPWM_SR_DUHIF_ATR4F_Pos           (3UL)                     /*!< MPWM SR: DUHIF_ATR4F (Bit 3)                          */
#define MPWM_SR_DUHIF_ATR4F_Msk           (0x8UL)                   /*!< MPWM SR: DUHIF_ATR4F (Bitfield-Mask: 0x01)            */
#define MPWM_SR_DWLIF_ATR3F_Pos           (2UL)                     /*!< MPWM SR: DWLIF_ATR3F (Bit 2)                          */
#define MPWM_SR_DWLIF_ATR3F_Msk           (0x4UL)                   /*!< MPWM SR: DWLIF_ATR3F (Bitfield-Mask: 0x01)            */
#define MPWM_SR_DVLIF_ATR2F_Pos           (1UL)                     /*!< MPWM SR: DVLIF_ATR2F (Bit 1)                          */
#define MPWM_SR_DVLIF_ATR2F_Msk           (0x2UL)                   /*!< MPWM SR: DVLIF_ATR2F (Bitfield-Mask: 0x01)            */
#define MPWM_SR_DULIF_ATR1F_Pos           (0UL)                     /*!< MPWM SR: DULIF_ATR1F (Bit 0)                          */
#define MPWM_SR_DULIF_ATR1F_Msk           (0x1UL)                   /*!< MPWM SR: DULIF_ATR1F (Bitfield-Mask: 0x01)            */
/* ==========================================================  IER  ========================================================== */
#define MPWM_IER_PRDWIE_Pos               (11UL)                    /*!< MPWM IER: PRDWIE (Bit 11)                             */
#define MPWM_IER_PRDWIE_Msk               (0x800UL)                 /*!< MPWM IER: PRDWIE (Bitfield-Mask: 0x01)                */
#define MPWM_IER_BOTWIE_Pos               (10UL)                    /*!< MPWM IER: BOTWIE (Bit 10)                             */
#define MPWM_IER_BOTWIE_Msk               (0x400UL)                 /*!< MPWM IER: BOTWIE (Bitfield-Mask: 0x01)                */
#define MPWM_IER_PRDVIE_Pos               (9UL)                     /*!< MPWM IER: PRDVIE (Bit 9)                              */
#define MPWM_IER_PRDVIE_Msk               (0x200UL)                 /*!< MPWM IER: PRDVIE (Bitfield-Mask: 0x01)                */
#define MPWM_IER_BOTVIE_Pos               (8UL)                     /*!< MPWM IER: BOTVIE (Bit 8)                              */
#define MPWM_IER_BOTVIE_Msk               (0x100UL)                 /*!< MPWM IER: BOTVIE (Bitfield-Mask: 0x01)                */
#define MPWM_IER_PRDUIE_Pos               (7UL)                     /*!< MPWM IER: PRDUIE (Bit 7)                              */
#define MPWM_IER_PRDUIE_Msk               (0x80UL)                  /*!< MPWM IER: PRDUIE (Bitfield-Mask: 0x01)                */
#define MPWM_IER_BOTUIE_Pos               (6UL)                     /*!< MPWM IER: BOTUIE (Bit 6)                              */
#define MPWM_IER_BOTUIE_Msk               (0x40UL)                  /*!< MPWM IER: BOTUIE (Bitfield-Mask: 0x01)                */
#define MPWM_IER_WHIE_ATR6IE_Pos          (5UL)                     /*!< MPWM IER: WHIE_ATR6IE (Bit 5)                         */
#define MPWM_IER_WHIE_ATR6IE_Msk          (0x20UL)                  /*!< MPWM IER: WHIE_ATR6IE (Bitfield-Mask: 0x01)           */
#define MPWM_IER_VHIE_ATR5IE_Pos          (4UL)                     /*!< MPWM IER: VHIE_ATR5IE (Bit 4)                         */
#define MPWM_IER_VHIE_ATR5IE_Msk          (0x10UL)                  /*!< MPWM IER: VHIE_ATR5IE (Bitfield-Mask: 0x01)           */
#define MPWM_IER_UHIE_ATR4IE_Pos          (3UL)                     /*!< MPWM IER: UHIE_ATR4IE (Bit 3)                         */
#define MPWM_IER_UHIE_ATR4IE_Msk          (0x8UL)                   /*!< MPWM IER: UHIE_ATR4IE (Bitfield-Mask: 0x01)           */
#define MPWM_IER_WLIE_ATR3IE_Pos          (2UL)                     /*!< MPWM IER: WLIE_ATR3IE (Bit 2)                         */
#define MPWM_IER_WLIE_ATR3IE_Msk          (0x4UL)                   /*!< MPWM IER: WLIE_ATR3IE (Bitfield-Mask: 0x01)           */
#define MPWM_IER_VLIE_ATR2IE_Pos          (1UL)                     /*!< MPWM IER: VLIE_ATR2IE (Bit 1)                         */
#define MPWM_IER_VLIE_ATR2IE_Msk          (0x2UL)                   /*!< MPWM IER: VLIE_ATR2IE (Bitfield-Mask: 0x01)           */
#define MPWM_IER_ULIE_ATR1IE_Pos          (0UL)                     /*!< MPWM IER: ULIE_ATR1IE (Bit 0)                         */
#define MPWM_IER_ULIE_ATR1IE_Msk          (0x1UL)                   /*!< MPWM IER: ULIE_ATR1IE (Bitfield-Mask: 0x01)           */
/* ==========================================================  CNT  ========================================================== */
#define MPWM_CNT_CNT_Pos                  (0UL)                     /*!< MPWM CNT: CNT (Bit 0)                                 */
#define MPWM_CNT_CNT_Msk                  (0xffffUL)                /*!< MPWM CNT: CNT (Bitfield-Mask: 0xffff)                 */
/* ==========================================================  DTR  ========================================================== */
#define MPWM_DTR_DTEN_Pos                 (15UL)                    /*!< MPWM DTR: DTEN (Bit 15)                               */
#define MPWM_DTR_DTEN_Msk                 (0x8000UL)                /*!< MPWM DTR: DTEN (Bitfield-Mask: 0x01)                  */
#define MPWM_DTR_PSHRT_Pos                (14UL)                    /*!< MPWM DTR: PSHRT (Bit 14)                              */
#define MPWM_DTR_PSHRT_Msk                (0x4000UL)                /*!< MPWM DTR: PSHRT (Bitfield-Mask: 0x01)                 */
#define MPWM_DTR_DTMDSEL_Pos              (13UL)                    /*!< MPWM DTR: DTMDSEL (Bit 13)                            */
#define MPWM_DTR_DTMDSEL_Msk              (0x2000UL)                /*!< MPWM DTR: DTMDSEL (Bitfield-Mask: 0x01)               */
#define MPWM_DTR_DTCLK_Pos                (8UL)                     /*!< MPWM DTR: DTCLK (Bit 8)                               */
#define MPWM_DTR_DTCLK_Msk                (0x300UL)                 /*!< MPWM DTR: DTCLK (Bitfield-Mask: 0x03)                 */
#define MPWM_DTR_DT_Pos                   (0UL)                     /*!< MPWM DTR: DT (Bit 0)                                  */
#define MPWM_DTR_DT_Msk                   (0xffUL)                  /*!< MPWM DTR: DT (Bitfield-Mask: 0xff)                    */
/* ==========================================================  PCR  ========================================================== */
#define MPWM_PCR_WPROTEN_Pos              (31UL)                    /*!< MPWM PCR: WPROTEN (Bit 31)                            */
#define MPWM_PCR_WPROTEN_Msk              (0x80000000UL)            /*!< MPWM PCR: WPROTEN (Bitfield-Mask: 0x01)               */
#define MPWM_PCR_WPROTPOL_Pos             (30UL)                    /*!< MPWM PCR: WPROTPOL (Bit 30)                           */
#define MPWM_PCR_WPROTPOL_Msk             (0x40000000UL)            /*!< MPWM PCR: WPROTPOL (Bitfield-Mask: 0x01)              */
#define MPWM_PCR_WPROTD_Pos               (24UL)                    /*!< MPWM PCR: WPROTD (Bit 24)                             */
#define MPWM_PCR_WPROTD_Msk               (0x7000000UL)             /*!< MPWM PCR: WPROTD (Bitfield-Mask: 0x07)                */
#define MPWM_PCR_VPROTEN_Pos              (23UL)                    /*!< MPWM PCR: VPROTEN (Bit 23)                            */
#define MPWM_PCR_VPROTEN_Msk              (0x800000UL)              /*!< MPWM PCR: VPROTEN (Bitfield-Mask: 0x01)               */
#define MPWM_PCR_VPROTPOL_Pos             (22UL)                    /*!< MPWM PCR: VPROTPOL (Bit 22)                           */
#define MPWM_PCR_VPROTPOL_Msk             (0x400000UL)              /*!< MPWM PCR: VPROTPOL (Bitfield-Mask: 0x01)              */
#define MPWM_PCR_VPROTD_Pos               (16UL)                    /*!< MPWM PCR: VPROTD (Bit 16)                             */
#define MPWM_PCR_VPROTD_Msk               (0x70000UL)               /*!< MPWM PCR: VPROTD (Bitfield-Mask: 0x07)                */
#define MPWM_PCR_PROTEN_Pos               (15UL)                    /*!< MPWM PCR: PROTEN (Bit 15)                             */
#define MPWM_PCR_PROTEN_Msk               (0x8000UL)                /*!< MPWM PCR: PROTEN (Bitfield-Mask: 0x01)                */
#define MPWM_PCR_PROTPOL_Pos              (14UL)                    /*!< MPWM PCR: PROTPOL (Bit 14)                            */
#define MPWM_PCR_PROTPOL_Msk              (0x4000UL)                /*!< MPWM PCR: PROTPOL (Bitfield-Mask: 0x01)               */
#define MPWM_PCR_PROTD_Pos                (8UL)                     /*!< MPWM PCR: PROTD (Bit 8)                               */
#define MPWM_PCR_PROTD_Msk                (0x700UL)                 /*!< MPWM PCR: PROTD (Bitfield-Mask: 0x07)                 */
#define MPWM_PCR_PROTIE_Pos               (7UL)                     /*!< MPWM PCR: PROTIE (Bit 7)                              */
#define MPWM_PCR_PROTIE_Msk               (0x80UL)                  /*!< MPWM PCR: PROTIE (Bitfield-Mask: 0x01)                */
#define MPWM_PCR_WHPROTM_Pos              (5UL)                     /*!< MPWM PCR: WHPROTM (Bit 5)                             */
#define MPWM_PCR_WHPROTM_Msk              (0x20UL)                  /*!< MPWM PCR: WHPROTM (Bitfield-Mask: 0x01)               */
#define MPWM_PCR_VHPROTM_Pos              (4UL)                     /*!< MPWM PCR: VHPROTM (Bit 4)                             */
#define MPWM_PCR_VHPROTM_Msk              (0x10UL)                  /*!< MPWM PCR: VHPROTM (Bitfield-Mask: 0x01)               */
#define MPWM_PCR_UHPROTM_Pos              (3UL)                     /*!< MPWM PCR: UHPROTM (Bit 3)                             */
#define MPWM_PCR_UHPROTM_Msk              (0x8UL)                   /*!< MPWM PCR: UHPROTM (Bitfield-Mask: 0x01)               */
#define MPWM_PCR_WLPROTM_Pos              (2UL)                     /*!< MPWM PCR: WLPROTM (Bit 2)                             */
#define MPWM_PCR_WLPROTM_Msk              (0x4UL)                   /*!< MPWM PCR: WLPROTM (Bitfield-Mask: 0x01)               */
#define MPWM_PCR_VLPROTM_Pos              (1UL)                     /*!< MPWM PCR: VLPROTM (Bit 1)                             */
#define MPWM_PCR_VLPROTM_Msk              (0x2UL)                   /*!< MPWM PCR: VLPROTM (Bitfield-Mask: 0x01)               */
#define MPWM_PCR_ULPROTM_Pos              (0UL)                     /*!< MPWM PCR: ULPROTM (Bit 0)                             */
#define MPWM_PCR_ULPROTM_Msk              (0x1UL)                   /*!< MPWM PCR: ULPROTM (Bitfield-Mask: 0x01)               */
/* ==========================================================  PSR  ========================================================== */
#define MPWM_PSR_PROTKEY_Pos              (8UL)                     /*!< MPWM PSR: PROTKEY (Bit 8)                             */
#define MPWM_PSR_PROTKEY_Msk              (0xff00UL)                /*!< MPWM PSR: PROTKEY (Bitfield-Mask: 0xff)               */
#define MPWM_PSR_PROTIF_Pos               (7UL)                     /*!< MPWM PSR: PROTIF (Bit 7)                              */
#define MPWM_PSR_PROTIF_Msk               (0x80UL)                  /*!< MPWM PSR: PROTIF (Bitfield-Mask: 0x01)                */
#define MPWM_PSR_WHPROT_Pos               (5UL)                     /*!< MPWM PSR: WHPROT (Bit 5)                              */
#define MPWM_PSR_WHPROT_Msk               (0x20UL)                  /*!< MPWM PSR: WHPROT (Bitfield-Mask: 0x01)                */
#define MPWM_PSR_VHPROT_Pos               (4UL)                     /*!< MPWM PSR: VHPROT (Bit 4)                              */
#define MPWM_PSR_VHPROT_Msk               (0x10UL)                  /*!< MPWM PSR: VHPROT (Bitfield-Mask: 0x01)                */
#define MPWM_PSR_UHPROT_Pos               (3UL)                     /*!< MPWM PSR: UHPROT (Bit 3)                              */
#define MPWM_PSR_UHPROT_Msk               (0x8UL)                   /*!< MPWM PSR: UHPROT (Bitfield-Mask: 0x01)                */
#define MPWM_PSR_WLPROT_Pos               (2UL)                     /*!< MPWM PSR: WLPROT (Bit 2)                              */
#define MPWM_PSR_WLPROT_Msk               (0x4UL)                   /*!< MPWM PSR: WLPROT (Bitfield-Mask: 0x01)                */
#define MPWM_PSR_VLPROT_Pos               (1UL)                     /*!< MPWM PSR: VLPROT (Bit 1)                              */
#define MPWM_PSR_VLPROT_Msk               (0x2UL)                   /*!< MPWM PSR: VLPROT (Bitfield-Mask: 0x01)                */
#define MPWM_PSR_ULPROT_Pos               (0UL)                     /*!< MPWM PSR: ULPROT (Bit 0)                              */
#define MPWM_PSR_ULPROT_Msk               (0x1UL)                   /*!< MPWM PSR: ULPROT (Bitfield-Mask: 0x01)                */
/* ==========================================================  OCR  ========================================================== */
#define MPWM_OCR_WOVINEN_Pos              (31UL)                    /*!< MPWM OCR: WOVINEN (Bit 31)                            */
#define MPWM_OCR_WOVINEN_Msk              (0x80000000UL)            /*!< MPWM OCR: WOVINEN (Bitfield-Mask: 0x01)               */
#define MPWM_OCR_WOVINPOL_Pos             (30UL)                    /*!< MPWM OCR: WOVINPOL (Bit 30)                           */
#define MPWM_OCR_WOVINPOL_Msk             (0x40000000UL)            /*!< MPWM OCR: WOVINPOL (Bitfield-Mask: 0x01)              */
#define MPWM_OCR_WOVIND_Pos               (24UL)                    /*!< MPWM OCR: WOVIND (Bit 24)                             */
#define MPWM_OCR_WOVIND_Msk               (0x7000000UL)             /*!< MPWM OCR: WOVIND (Bitfield-Mask: 0x07)                */
#define MPWM_OCR_VOVINEN_Pos              (23UL)                    /*!< MPWM OCR: VOVINEN (Bit 23)                            */
#define MPWM_OCR_VOVINEN_Msk              (0x800000UL)              /*!< MPWM OCR: VOVINEN (Bitfield-Mask: 0x01)               */
#define MPWM_OCR_VOVINPOL_Pos             (22UL)                    /*!< MPWM OCR: VOVINPOL (Bit 22)                           */
#define MPWM_OCR_VOVINPOL_Msk             (0x400000UL)              /*!< MPWM OCR: VOVINPOL (Bitfield-Mask: 0x01)              */
#define MPWM_OCR_VOVIND_Pos               (16UL)                    /*!< MPWM OCR: VOVIND (Bit 16)                             */
#define MPWM_OCR_VOVIND_Msk               (0x70000UL)               /*!< MPWM OCR: VOVIND (Bitfield-Mask: 0x07)                */
#define MPWM_OCR_OVINEN_Pos               (15UL)                    /*!< MPWM OCR: OVINEN (Bit 15)                             */
#define MPWM_OCR_OVINEN_Msk               (0x8000UL)                /*!< MPWM OCR: OVINEN (Bitfield-Mask: 0x01)                */
#define MPWM_OCR_OVINPOL_Pos              (14UL)                    /*!< MPWM OCR: OVINPOL (Bit 14)                            */
#define MPWM_OCR_OVINPOL_Msk              (0x4000UL)                /*!< MPWM OCR: OVINPOL (Bitfield-Mask: 0x01)               */
#define MPWM_OCR_OVIND_Pos                (8UL)                     /*!< MPWM OCR: OVIND (Bit 8)                               */
#define MPWM_OCR_OVIND_Msk                (0x700UL)                 /*!< MPWM OCR: OVIND (Bitfield-Mask: 0x07)                 */
#define MPWM_OCR_OVINIE_Pos               (7UL)                     /*!< MPWM OCR: OVINIE (Bit 7)                              */
#define MPWM_OCR_OVINIE_Msk               (0x80UL)                  /*!< MPWM OCR: OVINIE (Bitfield-Mask: 0x01)                */
#define MPWM_OCR_WHOVINM_Pos              (5UL)                     /*!< MPWM OCR: WHOVINM (Bit 5)                             */
#define MPWM_OCR_WHOVINM_Msk              (0x20UL)                  /*!< MPWM OCR: WHOVINM (Bitfield-Mask: 0x01)               */
#define MPWM_OCR_VHOVINM_Pos              (4UL)                     /*!< MPWM OCR: VHOVINM (Bit 4)                             */
#define MPWM_OCR_VHOVINM_Msk              (0x10UL)                  /*!< MPWM OCR: VHOVINM (Bitfield-Mask: 0x01)               */
#define MPWM_OCR_UHOVINM_Pos              (3UL)                     /*!< MPWM OCR: UHOVINM (Bit 3)                             */
#define MPWM_OCR_UHOVINM_Msk              (0x8UL)                   /*!< MPWM OCR: UHOVINM (Bitfield-Mask: 0x01)               */
#define MPWM_OCR_WLOVINM_Pos              (2UL)                     /*!< MPWM OCR: WLOVINM (Bit 2)                             */
#define MPWM_OCR_WLOVINM_Msk              (0x4UL)                   /*!< MPWM OCR: WLOVINM (Bitfield-Mask: 0x01)               */
#define MPWM_OCR_VLOVINM_Pos              (1UL)                     /*!< MPWM OCR: VLOVINM (Bit 1)                             */
#define MPWM_OCR_VLOVINM_Msk              (0x2UL)                   /*!< MPWM OCR: VLOVINM (Bitfield-Mask: 0x01)               */
#define MPWM_OCR_ULOVINM_Pos              (0UL)                     /*!< MPWM OCR: ULOVINM (Bit 0)                             */
#define MPWM_OCR_ULOVINM_Msk              (0x1UL)                   /*!< MPWM OCR: ULOVINM (Bitfield-Mask: 0x01)               */
/* ==========================================================  OSR  ========================================================== */
#define MPWM_OSR_OVINKEY_Pos              (8UL)                     /*!< MPWM OSR: OVINKEY (Bit 8)                             */
#define MPWM_OSR_OVINKEY_Msk              (0xff00UL)                /*!< MPWM OSR: OVINKEY (Bitfield-Mask: 0xff)               */
#define MPWM_OSR_OVINIF_Pos               (7UL)                     /*!< MPWM OSR: OVINIF (Bit 7)                              */
#define MPWM_OSR_OVINIF_Msk               (0x80UL)                  /*!< MPWM OSR: OVINIF (Bitfield-Mask: 0x01)                */
#define MPWM_OSR_WHOVIN_Pos               (5UL)                     /*!< MPWM OSR: WHOVIN (Bit 5)                              */
#define MPWM_OSR_WHOVIN_Msk               (0x20UL)                  /*!< MPWM OSR: WHOVIN (Bitfield-Mask: 0x01)                */
#define MPWM_OSR_VHOVIN_Pos               (4UL)                     /*!< MPWM OSR: VHOVIN (Bit 4)                              */
#define MPWM_OSR_VHOVIN_Msk               (0x10UL)                  /*!< MPWM OSR: VHOVIN (Bitfield-Mask: 0x01)                */
#define MPWM_OSR_UHOVIN_Pos               (3UL)                     /*!< MPWM OSR: UHOVIN (Bit 3)                              */
#define MPWM_OSR_UHOVIN_Msk               (0x8UL)                   /*!< MPWM OSR: UHOVIN (Bitfield-Mask: 0x01)                */
#define MPWM_OSR_WLOVIN_Pos               (2UL)                     /*!< MPWM OSR: WLOVIN (Bit 2)                              */
#define MPWM_OSR_WLOVIN_Msk               (0x4UL)                   /*!< MPWM OSR: WLOVIN (Bitfield-Mask: 0x01)                */
#define MPWM_OSR_VLOVIN_Pos               (1UL)                     /*!< MPWM OSR: VLOVIN (Bit 1)                              */
#define MPWM_OSR_VLOVIN_Msk               (0x2UL)                   /*!< MPWM OSR: VLOVIN (Bitfield-Mask: 0x01)                */
#define MPWM_OSR_ULOVIN_Pos               (0UL)                     /*!< MPWM OSR: ULOVIN (Bit 0)                              */
#define MPWM_OSR_ULOVIN_Msk               (0x1UL)                   /*!< MPWM OSR: ULOVIN (Bitfield-Mask: 0x01)                */
/* =========================================================  ATR1  ========================================================== */
#define MPWM_ATR1_ATSRC_Pos               (22UL)                    /*!< MPWM ATR1: ATSRC (Bit 22)                             */
#define MPWM_ATR1_ATSRC_Msk               (0xc00000UL)              /*!< MPWM ATR1: ATSRC (Bitfield-Mask: 0x03)                */
#define MPWM_ATR1_ATUDT_Pos               (19UL)                    /*!< MPWM ATR1: ATUDT (Bit 19)                             */
#define MPWM_ATR1_ATUDT_Msk               (0x80000UL)               /*!< MPWM ATR1: ATUDT (Bitfield-Mask: 0x01)                */
#define MPWM_ATR1_ATMOD_Pos               (16UL)                    /*!< MPWM ATR1: ATMOD (Bit 16)                             */
#define MPWM_ATR1_ATMOD_Msk               (0x30000UL)               /*!< MPWM ATR1: ATMOD (Bitfield-Mask: 0x03)                */
#define MPWM_ATR1_ATCNT_Pos               (0UL)                     /*!< MPWM ATR1: ATCNT (Bit 0)                              */
#define MPWM_ATR1_ATCNT_Msk               (0xffffUL)                /*!< MPWM ATR1: ATCNT (Bitfield-Mask: 0xffff)              */
/* =========================================================  ATR2  ========================================================== */
#define MPWM_ATR2_ATSRC_Pos               (22UL)                    /*!< MPWM ATR2: ATSRC (Bit 22)                             */
#define MPWM_ATR2_ATSRC_Msk               (0xc00000UL)              /*!< MPWM ATR2: ATSRC (Bitfield-Mask: 0x03)                */
#define MPWM_ATR2_ATUDT_Pos               (19UL)                    /*!< MPWM ATR2: ATUDT (Bit 19)                             */
#define MPWM_ATR2_ATUDT_Msk               (0x80000UL)               /*!< MPWM ATR2: ATUDT (Bitfield-Mask: 0x01)                */
#define MPWM_ATR2_ATMOD_Pos               (16UL)                    /*!< MPWM ATR2: ATMOD (Bit 16)                             */
#define MPWM_ATR2_ATMOD_Msk               (0x30000UL)               /*!< MPWM ATR2: ATMOD (Bitfield-Mask: 0x03)                */
#define MPWM_ATR2_ATCNT_Pos               (0UL)                     /*!< MPWM ATR2: ATCNT (Bit 0)                              */
#define MPWM_ATR2_ATCNT_Msk               (0xffffUL)                /*!< MPWM ATR2: ATCNT (Bitfield-Mask: 0xffff)              */
/* =========================================================  ATR3  ========================================================== */
#define MPWM_ATR3_ATSRC_Pos               (22UL)                    /*!< MPWM ATR3: ATSRC (Bit 22)                             */
#define MPWM_ATR3_ATSRC_Msk               (0xc00000UL)              /*!< MPWM ATR3: ATSRC (Bitfield-Mask: 0x03)                */
#define MPWM_ATR3_ATUDT_Pos               (19UL)                    /*!< MPWM ATR3: ATUDT (Bit 19)                             */
#define MPWM_ATR3_ATUDT_Msk               (0x80000UL)               /*!< MPWM ATR3: ATUDT (Bitfield-Mask: 0x01)                */
#define MPWM_ATR3_ATMOD_Pos               (16UL)                    /*!< MPWM ATR3: ATMOD (Bit 16)                             */
#define MPWM_ATR3_ATMOD_Msk               (0x30000UL)               /*!< MPWM ATR3: ATMOD (Bitfield-Mask: 0x03)                */
#define MPWM_ATR3_ATCNT_Pos               (0UL)                     /*!< MPWM ATR3: ATCNT (Bit 0)                              */
#define MPWM_ATR3_ATCNT_Msk               (0xffffUL)                /*!< MPWM ATR3: ATCNT (Bitfield-Mask: 0xffff)              */
/* =========================================================  ATR4  ========================================================== */
#define MPWM_ATR4_ATSRC_Pos               (22UL)                    /*!< MPWM ATR4: ATSRC (Bit 22)                             */
#define MPWM_ATR4_ATSRC_Msk               (0xc00000UL)              /*!< MPWM ATR4: ATSRC (Bitfield-Mask: 0x03)                */
#define MPWM_ATR4_ATUDT_Pos               (19UL)                    /*!< MPWM ATR4: ATUDT (Bit 19)                             */
#define MPWM_ATR4_ATUDT_Msk               (0x80000UL)               /*!< MPWM ATR4: ATUDT (Bitfield-Mask: 0x01)                */
#define MPWM_ATR4_ATMOD_Pos               (16UL)                    /*!< MPWM ATR4: ATMOD (Bit 16)                             */
#define MPWM_ATR4_ATMOD_Msk               (0x30000UL)               /*!< MPWM ATR4: ATMOD (Bitfield-Mask: 0x03)                */
#define MPWM_ATR4_ATCNT_Pos               (0UL)                     /*!< MPWM ATR4: ATCNT (Bit 0)                              */
#define MPWM_ATR4_ATCNT_Msk               (0xffffUL)                /*!< MPWM ATR4: ATCNT (Bitfield-Mask: 0xffff)              */
/* =========================================================  ATR5  ========================================================== */
#define MPWM_ATR5_ATSRC_Pos               (22UL)                    /*!< MPWM ATR5: ATSRC (Bit 22)                             */
#define MPWM_ATR5_ATSRC_Msk               (0xc00000UL)              /*!< MPWM ATR5: ATSRC (Bitfield-Mask: 0x03)                */
#define MPWM_ATR5_ATUDT_Pos               (19UL)                    /*!< MPWM ATR5: ATUDT (Bit 19)                             */
#define MPWM_ATR5_ATUDT_Msk               (0x80000UL)               /*!< MPWM ATR5: ATUDT (Bitfield-Mask: 0x01)                */
#define MPWM_ATR5_ATMOD_Pos               (16UL)                    /*!< MPWM ATR5: ATMOD (Bit 16)                             */
#define MPWM_ATR5_ATMOD_Msk               (0x30000UL)               /*!< MPWM ATR5: ATMOD (Bitfield-Mask: 0x03)                */
#define MPWM_ATR5_ATCNT_Pos               (0UL)                     /*!< MPWM ATR5: ATCNT (Bit 0)                              */
#define MPWM_ATR5_ATCNT_Msk               (0xffffUL)                /*!< MPWM ATR5: ATCNT (Bitfield-Mask: 0xffff)              */
/* =========================================================  ATR6  ========================================================== */
#define MPWM_ATR6_ATSRC_Pos               (22UL)                    /*!< MPWM ATR6: ATSRC (Bit 22)                             */
#define MPWM_ATR6_ATSRC_Msk               (0xc00000UL)              /*!< MPWM ATR6: ATSRC (Bitfield-Mask: 0x03)                */
#define MPWM_ATR6_ATUDT_Pos               (19UL)                    /*!< MPWM ATR6: ATUDT (Bit 19)                             */
#define MPWM_ATR6_ATUDT_Msk               (0x80000UL)               /*!< MPWM ATR6: ATUDT (Bitfield-Mask: 0x01)                */
#define MPWM_ATR6_ATMOD_Pos               (16UL)                    /*!< MPWM ATR6: ATMOD (Bit 16)                             */
#define MPWM_ATR6_ATMOD_Msk               (0x30000UL)               /*!< MPWM ATR6: ATMOD (Bitfield-Mask: 0x03)                */
#define MPWM_ATR6_ATCNT_Pos               (0UL)                     /*!< MPWM ATR6: ATCNT (Bit 0)                              */
#define MPWM_ATR6_ATCNT_Msk               (0xffffUL)                /*!< MPWM ATR6: ATCNT (Bitfield-Mask: 0xffff)              */
/* ==========================================================  CR3  ========================================================== */
#define MPWM_CR3_WIRQN_Pos                (20UL)                    /*!< MPWM CR3: WIRQN (Bit 20)                              */
#define MPWM_CR3_WIRQN_Msk                (0x700000UL)              /*!< MPWM CR3: WIRQN (Bitfield-Mask: 0x07)                 */
#define MPWM_CR3_WHALT_Pos                (19UL)                    /*!< MPWM CR3: WHALT (Bit 19)                              */
#define MPWM_CR3_WHALT_Msk                (0x80000UL)               /*!< MPWM CR3: WHALT (Bitfield-Mask: 0x01)                 */
#define MPWM_CR3_WSTART_Pos               (17UL)                    /*!< MPWM CR3: WSTART (Bit 17)                             */
#define MPWM_CR3_WSTART_Msk               (0x20000UL)               /*!< MPWM CR3: WSTART (Bitfield-Mask: 0x01)                */
#define MPWM_CR3_WEN_Pos                  (16UL)                    /*!< MPWM CR3: WEN (Bit 16)                                */
#define MPWM_CR3_WEN_Msk                  (0x10000UL)               /*!< MPWM CR3: WEN (Bitfield-Mask: 0x01)                   */
#define MPWM_CR3_VIRQN_Pos                (12UL)                    /*!< MPWM CR3: VIRQN (Bit 12)                              */
#define MPWM_CR3_VIRQN_Msk                (0x7000UL)                /*!< MPWM CR3: VIRQN (Bitfield-Mask: 0x07)                 */
#define MPWM_CR3_VHALT_Pos                (11UL)                    /*!< MPWM CR3: VHALT (Bit 11)                              */
#define MPWM_CR3_VHALT_Msk                (0x800UL)                 /*!< MPWM CR3: VHALT (Bitfield-Mask: 0x01)                 */
#define MPWM_CR3_VSTART_Pos               (9UL)                     /*!< MPWM CR3: VSTART (Bit 9)                              */
#define MPWM_CR3_VSTART_Msk               (0x200UL)                 /*!< MPWM CR3: VSTART (Bitfield-Mask: 0x01)                */
#define MPWM_CR3_VEN_Pos                  (8UL)                     /*!< MPWM CR3: VEN (Bit 8)                                 */
#define MPWM_CR3_VEN_Msk                  (0x100UL)                 /*!< MPWM CR3: VEN (Bitfield-Mask: 0x01)                   */
#define MPWM_CR3_UIRQN_Pos                (4UL)                     /*!< MPWM CR3: UIRQN (Bit 4)                               */
#define MPWM_CR3_UIRQN_Msk                (0x70UL)                  /*!< MPWM CR3: UIRQN (Bitfield-Mask: 0x07)                 */
#define MPWM_CR3_UHALT_Pos                (3UL)                     /*!< MPWM CR3: UHALT (Bit 3)                               */
#define MPWM_CR3_UHALT_Msk                (0x8UL)                   /*!< MPWM CR3: UHALT (Bitfield-Mask: 0x01)                 */
#define MPWM_CR3_USTART_Pos               (1UL)                     /*!< MPWM CR3: USTART (Bit 1)                              */
#define MPWM_CR3_USTART_Msk               (0x2UL)                   /*!< MPWM CR3: USTART (Bitfield-Mask: 0x01)                */
#define MPWM_CR3_UEN_Pos                  (0UL)                     /*!< MPWM CR3: UEN (Bit 0)                                 */
#define MPWM_CR3_UEN_Msk                  (0x1UL)                   /*!< MPWM CR3: UEN (Bitfield-Mask: 0x01)                   */
/* ==========================================================  CR4  ========================================================== */
#define MPWM_CR4_WCONTI_Pos               (19UL)                    /*!< MPWM CR4: WCONTI (Bit 19)                             */
#define MPWM_CR4_WCONTI_Msk               (0x80000UL)               /*!< MPWM CR4: WCONTI (Bitfield-Mask: 0x01)                */
#define MPWM_CR4_WSTOP_Pos                (17UL)                    /*!< MPWM CR4: WSTOP (Bit 17)                              */
#define MPWM_CR4_WSTOP_Msk                (0x20000UL)               /*!< MPWM CR4: WSTOP (Bitfield-Mask: 0x01)                 */
#define MPWM_CR4_WDIS_Pos                 (16UL)                    /*!< MPWM CR4: WDIS (Bit 16)                               */
#define MPWM_CR4_WDIS_Msk                 (0x10000UL)               /*!< MPWM CR4: WDIS (Bitfield-Mask: 0x01)                  */
#define MPWM_CR4_VCONTI_Pos               (11UL)                    /*!< MPWM CR4: VCONTI (Bit 11)                             */
#define MPWM_CR4_VCONTI_Msk               (0x800UL)                 /*!< MPWM CR4: VCONTI (Bitfield-Mask: 0x01)                */
#define MPWM_CR4_VSTOP_Pos                (9UL)                     /*!< MPWM CR4: VSTOP (Bit 9)                               */
#define MPWM_CR4_VSTOP_Msk                (0x200UL)                 /*!< MPWM CR4: VSTOP (Bitfield-Mask: 0x01)                 */
#define MPWM_CR4_VDIS_Pos                 (8UL)                     /*!< MPWM CR4: VDIS (Bit 8)                                */
#define MPWM_CR4_VDIS_Msk                 (0x100UL)                 /*!< MPWM CR4: VDIS (Bitfield-Mask: 0x01)                  */
#define MPWM_CR4_UCONTI_Pos               (3UL)                     /*!< MPWM CR4: UCONTI (Bit 3)                              */
#define MPWM_CR4_UCONTI_Msk               (0x8UL)                   /*!< MPWM CR4: UCONTI (Bitfield-Mask: 0x01)                */
#define MPWM_CR4_USTOP_Pos                (1UL)                     /*!< MPWM CR4: USTOP (Bit 1)                               */
#define MPWM_CR4_USTOP_Msk                (0x2UL)                   /*!< MPWM CR4: USTOP (Bitfield-Mask: 0x01)                 */
#define MPWM_CR4_UDIS_Pos                 (0UL)                     /*!< MPWM CR4: UDIS (Bit 0)                                */
#define MPWM_CR4_UDIS_Msk                 (0x1UL)                   /*!< MPWM CR4: UDIS (Bitfield-Mask: 0x01)                  */
/* =========================================================  PRDU  ========================================================== */
#define MPWM_PRDU_PERIOD_U_Pos            (0UL)                     /*!< MPWM PRDU: PERIOD_U (Bit 0)                           */
#define MPWM_PRDU_PERIOD_U_Msk            (0xffffUL)                /*!< MPWM PRDU: PERIOD_U (Bitfield-Mask: 0xffff)           */
/* =========================================================  PRDV  ========================================================== */
#define MPWM_PRDV_PERIOD_V_Pos            (0UL)                     /*!< MPWM PRDV: PERIOD_V (Bit 0)                           */
#define MPWM_PRDV_PERIOD_V_Msk            (0xffffUL)                /*!< MPWM PRDV: PERIOD_V (Bitfield-Mask: 0xffff)           */
/* =========================================================  PRDW  ========================================================== */
#define MPWM_PRDW_PERIOD_W_Pos            (0UL)                     /*!< MPWM PRDW: PERIOD_W (Bit 0)                           */
#define MPWM_PRDW_PERIOD_W_Msk            (0xffffUL)                /*!< MPWM PRDW: PERIOD_W (Bitfield-Mask: 0xffff)           */
/* =========================================================  CNTU  ========================================================== */
#define MPWM_CNTU_CNT_U_Pos               (0UL)                     /*!< MPWM CNTU: CNT_U (Bit 0)                              */
#define MPWM_CNTU_CNT_U_Msk               (0xffffUL)                /*!< MPWM CNTU: CNT_U (Bitfield-Mask: 0xffff)              */
/* =========================================================  CNTV  ========================================================== */
#define MPWM_CNTV_CNT_V_Pos               (0UL)                     /*!< MPWM CNTV: CNT_V (Bit 0)                              */
#define MPWM_CNTV_CNT_V_Msk               (0xffffUL)                /*!< MPWM CNTV: CNT_V (Bitfield-Mask: 0xffff)              */
/* =========================================================  CNTW  ========================================================== */
#define MPWM_CNTW_CNT_W_Pos               (0UL)                     /*!< MPWM CNTW: CNT_W (Bit 0)                              */
#define MPWM_CNTW_CNT_W_Msk               (0xffffUL)                /*!< MPWM CNTW: CNT_W (Bitfield-Mask: 0xffff)              */
/* =========================================================  DTRU  ========================================================== */
#define MPWM_DTRU_DTMDSEL_Pos             (31UL)                    /*!< MPWM DTRU: DTMDSEL (Bit 31)                           */
#define MPWM_DTRU_DTMDSEL_Msk             (0x80000000UL)            /*!< MPWM DTRU: DTMDSEL (Bitfield-Mask: 0x01)              */
#define MPWM_DTRU_UDTEN_Pos               (23UL)                    /*!< MPWM DTRU: UDTEN (Bit 23)                             */
#define MPWM_DTRU_UDTEN_Msk               (0x800000UL)              /*!< MPWM DTRU: UDTEN (Bitfield-Mask: 0x01)                */
#define MPWM_DTRU_UPSHRT_Pos              (22UL)                    /*!< MPWM DTRU: UPSHRT (Bit 22)                            */
#define MPWM_DTRU_UPSHRT_Msk              (0x400000UL)              /*!< MPWM DTRU: UPSHRT (Bitfield-Mask: 0x01)               */
#define MPWM_DTRU_UDTCLK_Pos              (16UL)                    /*!< MPWM DTRU: UDTCLK (Bit 16)                            */
#define MPWM_DTRU_UDTCLK_Msk              (0x30000UL)               /*!< MPWM DTRU: UDTCLK (Bitfield-Mask: 0x03)               */
#define MPWM_DTRU_UDT_Pos                 (0UL)                     /*!< MPWM DTRU: UDT (Bit 0)                                */
#define MPWM_DTRU_UDT_Msk                 (0xffUL)                  /*!< MPWM DTRU: UDT (Bitfield-Mask: 0xff)                  */
/* =========================================================  DTRV  ========================================================== */
#define MPWM_DTRV_DTMDSEL_Pos             (31UL)                    /*!< MPWM DTRV: DTMDSEL (Bit 31)                           */
#define MPWM_DTRV_DTMDSEL_Msk             (0x80000000UL)            /*!< MPWM DTRV: DTMDSEL (Bitfield-Mask: 0x01)              */
#define MPWM_DTRV_VDTEN_Pos               (23UL)                    /*!< MPWM DTRV: VDTEN (Bit 23)                             */
#define MPWM_DTRV_VDTEN_Msk               (0x800000UL)              /*!< MPWM DTRV: VDTEN (Bitfield-Mask: 0x01)                */
#define MPWM_DTRV_VPSHRT_Pos              (22UL)                    /*!< MPWM DTRV: VPSHRT (Bit 22)                            */
#define MPWM_DTRV_VPSHRT_Msk              (0x400000UL)              /*!< MPWM DTRV: VPSHRT (Bitfield-Mask: 0x01)               */
#define MPWM_DTRV_VDTCLK_Pos              (16UL)                    /*!< MPWM DTRV: VDTCLK (Bit 16)                            */
#define MPWM_DTRV_VDTCLK_Msk              (0x30000UL)               /*!< MPWM DTRV: VDTCLK (Bitfield-Mask: 0x03)               */
#define MPWM_DTRV_VDT_Pos                 (0UL)                     /*!< MPWM DTRV: VDT (Bit 0)                                */
#define MPWM_DTRV_VDT_Msk                 (0xffUL)                  /*!< MPWM DTRV: VDT (Bitfield-Mask: 0xff)                  */
/* =========================================================  DTRW  ========================================================== */
#define MPWM_DTRW_DTMDSEL_Pos             (31UL)                    /*!< MPWM DTRW: DTMDSEL (Bit 31)                           */
#define MPWM_DTRW_DTMDSEL_Msk             (0x80000000UL)            /*!< MPWM DTRW: DTMDSEL (Bitfield-Mask: 0x01)              */
#define MPWM_DTRW_WDTEN_Pos               (23UL)                    /*!< MPWM DTRW: WDTEN (Bit 23)                             */
#define MPWM_DTRW_WDTEN_Msk               (0x800000UL)              /*!< MPWM DTRW: WDTEN (Bitfield-Mask: 0x01)                */
#define MPWM_DTRW_WPSHRT_Pos              (22UL)                    /*!< MPWM DTRW: WPSHRT (Bit 22)                            */
#define MPWM_DTRW_WPSHRT_Msk              (0x400000UL)              /*!< MPWM DTRW: WPSHRT (Bitfield-Mask: 0x01)               */
#define MPWM_DTRW_WDTCLK_Pos              (16UL)                    /*!< MPWM DTRW: WDTCLK (Bit 16)                            */
#define MPWM_DTRW_WDTCLK_Msk              (0x30000UL)               /*!< MPWM DTRW: WDTCLK (Bitfield-Mask: 0x03)               */
#define MPWM_DTRW_WDT_Pos                 (0UL)                     /*!< MPWM DTRW: WDT (Bit 0)                                */
#define MPWM_DTRW_WDT_Msk                 (0xffUL)                  /*!< MPWM DTRW: WDT (Bitfield-Mask: 0xff)                  */
/* ========================================================  CAPCNTU  ======================================================== */
#define MPWM_CAPCNTU_CNTCLEAR_Pos         (31UL)                    /*!< MPWM CAPCNTU: CNTCLEAR (Bit 31)                       */
#define MPWM_CAPCNTU_CNTCLEAR_Msk         (0x80000000UL)            /*!< MPWM CAPCNTU: CNTCLEAR (Bitfield-Mask: 0x01)          */
#define MPWM_CAPCNTU_CAPEN_Pos            (27UL)                    /*!< MPWM CAPCNTU: CAPEN (Bit 27)                          */
#define MPWM_CAPCNTU_CAPEN_Msk            (0x8000000UL)             /*!< MPWM CAPCNTU: CAPEN (Bitfield-Mask: 0x01)             */
#define MPWM_CAPCNTU_CAPCNTx_Pos          (0UL)                     /*!< MPWM CAPCNTU: CAPCNTx (Bit 0)                         */
#define MPWM_CAPCNTU_CAPCNTx_Msk          (0x1ffffUL)               /*!< MPWM CAPCNTU: CAPCNTx (Bitfield-Mask: 0x1ffff)        */
/* ========================================================  CAPCNTV  ======================================================== */
#define MPWM_CAPCNTV_CNTCLEAR_Pos         (31UL)                    /*!< MPWM CAPCNTV: CNTCLEAR (Bit 31)                       */
#define MPWM_CAPCNTV_CNTCLEAR_Msk         (0x80000000UL)            /*!< MPWM CAPCNTV: CNTCLEAR (Bitfield-Mask: 0x01)          */
#define MPWM_CAPCNTV_CAPEN_Pos            (27UL)                    /*!< MPWM CAPCNTV: CAPEN (Bit 27)                          */
#define MPWM_CAPCNTV_CAPEN_Msk            (0x8000000UL)             /*!< MPWM CAPCNTV: CAPEN (Bitfield-Mask: 0x01)             */
#define MPWM_CAPCNTV_CAPCNTx_Pos          (0UL)                     /*!< MPWM CAPCNTV: CAPCNTx (Bit 0)                         */
#define MPWM_CAPCNTV_CAPCNTx_Msk          (0x1ffffUL)               /*!< MPWM CAPCNTV: CAPCNTx (Bitfield-Mask: 0x1ffff)        */
/* ========================================================  CAPCNTW  ======================================================== */
#define MPWM_CAPCNTW_CNTCLEAR_Pos         (31UL)                    /*!< MPWM CAPCNTW: CNTCLEAR (Bit 31)                       */
#define MPWM_CAPCNTW_CNTCLEAR_Msk         (0x80000000UL)            /*!< MPWM CAPCNTW: CNTCLEAR (Bitfield-Mask: 0x01)          */
#define MPWM_CAPCNTW_CAPEN_Pos            (27UL)                    /*!< MPWM CAPCNTW: CAPEN (Bit 27)                          */
#define MPWM_CAPCNTW_CAPEN_Msk            (0x8000000UL)             /*!< MPWM CAPCNTW: CAPEN (Bitfield-Mask: 0x01)             */
#define MPWM_CAPCNTW_CAPCNTx_Pos          (0UL)                     /*!< MPWM CAPCNTW: CAPCNTx (Bit 0)                         */
#define MPWM_CAPCNTW_CAPCNTx_Msk          (0x1ffffUL)               /*!< MPWM CAPCNTW: CAPCNTx (Bitfield-Mask: 0x1ffff)        */
/* =========================================================  RCAPU  ========================================================= */
#define MPWM_RCAPU_RCAPFLAG_Pos           (31UL)                    /*!< MPWM RCAPU: RCAPFLAG (Bit 31)                         */
#define MPWM_RCAPU_RCAPFLAG_Msk           (0x80000000UL)            /*!< MPWM RCAPU: RCAPFLAG (Bitfield-Mask: 0x01)            */
#define MPWM_RCAPU_RCAPx_Pos              (0UL)                     /*!< MPWM RCAPU: RCAPx (Bit 0)                             */
#define MPWM_RCAPU_RCAPx_Msk              (0x1ffffUL)               /*!< MPWM RCAPU: RCAPx (Bitfield-Mask: 0x1ffff)            */
/* =========================================================  RCAPV  ========================================================= */
#define MPWM_RCAPV_RCAPFLAG_Pos           (31UL)                    /*!< MPWM RCAPV: RCAPFLAG (Bit 31)                         */
#define MPWM_RCAPV_RCAPFLAG_Msk           (0x80000000UL)            /*!< MPWM RCAPV: RCAPFLAG (Bitfield-Mask: 0x01)            */
#define MPWM_RCAPV_RCAPx_Pos              (0UL)                     /*!< MPWM RCAPV: RCAPx (Bit 0)                             */
#define MPWM_RCAPV_RCAPx_Msk              (0x1ffffUL)               /*!< MPWM RCAPV: RCAPx (Bitfield-Mask: 0x1ffff)            */
/* =========================================================  RCAPW  ========================================================= */
#define MPWM_RCAPW_RCAPFLAG_Pos           (31UL)                    /*!< MPWM RCAPW: RCAPFLAG (Bit 31)                         */
#define MPWM_RCAPW_RCAPFLAG_Msk           (0x80000000UL)            /*!< MPWM RCAPW: RCAPFLAG (Bitfield-Mask: 0x01)            */
#define MPWM_RCAPW_RCAPx_Pos              (0UL)                     /*!< MPWM RCAPW: RCAPx (Bit 0)                             */
#define MPWM_RCAPW_RCAPx_Msk              (0x1ffffUL)               /*!< MPWM RCAPW: RCAPx (Bitfield-Mask: 0x1ffff)            */
/* =========================================================  FCAPU  ========================================================= */
#define MPWM_FCAPU_FCAPFLAG_Pos           (31UL)                    /*!< MPWM FCAPU: FCAPFLAG (Bit 31)                         */
#define MPWM_FCAPU_FCAPFLAG_Msk           (0x80000000UL)            /*!< MPWM FCAPU: FCAPFLAG (Bitfield-Mask: 0x01)            */
#define MPWM_FCAPU_FCAPx_Pos              (0UL)                     /*!< MPWM FCAPU: FCAPx (Bit 0)                             */
#define MPWM_FCAPU_FCAPx_Msk              (0x1ffffUL)               /*!< MPWM FCAPU: FCAPx (Bitfield-Mask: 0x1ffff)            */
/* =========================================================  FCAPV  ========================================================= */
#define MPWM_FCAPV_FCAPFLAG_Pos           (31UL)                    /*!< MPWM FCAPV: FCAPFLAG (Bit 31)                         */
#define MPWM_FCAPV_FCAPFLAG_Msk           (0x80000000UL)            /*!< MPWM FCAPV: FCAPFLAG (Bitfield-Mask: 0x01)            */
#define MPWM_FCAPV_FCAPx_Pos              (0UL)                     /*!< MPWM FCAPV: FCAPx (Bit 0)                             */
#define MPWM_FCAPV_FCAPx_Msk              (0x1ffffUL)               /*!< MPWM FCAPV: FCAPx (Bitfield-Mask: 0x1ffff)            */
/* =========================================================  FCAPW  ========================================================= */
#define MPWM_FCAPW_FCAPFLAG_Pos           (31UL)                    /*!< MPWM FCAPW: FCAPFLAG (Bit 31)                         */
#define MPWM_FCAPW_FCAPFLAG_Msk           (0x80000000UL)            /*!< MPWM FCAPW: FCAPFLAG (Bitfield-Mask: 0x01)            */
#define MPWM_FCAPW_FCAPx_Pos              (0UL)                     /*!< MPWM FCAPW: FCAPx (Bit 0)                             */
#define MPWM_FCAPW_FCAPx_Msk              (0x1ffffUL)               /*!< MPWM FCAPW: FCAPx (Bitfield-Mask: 0x1ffff)            */
/* =========================================================  SCAPU  ========================================================= */
#define MPWM_SCAPU_SCAPFLAG_Pos           (31UL)                    /*!< MPWM SCAPU: SCAPFLAG (Bit 31)                         */
#define MPWM_SCAPU_SCAPFLAG_Msk           (0x80000000UL)            /*!< MPWM SCAPU: SCAPFLAG (Bitfield-Mask: 0x01)            */
#define MPWM_SCAPU_EDGESEL_Pos            (28UL)                    /*!< MPWM SCAPU: EDGESEL (Bit 28)                          */
#define MPWM_SCAPU_EDGESEL_Msk            (0x10000000UL)            /*!< MPWM SCAPU: EDGESEL (Bitfield-Mask: 0x01)             */
#define MPWM_SCAPU_SCAPx_Pos              (0UL)                     /*!< MPWM SCAPU: SCAPx (Bit 0)                             */
#define MPWM_SCAPU_SCAPx_Msk              (0x1ffffUL)               /*!< MPWM SCAPU: SCAPx (Bitfield-Mask: 0x1ffff)            */
/* =========================================================  SCAPV  ========================================================= */
#define MPWM_SCAPV_SCAPFLAG_Pos           (31UL)                    /*!< MPWM SCAPV: SCAPFLAG (Bit 31)                         */
#define MPWM_SCAPV_SCAPFLAG_Msk           (0x80000000UL)            /*!< MPWM SCAPV: SCAPFLAG (Bitfield-Mask: 0x01)            */
#define MPWM_SCAPV_EDGESEL_Pos            (28UL)                    /*!< MPWM SCAPV: EDGESEL (Bit 28)                          */
#define MPWM_SCAPV_EDGESEL_Msk            (0x10000000UL)            /*!< MPWM SCAPV: EDGESEL (Bitfield-Mask: 0x01)             */
#define MPWM_SCAPV_SCAPx_Pos              (0UL)                     /*!< MPWM SCAPV: SCAPx (Bit 0)                             */
#define MPWM_SCAPV_SCAPx_Msk              (0x1ffffUL)               /*!< MPWM SCAPV: SCAPx (Bitfield-Mask: 0x1ffff)            */
/* =========================================================  SCAPW  ========================================================= */
#define MPWM_SCAPW_SCAPFLAG_Pos           (31UL)                    /*!< MPWM SCAPW: SCAPFLAG (Bit 31)                         */
#define MPWM_SCAPW_SCAPFLAG_Msk           (0x80000000UL)            /*!< MPWM SCAPW: SCAPFLAG (Bitfield-Mask: 0x01)            */
#define MPWM_SCAPW_EDGESEL_Pos            (28UL)                    /*!< MPWM SCAPW: EDGESEL (Bit 28)                          */
#define MPWM_SCAPW_EDGESEL_Msk            (0x10000000UL)            /*!< MPWM SCAPW: EDGESEL (Bitfield-Mask: 0x01)             */
#define MPWM_SCAPW_SCAPx_Pos              (0UL)                     /*!< MPWM SCAPW: SCAPx (Bit 0)                             */
#define MPWM_SCAPW_SCAPx_Msk              (0x1ffffUL)               /*!< MPWM SCAPW: SCAPx (Bitfield-Mask: 0x1ffff)            */


/* =========================================================================================================================== */
/* ================                                            QEI                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  MR  =========================================================== */
#define QEI_MR_INXGATE_Pos                (8UL)                     /*!< QEI MR: INXGATE (Bit 8)                               */
#define QEI_MR_INXGATE_Msk                (0xf00UL)                 /*!< QEI MR: INXGATE (Bitfield-Mask: 0x0f)                 */
#define QEI_MR_QDVEL_Pos                  (7UL)                     /*!< QEI MR: QDVEL (Bit 7)                                 */
#define QEI_MR_QDVEL_Msk                  (0x80UL)                  /*!< QEI MR: QDVEL (Bitfield-Mask: 0x01)                   */
#define QEI_MR_DIRI_Pos                   (6UL)                     /*!< QEI MR: DIRI (Bit 6)                                  */
#define QEI_MR_DIRI_Msk                   (0x40UL)                  /*!< QEI MR: DIRI (Bitfield-Mask: 0x01)                    */
#define QEI_MR_DIRPC_Pos                  (5UL)                     /*!< QEI MR: DIRPC (Bit 5)                                 */
#define QEI_MR_DIRPC_Msk                  (0x20UL)                  /*!< QEI MR: DIRPC (Bitfield-Mask: 0x01)                   */
#define QEI_MR_QDRST_Pos                  (4UL)                     /*!< QEI MR: QDRST (Bit 4)                                 */
#define QEI_MR_QDRST_Msk                  (0x10UL)                  /*!< QEI MR: QDRST (Bitfield-Mask: 0x01)                   */
#define QEI_MR_QDCAP_Pos                  (3UL)                     /*!< QEI MR: QDCAP (Bit 3)                                 */
#define QEI_MR_QDCAP_Msk                  (0x8UL)                   /*!< QEI MR: QDCAP (Bitfield-Mask: 0x01)                   */
#define QEI_MR_QDSIG_Pos                  (2UL)                     /*!< QEI MR: QDSIG (Bit 2)                                 */
#define QEI_MR_QDSIG_Msk                  (0x4UL)                   /*!< QEI MR: QDSIG (Bitfield-Mask: 0x01)                   */
#define QEI_MR_QDSWAP_Pos                 (1UL)                     /*!< QEI MR: QDSWAP (Bit 1)                                */
#define QEI_MR_QDSWAP_Msk                 (0x2UL)                   /*!< QEI MR: QDSWAP (Bitfield-Mask: 0x01)                  */
#define QEI_MR_QDMOD_Pos                  (0UL)                     /*!< QEI MR: QDMOD (Bit 0)                                 */
#define QEI_MR_QDMOD_Msk                  (0x1UL)                   /*!< QEI MR: QDMOD (Bitfield-Mask: 0x01)                   */
/* ==========================================================  CON  ========================================================== */
#define QEI_CON_INVI_Pos                  (8UL)                     /*!< QEI CON: INVI (Bit 8)                                 */
#define QEI_CON_INVI_Msk                  (0x100UL)                 /*!< QEI CON: INVI (Bitfield-Mask: 0x01)                   */
#define QEI_CON_RESV_Pos                  (2UL)                     /*!< QEI CON: RESV (Bit 2)                                 */
#define QEI_CON_RESV_Msk                  (0x4UL)                   /*!< QEI CON: RESV (Bitfield-Mask: 0x01)                   */
#define QEI_CON_RESI_Pos                  (1UL)                     /*!< QEI CON: RESI (Bit 1)                                 */
#define QEI_CON_RESI_Msk                  (0x2UL)                   /*!< QEI CON: RESI (Bitfield-Mask: 0x01)                   */
#define QEI_CON_RESP_Pos                  (0UL)                     /*!< QEI CON: RESP (Bit 0)                                 */
#define QEI_CON_RESP_Msk                  (0x1UL)                   /*!< QEI CON: RESP (Bitfield-Mask: 0x01)                   */
/* ==========================================================  SR  =========================================================== */
#define QEI_SR_Direction_Pos              (1UL)                     /*!< QEI SR: Direction (Bit 1)                             */
#define QEI_SR_Direction_Msk              (0x2UL)                   /*!< QEI SR: Direction (Bitfield-Mask: 0x01)               */
#define QEI_SR_Error_Pos                  (0UL)                     /*!< QEI SR: Error (Bit 0)                                 */
#define QEI_SR_Error_Msk                  (0x1UL)                   /*!< QEI SR: Error (Bitfield-Mask: 0x01)                   */
/* ==========================================================  POS  ========================================================== */
#define QEI_POS_QEIPOS_Pos                (0UL)                     /*!< QEI POS: QEIPOS (Bit 0)                               */
#define QEI_POS_QEIPOS_Msk                (0xffffffffUL)            /*!< QEI POS: QEIPOS (Bitfield-Mask: 0xffffffff)           */
/* ==========================================================  MAX  ========================================================== */
#define QEI_MAX_QEIMAX_Pos                (0UL)                     /*!< QEI MAX: QEIMAX (Bit 0)                               */
#define QEI_MAX_QEIMAX_Msk                (0xffffffffUL)            /*!< QEI MAX: QEIMAX (Bitfield-Mask: 0xffffffff)           */
/* =========================================================  CMP0  ========================================================== */
#define QEI_CMP0_QEICMP0_Pos              (0UL)                     /*!< QEI CMP0: QEICMP0 (Bit 0)                             */
#define QEI_CMP0_QEICMP0_Msk              (0xffffffffUL)            /*!< QEI CMP0: QEICMP0 (Bitfield-Mask: 0xffffffff)         */
/* =========================================================  CMP1  ========================================================== */
#define QEI_CMP1_QEICMP1_Pos              (0UL)                     /*!< QEI CMP1: QEICMP1 (Bit 0)                             */
#define QEI_CMP1_QEICMP1_Msk              (0xffffffffUL)            /*!< QEI CMP1: QEICMP1 (Bitfield-Mask: 0xffffffff)         */
/* =========================================================  CMP2  ========================================================== */
#define QEI_CMP2_QEICMP2_Pos              (0UL)                     /*!< QEI CMP2: QEICMP2 (Bit 0)                             */
#define QEI_CMP2_QEICMP2_Msk              (0xffffffffUL)            /*!< QEI CMP2: QEICMP2 (Bitfield-Mask: 0xffffffff)         */
/* ==========================================================  IDX  ========================================================== */
#define QEI_IDX_QEIIDX_Pos                (0UL)                     /*!< QEI IDX: QEIIDX (Bit 0)                               */
#define QEI_IDX_QEIIDX_Msk                (0xffffUL)                /*!< QEI IDX: QEIIDX (Bitfield-Mask: 0xffff)               */
/* =========================================================  CMPI  ========================================================== */
#define QEI_CMPI_QEICMPI_Pos              (0UL)                     /*!< QEI CMPI: QEICMPI (Bit 0)                             */
#define QEI_CMPI_QEICMPI_Msk              (0xffffUL)                /*!< QEI CMPI: QEICMPI (Bitfield-Mask: 0xffff)             */
/* ==========================================================  VLR  ========================================================== */
#define QEI_VLR_QEIVLR_Pos                (0UL)                     /*!< QEI VLR: QEIVLR (Bit 0)                               */
#define QEI_VLR_QEIVLR_Msk                (0xffffUL)                /*!< QEI VLR: QEIVLR (Bitfield-Mask: 0xffff)               */
/* ==========================================================  VLT  ========================================================== */
#define QEI_VLT_QEIVLT_Pos                (0UL)                     /*!< QEI VLT: QEIVLT (Bit 0)                               */
#define QEI_VLT_QEIVLT_Msk                (0xffffUL)                /*!< QEI VLT: QEIVLT (Bitfield-Mask: 0xffff)               */
/* ==========================================================  VLP  ========================================================== */
#define QEI_VLP_QEIVLP_Pos                (0UL)                     /*!< QEI VLP: QEIVLP (Bit 0)                               */
#define QEI_VLP_QEIVLP_Msk                (0xffffUL)                /*!< QEI VLP: QEIVLP (Bitfield-Mask: 0xffff)               */
/* ==========================================================  VLC  ========================================================== */
#define QEI_VLC_QEIVLC_Pos                (0UL)                     /*!< QEI VLC: QEIVLC (Bit 0)                               */
#define QEI_VLC_QEIVLC_Msk                (0xffffUL)                /*!< QEI VLC: QEIVLC (Bitfield-Mask: 0xffff)               */
/* =========================================================  VLCOM  ========================================================= */
#define QEI_VLCOM_QEIVLCOM_Pos            (0UL)                     /*!< QEI VLCOM: QEIVLCOM (Bit 0)                           */
#define QEI_VLCOM_QEIVLCOM_Msk            (0xffffUL)                /*!< QEI VLCOM: QEIVLCOM (Bitfield-Mask: 0xffff)           */
/* ==========================================================  IER  ========================================================== */
#define QEI_IER_VELCEN_Pos                (10UL)                    /*!< QEI IER: VELCEN (Bit 10)                              */
#define QEI_IER_VELCEN_Msk                (0x400UL)                 /*!< QEI IER: VELCEN (Bitfield-Mask: 0x01)                 */
#define QEI_IER_VELTEN_Pos                (9UL)                     /*!< QEI IER: VELTEN (Bit 9)                               */
#define QEI_IER_VELTEN_Msk                (0x200UL)                 /*!< QEI IER: VELTEN (Bitfield-Mask: 0x01)                 */
#define QEI_IER_IDXEN_Pos                 (8UL)                     /*!< QEI IER: IDXEN (Bit 8)                                */
#define QEI_IER_IDXEN_Msk                 (0x100UL)                 /*!< QEI IER: IDXEN (Bitfield-Mask: 0x01)                  */
#define QEI_IER_MAXEN_Pos                 (7UL)                     /*!< QEI IER: MAXEN (Bit 7)                                */
#define QEI_IER_MAXEN_Msk                 (0x80UL)                  /*!< QEI IER: MAXEN (Bitfield-Mask: 0x01)                  */
#define QEI_IER_POS2EN_Pos                (6UL)                     /*!< QEI IER: POS2EN (Bit 6)                               */
#define QEI_IER_POS2EN_Msk                (0x40UL)                  /*!< QEI IER: POS2EN (Bitfield-Mask: 0x01)                 */
#define QEI_IER_POS1EN_Pos                (5UL)                     /*!< QEI IER: POS1EN (Bit 5)                               */
#define QEI_IER_POS1EN_Msk                (0x20UL)                  /*!< QEI IER: POS1EN (Bitfield-Mask: 0x01)                 */
#define QEI_IER_POS0EN_Pos                (4UL)                     /*!< QEI IER: POS0EN (Bit 4)                               */
#define QEI_IER_POS0EN_Msk                (0x10UL)                  /*!< QEI IER: POS0EN (Bitfield-Mask: 0x01)                 */
#define QEI_IER_ENCLKEN_Pos               (3UL)                     /*!< QEI IER: ENCLKEN (Bit 3)                              */
#define QEI_IER_ENCLKEN_Msk               (0x8UL)                   /*!< QEI IER: ENCLKEN (Bitfield-Mask: 0x01)                */
#define QEI_IER_ERREN_Pos                 (2UL)                     /*!< QEI IER: ERREN (Bit 2)                                */
#define QEI_IER_ERREN_Msk                 (0x4UL)                   /*!< QEI IER: ERREN (Bitfield-Mask: 0x01)                  */
#define QEI_IER_DIREN_Pos                 (1UL)                     /*!< QEI IER: DIREN (Bit 1)                                */
#define QEI_IER_DIREN_Msk                 (0x2UL)                   /*!< QEI IER: DIREN (Bitfield-Mask: 0x01)                  */
#define QEI_IER_INXEN_Pos                 (0UL)                     /*!< QEI IER: INXEN (Bit 0)                                */
#define QEI_IER_INXEN_Msk                 (0x1UL)                   /*!< QEI IER: INXEN (Bitfield-Mask: 0x01)                  */
/* ==========================================================  ISR  ========================================================== */
#define QEI_ISR_VELC_Pos                  (10UL)                    /*!< QEI ISR: VELC (Bit 10)                                */
#define QEI_ISR_VELC_Msk                  (0x400UL)                 /*!< QEI ISR: VELC (Bitfield-Mask: 0x01)                   */
#define QEI_ISR_VELT_Pos                  (9UL)                     /*!< QEI ISR: VELT (Bit 9)                                 */
#define QEI_ISR_VELT_Msk                  (0x200UL)                 /*!< QEI ISR: VELT (Bitfield-Mask: 0x01)                   */
#define QEI_ISR_IDX_Pos                   (8UL)                     /*!< QEI ISR: IDX (Bit 8)                                  */
#define QEI_ISR_IDX_Msk                   (0x100UL)                 /*!< QEI ISR: IDX (Bitfield-Mask: 0x01)                    */
#define QEI_ISR_MAX_Pos                   (7UL)                     /*!< QEI ISR: MAX (Bit 7)                                  */
#define QEI_ISR_MAX_Msk                   (0x80UL)                  /*!< QEI ISR: MAX (Bitfield-Mask: 0x01)                    */
#define QEI_ISR_POS2_Pos                  (6UL)                     /*!< QEI ISR: POS2 (Bit 6)                                 */
#define QEI_ISR_POS2_Msk                  (0x40UL)                  /*!< QEI ISR: POS2 (Bitfield-Mask: 0x01)                   */
#define QEI_ISR_POS1_Pos                  (5UL)                     /*!< QEI ISR: POS1 (Bit 5)                                 */
#define QEI_ISR_POS1_Msk                  (0x20UL)                  /*!< QEI ISR: POS1 (Bitfield-Mask: 0x01)                   */
#define QEI_ISR_POS0_Pos                  (4UL)                     /*!< QEI ISR: POS0 (Bit 4)                                 */
#define QEI_ISR_POS0_Msk                  (0x10UL)                  /*!< QEI ISR: POS0 (Bitfield-Mask: 0x01)                   */
#define QEI_ISR_ENCLK_Pos                 (3UL)                     /*!< QEI ISR: ENCLK (Bit 3)                                */
#define QEI_ISR_ENCLK_Msk                 (0x8UL)                   /*!< QEI ISR: ENCLK (Bitfield-Mask: 0x01)                  */
#define QEI_ISR_ERR_Pos                   (2UL)                     /*!< QEI ISR: ERR (Bit 2)                                  */
#define QEI_ISR_ERR_Msk                   (0x4UL)                   /*!< QEI ISR: ERR (Bitfield-Mask: 0x01)                    */
#define QEI_ISR_DIR_Pos                   (1UL)                     /*!< QEI ISR: DIR (Bit 1)                                  */
#define QEI_ISR_DIR_Msk                   (0x2UL)                   /*!< QEI ISR: DIR (Bitfield-Mask: 0x01)                    */
#define QEI_ISR_INX_Pos                   (0UL)                     /*!< QEI ISR: INX (Bit 0)                                  */
#define QEI_ISR_INX_Msk                   (0x1UL)                   /*!< QEI ISR: INX (Bitfield-Mask: 0x01)                    */
/* =========================================================  ISCR  ========================================================== */
#define QEI_ISCR_VELC_Pos                 (10UL)                    /*!< QEI ISCR: VELC (Bit 10)                               */
#define QEI_ISCR_VELC_Msk                 (0x400UL)                 /*!< QEI ISCR: VELC (Bitfield-Mask: 0x01)                  */
#define QEI_ISCR_VELT_Pos                 (9UL)                     /*!< QEI ISCR: VELT (Bit 9)                                */
#define QEI_ISCR_VELT_Msk                 (0x200UL)                 /*!< QEI ISCR: VELT (Bitfield-Mask: 0x01)                  */
#define QEI_ISCR_IDX_Pos                  (8UL)                     /*!< QEI ISCR: IDX (Bit 8)                                 */
#define QEI_ISCR_IDX_Msk                  (0x100UL)                 /*!< QEI ISCR: IDX (Bitfield-Mask: 0x01)                   */
#define QEI_ISCR_MAX_Pos                  (7UL)                     /*!< QEI ISCR: MAX (Bit 7)                                 */
#define QEI_ISCR_MAX_Msk                  (0x80UL)                  /*!< QEI ISCR: MAX (Bitfield-Mask: 0x01)                   */
#define QEI_ISCR_POS2_Pos                 (6UL)                     /*!< QEI ISCR: POS2 (Bit 6)                                */
#define QEI_ISCR_POS2_Msk                 (0x40UL)                  /*!< QEI ISCR: POS2 (Bitfield-Mask: 0x01)                  */
#define QEI_ISCR_POS1_Pos                 (5UL)                     /*!< QEI ISCR: POS1 (Bit 5)                                */
#define QEI_ISCR_POS1_Msk                 (0x20UL)                  /*!< QEI ISCR: POS1 (Bitfield-Mask: 0x01)                  */
#define QEI_ISCR_POS0_Pos                 (4UL)                     /*!< QEI ISCR: POS0 (Bit 4)                                */
#define QEI_ISCR_POS0_Msk                 (0x10UL)                  /*!< QEI ISCR: POS0 (Bitfield-Mask: 0x01)                  */
#define QEI_ISCR_ENCLK_Pos                (3UL)                     /*!< QEI ISCR: ENCLK (Bit 3)                               */
#define QEI_ISCR_ENCLK_Msk                (0x8UL)                   /*!< QEI ISCR: ENCLK (Bitfield-Mask: 0x01)                 */
#define QEI_ISCR_ERR_Pos                  (2UL)                     /*!< QEI ISCR: ERR (Bit 2)                                 */
#define QEI_ISCR_ERR_Msk                  (0x4UL)                   /*!< QEI ISCR: ERR (Bitfield-Mask: 0x01)                   */
#define QEI_ISCR_DIR_Pos                  (1UL)                     /*!< QEI ISCR: DIR (Bit 1)                                 */
#define QEI_ISCR_DIR_Msk                  (0x2UL)                   /*!< QEI ISCR: DIR (Bitfield-Mask: 0x01)                   */
#define QEI_ISCR_INX_Pos                  (0UL)                     /*!< QEI ISCR: INX (Bit 0)                                 */
#define QEI_ISCR_INX_Msk                  (0x1UL)                   /*!< QEI ISCR: INX (Bitfield-Mask: 0x01)                   */


/* =========================================================================================================================== */
/* ================                                            ADC                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  MR  =========================================================== */
#define ADC_MR_TRGINFO_Pos                (21UL)                    /*!< ADC MR: TRGINFO (Bit 21)                              */
#define ADC_MR_TRGINFO_Msk                (0x200000UL)              /*!< ADC MR: TRGINFO (Bitfield-Mask: 0x01)                 */
#define ADC_MR_CHINFO_Pos                 (20UL)                    /*!< ADC MR: CHINFO (Bit 20)                               */
#define ADC_MR_CHINFO_Msk                 (0x100000UL)              /*!< ADC MR: CHINFO (Bitfield-Mask: 0x01)                  */
#define ADC_MR_DMAEN_Pos                  (17UL)                    /*!< ADC MR: DMAEN (Bit 17)                                */
#define ADC_MR_DMAEN_Msk                  (0x20000UL)               /*!< ADC MR: DMAEN (Bitfield-Mask: 0x01)                   */
#define ADC_MR_STSEL_Pos                  (12UL)                    /*!< ADC MR: STSEL (Bit 12)                                */
#define ADC_MR_STSEL_Msk                  (0x1f000UL)               /*!< ADC MR: STSEL (Bitfield-Mask: 0x1f)                   */
#define ADC_MR_SEQCNT_Pos                 (8UL)                     /*!< ADC MR: SEQCNT (Bit 8)                                */
#define ADC_MR_SEQCNT_Msk                 (0x700UL)                 /*!< ADC MR: SEQCNT (Bitfield-Mask: 0x07)                  */
#define ADC_MR_ADEN_Pos                   (7UL)                     /*!< ADC MR: ADEN (Bit 7)                                  */
#define ADC_MR_ADEN_Msk                   (0x80UL)                  /*!< ADC MR: ADEN (Bitfield-Mask: 0x01)                    */
#define ADC_MR_ARST_Pos                   (6UL)                     /*!< ADC MR: ARST (Bit 6)                                  */
#define ADC_MR_ARST_Msk                   (0x40UL)                  /*!< ADC MR: ARST (Bitfield-Mask: 0x01)                    */
#define ADC_MR_ADMOD_Pos                  (4UL)                     /*!< ADC MR: ADMOD (Bit 4)                                 */
#define ADC_MR_ADMOD_Msk                  (0x30UL)                  /*!< ADC MR: ADMOD (Bitfield-Mask: 0x03)                   */
#define ADC_MR_TRGSEL_Pos                 (0UL)                     /*!< ADC MR: TRGSEL (Bit 0)                                */
#define ADC_MR_TRGSEL_Msk                 (0x3UL)                   /*!< ADC MR: TRGSEL (Bitfield-Mask: 0x03)                  */
/* =========================================================  CSCR  ========================================================== */
#define ADC_CSCR_CSEQN_Pos                (8UL)                     /*!< ADC CSCR: CSEQN (Bit 8)                               */
#define ADC_CSCR_CSEQN_Msk                (0x700UL)                 /*!< ADC CSCR: CSEQN (Bitfield-Mask: 0x07)                 */
#define ADC_CSCR_CACH_Pos                 (0UL)                     /*!< ADC CSCR: CACH (Bit 0)                                */
#define ADC_CSCR_CACH_Msk                 (0x1fUL)                  /*!< ADC CSCR: CACH (Bitfield-Mask: 0x1f)                  */
/* ==========================================================  CCR  ========================================================== */
#define ADC_CCR_ADCPDA_Pos                (15UL)                    /*!< ADC CCR: ADCPDA (Bit 15)                              */
#define ADC_CCR_ADCPDA_Msk                (0x8000UL)                /*!< ADC CCR: ADCPDA (Bitfield-Mask: 0x01)                 */
#define ADC_CCR_CLKDIV_Pos                (8UL)                     /*!< ADC CCR: CLKDIV (Bit 8)                               */
#define ADC_CCR_CLKDIV_Msk                (0x7f00UL)                /*!< ADC CCR: CLKDIV (Bitfield-Mask: 0x7f)                 */
#define ADC_CCR_ADCPD_Pos                 (7UL)                     /*!< ADC CCR: ADCPD (Bit 7)                                */
#define ADC_CCR_ADCPD_Msk                 (0x80UL)                  /*!< ADC CCR: ADCPD (Bitfield-Mask: 0x01)                  */
#define ADC_CCR_EXTCLK_Pos                (6UL)                     /*!< ADC CCR: EXTCLK (Bit 6)                               */
#define ADC_CCR_EXTCLK_Msk                (0x40UL)                  /*!< ADC CCR: EXTCLK (Bitfield-Mask: 0x01)                 */
#define ADC_CCR_CLKINVT_Pos               (5UL)                     /*!< ADC CCR: CLKINVT (Bit 5)                              */
#define ADC_CCR_CLKINVT_Msk               (0x20UL)                  /*!< ADC CCR: CLKINVT (Bitfield-Mask: 0x01)                */
/* ==========================================================  TRG  ========================================================== */
#define ADC_TRG_SEQTRG7_Pos               (28UL)                    /*!< ADC TRG: SEQTRG7 (Bit 28)                             */
#define ADC_TRG_SEQTRG7_Msk               (0xf0000000UL)            /*!< ADC TRG: SEQTRG7 (Bitfield-Mask: 0x0f)                */
#define ADC_TRG_SEQTRG6_Pos               (24UL)                    /*!< ADC TRG: SEQTRG6 (Bit 24)                             */
#define ADC_TRG_SEQTRG6_Msk               (0xf000000UL)             /*!< ADC TRG: SEQTRG6 (Bitfield-Mask: 0x0f)                */
#define ADC_TRG_SEQTRG5_Pos               (20UL)                    /*!< ADC TRG: SEQTRG5 (Bit 20)                             */
#define ADC_TRG_SEQTRG5_Msk               (0xf00000UL)              /*!< ADC TRG: SEQTRG5 (Bitfield-Mask: 0x0f)                */
#define ADC_TRG_SEQTRG4_Pos               (16UL)                    /*!< ADC TRG: SEQTRG4 (Bit 16)                             */
#define ADC_TRG_SEQTRG4_Msk               (0xf0000UL)               /*!< ADC TRG: SEQTRG4 (Bitfield-Mask: 0x0f)                */
#define ADC_TRG_SEQTRG3_Pos               (12UL)                    /*!< ADC TRG: SEQTRG3 (Bit 12)                             */
#define ADC_TRG_SEQTRG3_Msk               (0xf000UL)                /*!< ADC TRG: SEQTRG3 (Bitfield-Mask: 0x0f)                */
#define ADC_TRG_SEQTRG2_Pos               (8UL)                     /*!< ADC TRG: SEQTRG2 (Bit 8)                              */
#define ADC_TRG_SEQTRG2_Msk               (0xf00UL)                 /*!< ADC TRG: SEQTRG2 (Bitfield-Mask: 0x0f)                */
#define ADC_TRG_SEQTRG1_Pos               (4UL)                     /*!< ADC TRG: SEQTRG1 (Bit 4)                              */
#define ADC_TRG_SEQTRG1_Msk               (0xf0UL)                  /*!< ADC TRG: SEQTRG1 (Bitfield-Mask: 0x0f)                */
#define ADC_TRG_SEQTRG0_BSTTRG_Pos        (0UL)                     /*!< ADC TRG: SEQTRG0_BSTTRG (Bit 0)                       */
#define ADC_TRG_SEQTRG0_BSTTRG_Msk        (0xfUL)                   /*!< ADC TRG: SEQTRG0_BSTTRG (Bitfield-Mask: 0x0f)         */
/* =========================================================  SCSR1  ========================================================= */
#define ADC_SCSR1_SEQ3CH_Pos              (24UL)                    /*!< ADC SCSR1: SEQ3CH (Bit 24)                            */
#define ADC_SCSR1_SEQ3CH_Msk              (0x1f000000UL)            /*!< ADC SCSR1: SEQ3CH (Bitfield-Mask: 0x1f)               */
#define ADC_SCSR1_SEQ2CH_Pos              (16UL)                    /*!< ADC SCSR1: SEQ2CH (Bit 16)                            */
#define ADC_SCSR1_SEQ2CH_Msk              (0x1f0000UL)              /*!< ADC SCSR1: SEQ2CH (Bitfield-Mask: 0x1f)               */
#define ADC_SCSR1_SEQ1CH_Pos              (8UL)                     /*!< ADC SCSR1: SEQ1CH (Bit 8)                             */
#define ADC_SCSR1_SEQ1CH_Msk              (0x1f00UL)                /*!< ADC SCSR1: SEQ1CH (Bitfield-Mask: 0x1f)               */
#define ADC_SCSR1_SEQ0CH_Pos              (0UL)                     /*!< ADC SCSR1: SEQ0CH (Bit 0)                             */
#define ADC_SCSR1_SEQ0CH_Msk              (0x1fUL)                  /*!< ADC SCSR1: SEQ0CH (Bitfield-Mask: 0x1f)               */
/* =========================================================  SCSR2  ========================================================= */
#define ADC_SCSR2_SEQ7CH_Pos              (24UL)                    /*!< ADC SCSR2: SEQ7CH (Bit 24)                            */
#define ADC_SCSR2_SEQ7CH_Msk              (0x1f000000UL)            /*!< ADC SCSR2: SEQ7CH (Bitfield-Mask: 0x1f)               */
#define ADC_SCSR2_SEQ6CH_Pos              (16UL)                    /*!< ADC SCSR2: SEQ6CH (Bit 16)                            */
#define ADC_SCSR2_SEQ6CH_Msk              (0x1f0000UL)              /*!< ADC SCSR2: SEQ6CH (Bitfield-Mask: 0x1f)               */
#define ADC_SCSR2_SEQ5CH_Pos              (8UL)                     /*!< ADC SCSR2: SEQ5CH (Bit 8)                             */
#define ADC_SCSR2_SEQ5CH_Msk              (0x1f00UL)                /*!< ADC SCSR2: SEQ5CH (Bitfield-Mask: 0x1f)               */
#define ADC_SCSR2_SEQ4CH_Pos              (0UL)                     /*!< ADC SCSR2: SEQ4CH (Bit 0)                             */
#define ADC_SCSR2_SEQ4CH_Msk              (0x1fUL)                  /*!< ADC SCSR2: SEQ4CH (Bitfield-Mask: 0x1f)               */
/* ==========================================================  CR  =========================================================== */
#define ADC_CR_ASTOP_Pos                  (7UL)                     /*!< ADC CR: ASTOP (Bit 7)                                 */
#define ADC_CR_ASTOP_Msk                  (0x80UL)                  /*!< ADC CR: ASTOP (Bitfield-Mask: 0x01)                   */
#define ADC_CR_TRGCLR_Pos                 (1UL)                     /*!< ADC CR: TRGCLR (Bit 1)                                */
#define ADC_CR_TRGCLR_Msk                 (0x2UL)                   /*!< ADC CR: TRGCLR (Bitfield-Mask: 0x01)                  */
#define ADC_CR_ASTART_Pos                 (0UL)                     /*!< ADC CR: ASTART (Bit 0)                                */
#define ADC_CR_ASTART_Msk                 (0x1UL)                   /*!< ADC CR: ASTART (Bitfield-Mask: 0x01)                  */
/* ==========================================================  SR  =========================================================== */
#define ADC_SR_COMPIFLG_Pos               (8UL)                     /*!< ADC SR: COMPIFLG (Bit 8)                              */
#define ADC_SR_COMPIFLG_Msk               (0x100UL)                 /*!< ADC SR: COMPIFLG (Bitfield-Mask: 0x01)                */
#define ADC_SR_EOC_Pos                    (7UL)                     /*!< ADC SR: EOC (Bit 7)                                   */
#define ADC_SR_EOC_Msk                    (0x80UL)                  /*!< ADC SR: EOC (Bitfield-Mask: 0x01)                     */
#define ADC_SR_ABUSY_Pos                  (6UL)                     /*!< ADC SR: ABUSY (Bit 6)                                 */
#define ADC_SR_ABUSY_Msk                  (0x40UL)                  /*!< ADC SR: ABUSY (Bitfield-Mask: 0x01)                   */
#define ADC_SR_DOVRUN_Pos                 (5UL)                     /*!< ADC SR: DOVRUN (Bit 5)                                */
#define ADC_SR_DOVRUN_Msk                 (0x20UL)                  /*!< ADC SR: DOVRUN (Bitfield-Mask: 0x01)                  */
#define ADC_SR_DMAF_Pos                   (4UL)                     /*!< ADC SR: DMAF (Bit 4)                                 */
#define ADC_SR_DMAF_Msk                   (0x10UL)                  /*!< ADC SR: DMAF (Bitfield-Mask: 0x01)                   */
#define ADC_SR_TRGIF_Pos                  (3UL)                     /*!< ADC SR: TRGIF (Bit 3)                                 */
#define ADC_SR_TRGIF_Msk                  (0x8UL)                   /*!< ADC SR: TRGIF (Bitfield-Mask: 0x01)                   */
#define ADC_SR_EOSIF_Pos                  (2UL)                     /*!< ADC SR: EOSIF (Bit 2)                                 */
#define ADC_SR_EOSIF_Msk                  (0x4UL)                   /*!< ADC SR: EOSIF (Bitfield-Mask: 0x01)                   */
#define ADC_SR_EOCIF_Pos                  (0UL)                     /*!< ADC SR: EOCIF (Bit 0)                                 */
#define ADC_SR_EOCIF_Msk                  (0x1UL)                   /*!< ADC SR: EOCIF (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IER  ========================================================== */
#define ADC_IER_DMAIE_Pos                 (4UL)                     /*!< ADC IER: DMAIE (Bit 4)                                */
#define ADC_IER_DMAIE_Msk                 (0x10UL)                  /*!< ADC IER: DMAIE (Bitfield-Mask: 0x01)                  */
#define ADC_IER_TRGIE_Pos                 (3UL)                     /*!< ADC IER: TRGIE (Bit 3)                                */
#define ADC_IER_TRGIE_Msk                 (0x8UL)                   /*!< ADC IER: TRGIE (Bitfield-Mask: 0x01)                  */
#define ADC_IER_EOSIE_Pos                 (2UL)                     /*!< ADC IER: EOSIE (Bit 2)                                */
#define ADC_IER_EOSIE_Msk                 (0x4UL)                   /*!< ADC IER: EOSIE (Bitfield-Mask: 0x01)                  */
#define ADC_IER_EOCIE_Pos                 (0UL)                     /*!< ADC IER: EOCIE (Bit 0)                                */
#define ADC_IER_EOCIE_Msk                 (0x1UL)                   /*!< ADC IER: EOCIE (Bitfield-Mask: 0x01)                  */
/* ==========================================================  DDR  ========================================================== */
#define ADC_DDR_TRGINFO7_Pos              (31UL)                    /*!< ADC DDR: TRGINFO7 (Bit 31)                            */
#define ADC_DDR_TRGINFO7_Msk              (0x80000000UL)            /*!< ADC DDR: TRGINFO7 (Bitfield-Mask: 0x01)               */
#define ADC_DDR_TRGINFO6_Pos              (30UL)                    /*!< ADC DDR: TRGINFO6 (Bit 30)                            */
#define ADC_DDR_TRGINFO6_Msk              (0x40000000UL)            /*!< ADC DDR: TRGINFO6 (Bitfield-Mask: 0x01)               */
#define ADC_DDR_TRGINFO5_Pos              (29UL)                    /*!< ADC DDR: TRGINFO5 (Bit 29)                            */
#define ADC_DDR_TRGINFO5_Msk              (0x20000000UL)            /*!< ADC DDR: TRGINFO5 (Bitfield-Mask: 0x01)               */
#define ADC_DDR_TRGINFO4_Pos              (28UL)                    /*!< ADC DDR: TRGINFO4 (Bit 28)                            */
#define ADC_DDR_TRGINFO4_Msk              (0x10000000UL)            /*!< ADC DDR: TRGINFO4 (Bitfield-Mask: 0x01)               */
#define ADC_DDR_TRGINFO3_Pos              (27UL)                    /*!< ADC DDR: TRGINFO3 (Bit 27)                            */
#define ADC_DDR_TRGINFO3_Msk              (0x8000000UL)             /*!< ADC DDR: TRGINFO3 (Bitfield-Mask: 0x01)               */
#define ADC_DDR_TRGINFO2_Pos              (26UL)                    /*!< ADC DDR: TRGINFO2 (Bit 26)                            */
#define ADC_DDR_TRGINFO2_Msk              (0x4000000UL)             /*!< ADC DDR: TRGINFO2 (Bitfield-Mask: 0x01)               */
#define ADC_DDR_TRGINFO1_Pos              (25UL)                    /*!< ADC DDR: TRGINFO1 (Bit 25)                            */
#define ADC_DDR_TRGINFO1_Msk              (0x2000000UL)             /*!< ADC DDR: TRGINFO1 (Bitfield-Mask: 0x01)               */
#define ADC_DDR_TRGINFO0_Pos              (24UL)                    /*!< ADC DDR: TRGINFO0 (Bit 24)                            */
#define ADC_DDR_TRGINFO0_Msk              (0x1000000UL)             /*!< ADC DDR: TRGINFO0 (Bitfield-Mask: 0x01)               */
#define ADC_DDR_ADMACH_Pos                (16UL)                    /*!< ADC DDR: ADMACH (Bit 16)                              */
#define ADC_DDR_ADMACH_Msk                (0x1f0000UL)              /*!< ADC DDR: ADMACH (Bitfield-Mask: 0x1f)                 */
#define ADC_DDR_ADDMAR_Pos                (4UL)                     /*!< ADC DDR: ADDMAR (Bit 4)                               */
#define ADC_DDR_ADDMAR_Msk                (0xfff0UL)                /*!< ADC DDR: ADDMAR (Bitfield-Mask: 0xfff)                */
/* ==========================================================  DR0  ========================================================== */
#define ADC_DR0_TRGINFO7_Pos              (31UL)                    /*!< ADC DR0: TRGINFO7 (Bit 31)                            */
#define ADC_DR0_TRGINFO7_Msk              (0x80000000UL)            /*!< ADC DR0: TRGINFO7 (Bitfield-Mask: 0x01)               */
#define ADC_DR0_TRGINFO6_Pos              (30UL)                    /*!< ADC DR0: TRGINFO6 (Bit 30)                            */
#define ADC_DR0_TRGINFO6_Msk              (0x40000000UL)            /*!< ADC DR0: TRGINFO6 (Bitfield-Mask: 0x01)               */
#define ADC_DR0_TRGINFO5_Pos              (29UL)                    /*!< ADC DR0: TRGINFO5 (Bit 29)                            */
#define ADC_DR0_TRGINFO5_Msk              (0x20000000UL)            /*!< ADC DR0: TRGINFO5 (Bitfield-Mask: 0x01)               */
#define ADC_DR0_TRGINFO4_Pos              (28UL)                    /*!< ADC DR0: TRGINFO4 (Bit 28)                            */
#define ADC_DR0_TRGINFO4_Msk              (0x10000000UL)            /*!< ADC DR0: TRGINFO4 (Bitfield-Mask: 0x01)               */
#define ADC_DR0_TRGINFO3_Pos              (27UL)                    /*!< ADC DR0: TRGINFO3 (Bit 27)                            */
#define ADC_DR0_TRGINFO3_Msk              (0x8000000UL)             /*!< ADC DR0: TRGINFO3 (Bitfield-Mask: 0x01)               */
#define ADC_DR0_TRGINFO2_Pos              (26UL)                    /*!< ADC DR0: TRGINFO2 (Bit 26)                            */
#define ADC_DR0_TRGINFO2_Msk              (0x4000000UL)             /*!< ADC DR0: TRGINFO2 (Bitfield-Mask: 0x01)               */
#define ADC_DR0_TRGINFO1_Pos              (25UL)                    /*!< ADC DR0: TRGINFO1 (Bit 25)                            */
#define ADC_DR0_TRGINFO1_Msk              (0x2000000UL)             /*!< ADC DR0: TRGINFO1 (Bitfield-Mask: 0x01)               */
#define ADC_DR0_TRGINFO0_Pos              (24UL)                    /*!< ADC DR0: TRGINFO0 (Bit 24)                            */
#define ADC_DR0_TRGINFO0_Msk              (0x1000000UL)             /*!< ADC DR0: TRGINFO0 (Bitfield-Mask: 0x01)               */
#define ADC_DR0_ACH_Pos                   (16UL)                    /*!< ADC DR0: ACH (Bit 16)                                 */
#define ADC_DR0_ACH_Msk                   (0x1f0000UL)              /*!< ADC DR0: ACH (Bitfield-Mask: 0x1f)                    */
#define ADC_DR0_ADDATA_Pos                (4UL)                     /*!< ADC DR0: ADDATA (Bit 4)                               */
#define ADC_DR0_ADDATA_Msk                (0xfff0UL)                /*!< ADC DR0: ADDATA (Bitfield-Mask: 0xfff)                */
/* ==========================================================  DR1  ========================================================== */
#define ADC_DR1_TRGINFO7_Pos              (31UL)                    /*!< ADC DR1: TRGINFO7 (Bit 31)                            */
#define ADC_DR1_TRGINFO7_Msk              (0x80000000UL)            /*!< ADC DR1: TRGINFO7 (Bitfield-Mask: 0x01)               */
#define ADC_DR1_TRGINFO6_Pos              (30UL)                    /*!< ADC DR1: TRGINFO6 (Bit 30)                            */
#define ADC_DR1_TRGINFO6_Msk              (0x40000000UL)            /*!< ADC DR1: TRGINFO6 (Bitfield-Mask: 0x01)               */
#define ADC_DR1_TRGINFO5_Pos              (29UL)                    /*!< ADC DR1: TRGINFO5 (Bit 29)                            */
#define ADC_DR1_TRGINFO5_Msk              (0x20000000UL)            /*!< ADC DR1: TRGINFO5 (Bitfield-Mask: 0x01)               */
#define ADC_DR1_TRGINFO4_Pos              (28UL)                    /*!< ADC DR1: TRGINFO4 (Bit 28)                            */
#define ADC_DR1_TRGINFO4_Msk              (0x10000000UL)            /*!< ADC DR1: TRGINFO4 (Bitfield-Mask: 0x01)               */
#define ADC_DR1_TRGINFO3_Pos              (27UL)                    /*!< ADC DR1: TRGINFO3 (Bit 27)                            */
#define ADC_DR1_TRGINFO3_Msk              (0x8000000UL)             /*!< ADC DR1: TRGINFO3 (Bitfield-Mask: 0x01)               */
#define ADC_DR1_TRGINFO2_Pos              (26UL)                    /*!< ADC DR1: TRGINFO2 (Bit 26)                            */
#define ADC_DR1_TRGINFO2_Msk              (0x4000000UL)             /*!< ADC DR1: TRGINFO2 (Bitfield-Mask: 0x01)               */
#define ADC_DR1_TRGINFO1_Pos              (25UL)                    /*!< ADC DR1: TRGINFO1 (Bit 25)                            */
#define ADC_DR1_TRGINFO1_Msk              (0x2000000UL)             /*!< ADC DR1: TRGINFO1 (Bitfield-Mask: 0x01)               */
#define ADC_DR1_TRGINFO0_Pos              (24UL)                    /*!< ADC DR1: TRGINFO0 (Bit 24)                            */
#define ADC_DR1_TRGINFO0_Msk              (0x1000000UL)             /*!< ADC DR1: TRGINFO0 (Bitfield-Mask: 0x01)               */
#define ADC_DR1_ACH_Pos                   (16UL)                    /*!< ADC DR1: ACH (Bit 16)                                 */
#define ADC_DR1_ACH_Msk                   (0x1f0000UL)              /*!< ADC DR1: ACH (Bitfield-Mask: 0x1f)                    */
#define ADC_DR1_ADDATA_Pos                (4UL)                     /*!< ADC DR1: ADDATA (Bit 4)                               */
#define ADC_DR1_ADDATA_Msk                (0xfff0UL)                /*!< ADC DR1: ADDATA (Bitfield-Mask: 0xfff)                */
/* ==========================================================  DR2  ========================================================== */
#define ADC_DR2_TRGINFO7_Pos              (31UL)                    /*!< ADC DR2: TRGINFO7 (Bit 31)                            */
#define ADC_DR2_TRGINFO7_Msk              (0x80000000UL)            /*!< ADC DR2: TRGINFO7 (Bitfield-Mask: 0x01)               */
#define ADC_DR2_TRGINFO6_Pos              (30UL)                    /*!< ADC DR2: TRGINFO6 (Bit 30)                            */
#define ADC_DR2_TRGINFO6_Msk              (0x40000000UL)            /*!< ADC DR2: TRGINFO6 (Bitfield-Mask: 0x01)               */
#define ADC_DR2_TRGINFO5_Pos              (29UL)                    /*!< ADC DR2: TRGINFO5 (Bit 29)                            */
#define ADC_DR2_TRGINFO5_Msk              (0x20000000UL)            /*!< ADC DR2: TRGINFO5 (Bitfield-Mask: 0x01)               */
#define ADC_DR2_TRGINFO4_Pos              (28UL)                    /*!< ADC DR2: TRGINFO4 (Bit 28)                            */
#define ADC_DR2_TRGINFO4_Msk              (0x10000000UL)            /*!< ADC DR2: TRGINFO4 (Bitfield-Mask: 0x01)               */
#define ADC_DR2_TRGINFO3_Pos              (27UL)                    /*!< ADC DR2: TRGINFO3 (Bit 27)                            */
#define ADC_DR2_TRGINFO3_Msk              (0x8000000UL)             /*!< ADC DR2: TRGINFO3 (Bitfield-Mask: 0x01)               */
#define ADC_DR2_TRGINFO2_Pos              (26UL)                    /*!< ADC DR2: TRGINFO2 (Bit 26)                            */
#define ADC_DR2_TRGINFO2_Msk              (0x4000000UL)             /*!< ADC DR2: TRGINFO2 (Bitfield-Mask: 0x01)               */
#define ADC_DR2_TRGINFO1_Pos              (25UL)                    /*!< ADC DR2: TRGINFO1 (Bit 25)                            */
#define ADC_DR2_TRGINFO1_Msk              (0x2000000UL)             /*!< ADC DR2: TRGINFO1 (Bitfield-Mask: 0x01)               */
#define ADC_DR2_TRGINFO0_Pos              (24UL)                    /*!< ADC DR2: TRGINFO0 (Bit 24)                            */
#define ADC_DR2_TRGINFO0_Msk              (0x1000000UL)             /*!< ADC DR2: TRGINFO0 (Bitfield-Mask: 0x01)               */
#define ADC_DR2_ACH_Pos                   (16UL)                    /*!< ADC DR2: ACH (Bit 16)                                 */
#define ADC_DR2_ACH_Msk                   (0x1f0000UL)              /*!< ADC DR2: ACH (Bitfield-Mask: 0x1f)                    */
#define ADC_DR2_ADDATA_Pos                (4UL)                     /*!< ADC DR2: ADDATA (Bit 4)                               */
#define ADC_DR2_ADDATA_Msk                (0xfff0UL)                /*!< ADC DR2: ADDATA (Bitfield-Mask: 0xfff)                */
/* ==========================================================  DR3  ========================================================== */
#define ADC_DR3_TRGINFO7_Pos              (31UL)                    /*!< ADC DR3: TRGINFO7 (Bit 31)                            */
#define ADC_DR3_TRGINFO7_Msk              (0x80000000UL)            /*!< ADC DR3: TRGINFO7 (Bitfield-Mask: 0x01)               */
#define ADC_DR3_TRGINFO6_Pos              (30UL)                    /*!< ADC DR3: TRGINFO6 (Bit 30)                            */
#define ADC_DR3_TRGINFO6_Msk              (0x40000000UL)            /*!< ADC DR3: TRGINFO6 (Bitfield-Mask: 0x01)               */
#define ADC_DR3_TRGINFO5_Pos              (29UL)                    /*!< ADC DR3: TRGINFO5 (Bit 29)                            */
#define ADC_DR3_TRGINFO5_Msk              (0x20000000UL)            /*!< ADC DR3: TRGINFO5 (Bitfield-Mask: 0x01)               */
#define ADC_DR3_TRGINFO4_Pos              (28UL)                    /*!< ADC DR3: TRGINFO4 (Bit 28)                            */
#define ADC_DR3_TRGINFO4_Msk              (0x10000000UL)            /*!< ADC DR3: TRGINFO4 (Bitfield-Mask: 0x01)               */
#define ADC_DR3_TRGINFO3_Pos              (27UL)                    /*!< ADC DR3: TRGINFO3 (Bit 27)                            */
#define ADC_DR3_TRGINFO3_Msk              (0x8000000UL)             /*!< ADC DR3: TRGINFO3 (Bitfield-Mask: 0x01)               */
#define ADC_DR3_TRGINFO2_Pos              (26UL)                    /*!< ADC DR3: TRGINFO2 (Bit 26)                            */
#define ADC_DR3_TRGINFO2_Msk              (0x4000000UL)             /*!< ADC DR3: TRGINFO2 (Bitfield-Mask: 0x01)               */
#define ADC_DR3_TRGINFO1_Pos              (25UL)                    /*!< ADC DR3: TRGINFO1 (Bit 25)                            */
#define ADC_DR3_TRGINFO1_Msk              (0x2000000UL)             /*!< ADC DR3: TRGINFO1 (Bitfield-Mask: 0x01)               */
#define ADC_DR3_TRGINFO0_Pos              (24UL)                    /*!< ADC DR3: TRGINFO0 (Bit 24)                            */
#define ADC_DR3_TRGINFO0_Msk              (0x1000000UL)             /*!< ADC DR3: TRGINFO0 (Bitfield-Mask: 0x01)               */
#define ADC_DR3_ACH_Pos                   (16UL)                    /*!< ADC DR3: ACH (Bit 16)                                 */
#define ADC_DR3_ACH_Msk                   (0x1f0000UL)              /*!< ADC DR3: ACH (Bitfield-Mask: 0x1f)                    */
#define ADC_DR3_ADDATA_Pos                (4UL)                     /*!< ADC DR3: ADDATA (Bit 4)                               */
#define ADC_DR3_ADDATA_Msk                (0xfff0UL)                /*!< ADC DR3: ADDATA (Bitfield-Mask: 0xfff)                */
/* ==========================================================  DR4  ========================================================== */
#define ADC_DR4_TRGINFO7_Pos              (31UL)                    /*!< ADC DR4: TRGINFO7 (Bit 31)                            */
#define ADC_DR4_TRGINFO7_Msk              (0x80000000UL)            /*!< ADC DR4: TRGINFO7 (Bitfield-Mask: 0x01)               */
#define ADC_DR4_TRGINFO6_Pos              (30UL)                    /*!< ADC DR4: TRGINFO6 (Bit 30)                            */
#define ADC_DR4_TRGINFO6_Msk              (0x40000000UL)            /*!< ADC DR4: TRGINFO6 (Bitfield-Mask: 0x01)               */
#define ADC_DR4_TRGINFO5_Pos              (29UL)                    /*!< ADC DR4: TRGINFO5 (Bit 29)                            */
#define ADC_DR4_TRGINFO5_Msk              (0x20000000UL)            /*!< ADC DR4: TRGINFO5 (Bitfield-Mask: 0x01)               */
#define ADC_DR4_TRGINFO4_Pos              (28UL)                    /*!< ADC DR4: TRGINFO4 (Bit 28)                            */
#define ADC_DR4_TRGINFO4_Msk              (0x10000000UL)            /*!< ADC DR4: TRGINFO4 (Bitfield-Mask: 0x01)               */
#define ADC_DR4_TRGINFO3_Pos              (27UL)                    /*!< ADC DR4: TRGINFO3 (Bit 27)                            */
#define ADC_DR4_TRGINFO3_Msk              (0x8000000UL)             /*!< ADC DR4: TRGINFO3 (Bitfield-Mask: 0x01)               */
#define ADC_DR4_TRGINFO2_Pos              (26UL)                    /*!< ADC DR4: TRGINFO2 (Bit 26)                            */
#define ADC_DR4_TRGINFO2_Msk              (0x4000000UL)             /*!< ADC DR4: TRGINFO2 (Bitfield-Mask: 0x01)               */
#define ADC_DR4_TRGINFO1_Pos              (25UL)                    /*!< ADC DR4: TRGINFO1 (Bit 25)                            */
#define ADC_DR4_TRGINFO1_Msk              (0x2000000UL)             /*!< ADC DR4: TRGINFO1 (Bitfield-Mask: 0x01)               */
#define ADC_DR4_TRGINFO0_Pos              (24UL)                    /*!< ADC DR4: TRGINFO0 (Bit 24)                            */
#define ADC_DR4_TRGINFO0_Msk              (0x1000000UL)             /*!< ADC DR4: TRGINFO0 (Bitfield-Mask: 0x01)               */
#define ADC_DR4_ACH_Pos                   (16UL)                    /*!< ADC DR4: ACH (Bit 16)                                 */
#define ADC_DR4_ACH_Msk                   (0x1f0000UL)              /*!< ADC DR4: ACH (Bitfield-Mask: 0x1f)                    */
#define ADC_DR4_ADDATA_Pos                (4UL)                     /*!< ADC DR4: ADDATA (Bit 4)                               */
#define ADC_DR4_ADDATA_Msk                (0xfff0UL)                /*!< ADC DR4: ADDATA (Bitfield-Mask: 0xfff)                */
/* ==========================================================  DR5  ========================================================== */
#define ADC_DR5_TRGINFO7_Pos              (31UL)                    /*!< ADC DR5: TRGINFO7 (Bit 31)                            */
#define ADC_DR5_TRGINFO7_Msk              (0x80000000UL)            /*!< ADC DR5: TRGINFO7 (Bitfield-Mask: 0x01)               */
#define ADC_DR5_TRGINFO6_Pos              (30UL)                    /*!< ADC DR5: TRGINFO6 (Bit 30)                            */
#define ADC_DR5_TRGINFO6_Msk              (0x40000000UL)            /*!< ADC DR5: TRGINFO6 (Bitfield-Mask: 0x01)               */
#define ADC_DR5_TRGINFO5_Pos              (29UL)                    /*!< ADC DR5: TRGINFO5 (Bit 29)                            */
#define ADC_DR5_TRGINFO5_Msk              (0x20000000UL)            /*!< ADC DR5: TRGINFO5 (Bitfield-Mask: 0x01)               */
#define ADC_DR5_TRGINFO4_Pos              (28UL)                    /*!< ADC DR5: TRGINFO4 (Bit 28)                            */
#define ADC_DR5_TRGINFO4_Msk              (0x10000000UL)            /*!< ADC DR5: TRGINFO4 (Bitfield-Mask: 0x01)               */
#define ADC_DR5_TRGINFO3_Pos              (27UL)                    /*!< ADC DR5: TRGINFO3 (Bit 27)                            */
#define ADC_DR5_TRGINFO3_Msk              (0x8000000UL)             /*!< ADC DR5: TRGINFO3 (Bitfield-Mask: 0x01)               */
#define ADC_DR5_TRGINFO2_Pos              (26UL)                    /*!< ADC DR5: TRGINFO2 (Bit 26)                            */
#define ADC_DR5_TRGINFO2_Msk              (0x4000000UL)             /*!< ADC DR5: TRGINFO2 (Bitfield-Mask: 0x01)               */
#define ADC_DR5_TRGINFO1_Pos              (25UL)                    /*!< ADC DR5: TRGINFO1 (Bit 25)                            */
#define ADC_DR5_TRGINFO1_Msk              (0x2000000UL)             /*!< ADC DR5: TRGINFO1 (Bitfield-Mask: 0x01)               */
#define ADC_DR5_TRGINFO0_Pos              (24UL)                    /*!< ADC DR5: TRGINFO0 (Bit 24)                            */
#define ADC_DR5_TRGINFO0_Msk              (0x1000000UL)             /*!< ADC DR5: TRGINFO0 (Bitfield-Mask: 0x01)               */
#define ADC_DR5_ACH_Pos                   (16UL)                    /*!< ADC DR5: ACH (Bit 16)                                 */
#define ADC_DR5_ACH_Msk                   (0x1f0000UL)              /*!< ADC DR5: ACH (Bitfield-Mask: 0x1f)                    */
#define ADC_DR5_ADDATA_Pos                (4UL)                     /*!< ADC DR5: ADDATA (Bit 4)                               */
#define ADC_DR5_ADDATA_Msk                (0xfff0UL)                /*!< ADC DR5: ADDATA (Bitfield-Mask: 0xfff)                */
/* ==========================================================  DR6  ========================================================== */
#define ADC_DR6_TRGINFO7_Pos              (31UL)                    /*!< ADC DR6: TRGINFO7 (Bit 31)                            */
#define ADC_DR6_TRGINFO7_Msk              (0x80000000UL)            /*!< ADC DR6: TRGINFO7 (Bitfield-Mask: 0x01)               */
#define ADC_DR6_TRGINFO6_Pos              (30UL)                    /*!< ADC DR6: TRGINFO6 (Bit 30)                            */
#define ADC_DR6_TRGINFO6_Msk              (0x40000000UL)            /*!< ADC DR6: TRGINFO6 (Bitfield-Mask: 0x01)               */
#define ADC_DR6_TRGINFO5_Pos              (29UL)                    /*!< ADC DR6: TRGINFO5 (Bit 29)                            */
#define ADC_DR6_TRGINFO5_Msk              (0x20000000UL)            /*!< ADC DR6: TRGINFO5 (Bitfield-Mask: 0x01)               */
#define ADC_DR6_TRGINFO4_Pos              (28UL)                    /*!< ADC DR6: TRGINFO4 (Bit 28)                            */
#define ADC_DR6_TRGINFO4_Msk              (0x10000000UL)            /*!< ADC DR6: TRGINFO4 (Bitfield-Mask: 0x01)               */
#define ADC_DR6_TRGINFO3_Pos              (27UL)                    /*!< ADC DR6: TRGINFO3 (Bit 27)                            */
#define ADC_DR6_TRGINFO3_Msk              (0x8000000UL)             /*!< ADC DR6: TRGINFO3 (Bitfield-Mask: 0x01)               */
#define ADC_DR6_TRGINFO2_Pos              (26UL)                    /*!< ADC DR6: TRGINFO2 (Bit 26)                            */
#define ADC_DR6_TRGINFO2_Msk              (0x4000000UL)             /*!< ADC DR6: TRGINFO2 (Bitfield-Mask: 0x01)               */
#define ADC_DR6_TRGINFO1_Pos              (25UL)                    /*!< ADC DR6: TRGINFO1 (Bit 25)                            */
#define ADC_DR6_TRGINFO1_Msk              (0x2000000UL)             /*!< ADC DR6: TRGINFO1 (Bitfield-Mask: 0x01)               */
#define ADC_DR6_TRGINFO0_Pos              (24UL)                    /*!< ADC DR6: TRGINFO0 (Bit 24)                            */
#define ADC_DR6_TRGINFO0_Msk              (0x1000000UL)             /*!< ADC DR6: TRGINFO0 (Bitfield-Mask: 0x01)               */
#define ADC_DR6_ACH_Pos                   (16UL)                    /*!< ADC DR6: ACH (Bit 16)                                 */
#define ADC_DR6_ACH_Msk                   (0x1f0000UL)              /*!< ADC DR6: ACH (Bitfield-Mask: 0x1f)                    */
#define ADC_DR6_ADDATA_Pos                (4UL)                     /*!< ADC DR6: ADDATA (Bit 4)                               */
#define ADC_DR6_ADDATA_Msk                (0xfff0UL)                /*!< ADC DR6: ADDATA (Bitfield-Mask: 0xfff)                */
/* ==========================================================  DR7  ========================================================== */
#define ADC_DR7_TRGINFO7_Pos              (31UL)                    /*!< ADC DR7: TRGINFO7 (Bit 31)                            */
#define ADC_DR7_TRGINFO7_Msk              (0x80000000UL)            /*!< ADC DR7: TRGINFO7 (Bitfield-Mask: 0x01)               */
#define ADC_DR7_TRGINFO6_Pos              (30UL)                    /*!< ADC DR7: TRGINFO6 (Bit 30)                            */
#define ADC_DR7_TRGINFO6_Msk              (0x40000000UL)            /*!< ADC DR7: TRGINFO6 (Bitfield-Mask: 0x01)               */
#define ADC_DR7_TRGINFO5_Pos              (29UL)                    /*!< ADC DR7: TRGINFO5 (Bit 29)                            */
#define ADC_DR7_TRGINFO5_Msk              (0x20000000UL)            /*!< ADC DR7: TRGINFO5 (Bitfield-Mask: 0x01)               */
#define ADC_DR7_TRGINFO4_Pos              (28UL)                    /*!< ADC DR7: TRGINFO4 (Bit 28)                            */
#define ADC_DR7_TRGINFO4_Msk              (0x10000000UL)            /*!< ADC DR7: TRGINFO4 (Bitfield-Mask: 0x01)               */
#define ADC_DR7_TRGINFO3_Pos              (27UL)                    /*!< ADC DR7: TRGINFO3 (Bit 27)                            */
#define ADC_DR7_TRGINFO3_Msk              (0x8000000UL)             /*!< ADC DR7: TRGINFO3 (Bitfield-Mask: 0x01)               */
#define ADC_DR7_TRGINFO2_Pos              (26UL)                    /*!< ADC DR7: TRGINFO2 (Bit 26)                            */
#define ADC_DR7_TRGINFO2_Msk              (0x4000000UL)             /*!< ADC DR7: TRGINFO2 (Bitfield-Mask: 0x01)               */
#define ADC_DR7_TRGINFO1_Pos              (25UL)                    /*!< ADC DR7: TRGINFO1 (Bit 25)                            */
#define ADC_DR7_TRGINFO1_Msk              (0x2000000UL)             /*!< ADC DR7: TRGINFO1 (Bitfield-Mask: 0x01)               */
#define ADC_DR7_TRGINFO0_Pos              (24UL)                    /*!< ADC DR7: TRGINFO0 (Bit 24)                            */
#define ADC_DR7_TRGINFO0_Msk              (0x1000000UL)             /*!< ADC DR7: TRGINFO0 (Bitfield-Mask: 0x01)               */
#define ADC_DR7_ACH_Pos                   (16UL)                    /*!< ADC DR7: ACH (Bit 16)                                 */
#define ADC_DR7_ACH_Msk                   (0x1f0000UL)              /*!< ADC DR7: ACH (Bitfield-Mask: 0x1f)                    */
#define ADC_DR7_ADDATA_Pos                (4UL)                     /*!< ADC DR7: ADDATA (Bit 4)                               */
#define ADC_DR7_ADDATA_Msk                (0xfff0UL)                /*!< ADC DR7: ADDATA (Bitfield-Mask: 0xfff)                */
/* =========================================================  CMPR  ========================================================== */
#define ADC_CMPR_COMPIEN_Pos              (24UL)                    /*!< ADC CMPR: COMPIEN (Bit 24)                            */
#define ADC_CMPR_COMPIEN_Msk              (0x1000000UL)             /*!< ADC CMPR: COMPIEN (Bitfield-Mask: 0x01)               */
#define ADC_CMPR_COMPEN_Pos               (23UL)                    /*!< ADC CMPR: COMPEN (Bit 23)                             */
#define ADC_CMPR_COMPEN_Msk               (0x800000UL)              /*!< ADC CMPR: COMPEN (Bitfield-Mask: 0x01)                */
#define ADC_CMPR_LTE_Pos                  (21UL)                    /*!< ADC CMPR: LTE (Bit 21)                                */
#define ADC_CMPR_LTE_Msk                  (0x200000UL)              /*!< ADC CMPR: LTE (Bitfield-Mask: 0x01)                   */
#define ADC_CMPR_CCH_Pos                  (16UL)                    /*!< ADC CMPR: CCH (Bit 16)                                */
#define ADC_CMPR_CCH_Msk                  (0x1f0000UL)              /*!< ADC CMPR: CCH (Bitfield-Mask: 0x1f)                   */
#define ADC_CMPR_CVAL_Pos                 (4UL)                     /*!< ADC CMPR: CVAL (Bit 4)                                */
#define ADC_CMPR_CVAL_Msk                 (0xfff0UL)                /*!< ADC CMPR: CVAL (Bitfield-Mask: 0xfff)                 */


/* =========================================================================================================================== */
/* ================                                            PGA                                            ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR  =========================================================== */
#define PGA_CR_AMPISEL_Pos                (16UL)                    /*!< PGA CR: AMPISEL (Bit 16)                              */
#define PGA_CR_AMPISEL_Msk                (0x30000UL)               /*!< PGA CR: AMPISEL (Bitfield-Mask: 0x03)                 */
#define PGA_CR_GAINSEL_Pos                (8UL)                     /*!< PGA CR: GAINSEL (Bit 8)                               */
#define PGA_CR_GAINSEL_Msk                (0x1f00UL)                /*!< PGA CR: GAINSEL (Bitfield-Mask: 0x1f)                 */
#define PGA_CR_UGAINEN_Pos                (1UL)                     /*!< PGA CR: UGAINEN (Bit 1)                               */
#define PGA_CR_UGAINEN_Msk                (0x2UL)                   /*!< PGA CR: UGAINEN (Bitfield-Mask: 0x01)                 */
#define PGA_CR_AMPEN_Pos                  (0UL)                     /*!< PGA CR: AMPEN (Bit 0)                                 */
#define PGA_CR_AMPEN_Msk                  (0x1UL)                   /*!< PGA CR: AMPEN (Bitfield-Mask: 0x01)                   */


/* =========================================================================================================================== */
/* ================                                           COMP                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CONF  ========================================================== */
#define COMP_CONF_FLTSEL_Pos              (24UL)                    /*!< COMP CONF: FLTSEL (Bit 24)                            */
#define COMP_CONF_FLTSEL_Msk              (0xf000000UL)             /*!< COMP CONF: FLTSEL (Bitfield-Mask: 0x0f)               */
#define COMP_CONF_HYSEN_Pos               (20UL)                    /*!< COMP CONF: HYSEN (Bit 20)                             */
#define COMP_CONF_HYSEN_Msk               (0x100000UL)              /*!< COMP CONF: HYSEN (Bitfield-Mask: 0x01)                */
#define COMP_CONF_HYSSEL_Pos              (16UL)                    /*!< COMP CONF: HYSSEL (Bit 16)                            */
#define COMP_CONF_HYSSEL_Msk              (0x10000UL)               /*!< COMP CONF: HYSSEL (Bitfield-Mask: 0x01)               */
#define COMP_CONF_INTPOL_Pos              (10UL)                    /*!< COMP CONF: INTPOL (Bit 10)                            */
#define COMP_CONF_INTPOL_Msk              (0x400UL)                 /*!< COMP CONF: INTPOL (Bitfield-Mask: 0x01)               */
#define COMP_CONF_INTTYPE_Pos             (8UL)                     /*!< COMP CONF: INTTYPE (Bit 8)                            */
#define COMP_CONF_INTTYPE_Msk             (0x300UL)                 /*!< COMP CONF: INTTYPE (Bitfield-Mask: 0x03)              */
#define COMP_CONF_CINNSEL_Pos             (4UL)                     /*!< COMP CONF: CINNSEL (Bit 4)                            */
#define COMP_CONF_CINNSEL_Msk             (0x30UL)                  /*!< COMP CONF: CINNSEL (Bitfield-Mask: 0x03)              */
#define COMP_CONF_CINPSEL_Pos             (0UL)                     /*!< COMP CONF: CINPSEL (Bit 0)                            */
#define COMP_CONF_CINPSEL_Msk             (0x3UL)                   /*!< COMP CONF: CINPSEL (Bitfield-Mask: 0x03)              */
/* =========================================================  CTRL  ========================================================== */
#define COMP_CTRL_COMPINTEN_Pos           (8UL)                     /*!< COMP CTRL: COMPINTEN (Bit 8)                          */
#define COMP_CTRL_COMPINTEN_Msk           (0x100UL)                 /*!< COMP CTRL: COMPINTEN (Bitfield-Mask: 0x01)            */
#define COMP_CTRL_COMPEN_Pos              (0UL)                     /*!< COMP CTRL: COMPEN (Bit 0)                             */
#define COMP_CTRL_COMPEN_Msk              (0x1UL)                   /*!< COMP CTRL: COMPEN (Bitfield-Mask: 0x01)               */
/* =========================================================  STAT  ========================================================== */
#define COMP_STAT_COMPINTF_Pos            (8UL)                     /*!< COMP STAT: COMPINTF (Bit 8)                           */
#define COMP_STAT_COMPINTF_Msk            (0x100UL)                 /*!< COMP STAT: COMPINTF (Bitfield-Mask: 0x01)             */
#define COMP_STAT_COMPFLAG_Pos            (0UL)                     /*!< COMP STAT: COMPFLAG (Bit 0)                           */
#define COMP_STAT_COMPFLAG_Msk            (0x1UL)                   /*!< COMP STAT: COMPFLAG (Bitfield-Mask: 0x01)             */


/* =========================================================================================================================== */
/* ================                                          AES128                                           ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define AES128_CTRL_DMAINIE_Pos           (19UL)                    /*!< AES128 CTRL: DMAINIE (Bit 19)                         */
#define AES128_CTRL_DMAINIE_Msk           (0x80000UL)               /*!< AES128 CTRL: DMAINIE (Bitfield-Mask: 0x01)            */
#define AES128_CTRL_DMAOUTIE_Pos          (18UL)                    /*!< AES128 CTRL: DMAOUTIE (Bit 18)                        */
#define AES128_CTRL_DMAOUTIE_Msk          (0x40000UL)               /*!< AES128 CTRL: DMAOUTIE (Bitfield-Mask: 0x01)           */
#define AES128_CTRL_INVCIPHERIE_Pos       (17UL)                    /*!< AES128 CTRL: INVCIPHERIE (Bit 17)                     */
#define AES128_CTRL_INVCIPHERIE_Msk       (0x20000UL)               /*!< AES128 CTRL: INVCIPHERIE (Bitfield-Mask: 0x01)        */
#define AES128_CTRL_CIPHERIE_Pos          (16UL)                    /*!< AES128 CTRL: CIPHERIE (Bit 16)                        */
#define AES128_CTRL_CIPHERIE_Msk          (0x10000UL)               /*!< AES128 CTRL: CIPHERIE (Bitfield-Mask: 0x01)           */
#define AES128_CTRL_OUTFIFOFLUSH_Pos      (9UL)                     /*!< AES128 CTRL: OUTFIFOFLUSH (Bit 9)                     */
#define AES128_CTRL_OUTFIFOFLUSH_Msk      (0x200UL)                 /*!< AES128 CTRL: OUTFIFOFLUSH (Bitfield-Mask: 0x01)       */
#define AES128_CTRL_INFIFOFLUSH_Pos       (8UL)                     /*!< AES128 CTRL: INFIFOFLUSH (Bit 8)                      */
#define AES128_CTRL_INFIFOFLUSH_Msk       (0x100UL)                 /*!< AES128 CTRL: INFIFOFLUSH (Bitfield-Mask: 0x01)        */
#define AES128_CTRL_TOINVMD_Pos           (5UL)                     /*!< AES128 CTRL: TOINVMD (Bit 5)                          */
#define AES128_CTRL_TOINVMD_Msk           (0xe0UL)                  /*!< AES128 CTRL: TOINVMD (Bitfield-Mask: 0x07)            */
#define AES128_CTRL_TIINVMD_Pos           (2UL)                     /*!< AES128 CTRL: TIINVMD (Bit 2)                          */
#define AES128_CTRL_TIINVMD_Msk           (0x1cUL)                  /*!< AES128 CTRL: TIINVMD (Bitfield-Mask: 0x07)            */
#define AES128_CTRL_MODE_Pos              (0UL)                     /*!< AES128 CTRL: MODE (Bit 0)                             */
#define AES128_CTRL_MODE_Msk              (0x3UL)                   /*!< AES128 CTRL: MODE (Bitfield-Mask: 0x03)               */
/* =========================================================  STAT  ========================================================== */
#define AES128_STAT_DMAINRS_Pos           (19UL)                    /*!< AES128 STAT: DMAINRS (Bit 19)                         */
#define AES128_STAT_DMAINRS_Msk           (0x80000UL)               /*!< AES128 STAT: DMAINRS (Bitfield-Mask: 0x01)            */
#define AES128_STAT_DMAOUTRS_Pos          (18UL)                    /*!< AES128 STAT: DMAOUTRS (Bit 18)                        */
#define AES128_STAT_DMAOUTRS_Msk          (0x40000UL)               /*!< AES128 STAT: DMAOUTRS (Bitfield-Mask: 0x01)           */
#define AES128_STAT_INVCIPDRS_Pos         (17UL)                    /*!< AES128 STAT: INVCIPDRS (Bit 17)                       */
#define AES128_STAT_INVCIPDRS_Msk         (0x20000UL)               /*!< AES128 STAT: INVCIPDRS (Bitfield-Mask: 0x01)          */
#define AES128_STAT_CIPDRS_Pos            (16UL)                    /*!< AES128 STAT: CIPDRS (Bit 16)                          */
#define AES128_STAT_CIPDRS_Msk            (0x10000UL)               /*!< AES128 STAT: CIPDRS (Bitfield-Mask: 0x01)             */
#define AES128_STAT_DMAIN_Pos             (3UL)                     /*!< AES128 STAT: DMAIN (Bit 3)                            */
#define AES128_STAT_DMAIN_Msk             (0x8UL)                   /*!< AES128 STAT: DMAIN (Bitfield-Mask: 0x01)              */
#define AES128_STAT_DMAOUT_Pos            (2UL)                     /*!< AES128 STAT: DMAOUT (Bit 2)                           */
#define AES128_STAT_DMAOUT_Msk            (0x4UL)                   /*!< AES128 STAT: DMAOUT (Bitfield-Mask: 0x01)             */
#define AES128_STAT_INVCIPDONE_Pos        (1UL)                     /*!< AES128 STAT: INVCIPDONE (Bit 1)                       */
#define AES128_STAT_INVCIPDONE_Msk        (0x2UL)                   /*!< AES128 STAT: INVCIPDONE (Bitfield-Mask: 0x01)         */
#define AES128_STAT_CIPDONE_Pos           (0UL)                     /*!< AES128 STAT: CIPDONE (Bit 0)                          */
#define AES128_STAT_CIPDONE_Msk           (0x1UL)                   /*!< AES128 STAT: CIPDONE (Bitfield-Mask: 0x01)            */
/* ========================================================  INFIFO  ========================================================= */
#define AES128_INFIFO_TEXTIN_Pos          (0UL)                     /*!< AES128 INFIFO: TEXTIN (Bit 0)                         */
#define AES128_INFIFO_TEXTIN_Msk          (0xffffffffUL)            /*!< AES128 INFIFO: TEXTIN (Bitfield-Mask: 0xffffffff)     */
/* ========================================================  OUTFIFO  ======================================================== */
#define AES128_OUTFIFO_TEXTOUT_Pos        (0UL)                     /*!< AES128 OUTFIFO: TEXTOUT (Bit 0)                       */
#define AES128_OUTFIFO_TEXTOUT_Msk        (0xffffffffUL)            /*!< AES128 OUTFIFO: TEXTOUT (Bitfield-Mask: 0xffffffff)   */
/* ========================================================  KEYIN0  ========================================================= */
#define AES128_KEYIN0_KEYIND0_Pos         (0UL)                     /*!< AES128 KEYIN0: KEYIND0 (Bit 0)                        */
#define AES128_KEYIN0_KEYIND0_Msk         (0xffffffffUL)            /*!< AES128 KEYIN0: KEYIND0 (Bitfield-Mask: 0xffffffff)    */
/* ========================================================  KEYIN1  ========================================================= */
#define AES128_KEYIN1_KEYIND1_Pos         (0UL)                     /*!< AES128 KEYIN1: KEYIND1 (Bit 0)                        */
#define AES128_KEYIN1_KEYIND1_Msk         (0xffffffffUL)            /*!< AES128 KEYIN1: KEYIND1 (Bitfield-Mask: 0xffffffff)    */
/* ========================================================  KEYIN2  ========================================================= */
#define AES128_KEYIN2_KEYIND2_Pos         (0UL)                     /*!< AES128 KEYIN2: KEYIND2 (Bit 0)                        */
#define AES128_KEYIN2_KEYIND2_Msk         (0xffffffffUL)            /*!< AES128 KEYIN2: KEYIND2 (Bitfield-Mask: 0xffffffff)    */
/* ========================================================  KEYIN3  ========================================================= */
#define AES128_KEYIN3_KEYIND3_Pos         (0UL)                     /*!< AES128 KEYIN3: KEYIND3 (Bit 0)                        */
#define AES128_KEYIN3_KEYIND3_Msk         (0xffffffffUL)            /*!< AES128 KEYIN3: KEYIND3 (Bitfield-Mask: 0xffffffff)    */
/* ========================================================  TEXTIN0  ======================================================== */
#define AES128_TEXTIN0_TEXTIN0_Pos        (0UL)                     /*!< AES128 TEXTIN0: TEXTIN0 (Bit 0)                       */
#define AES128_TEXTIN0_TEXTIN0_Msk        (0xffffffffUL)            /*!< AES128 TEXTIN0: TEXTIN0 (Bitfield-Mask: 0xffffffff)   */
/* ========================================================  TEXTIN1  ======================================================== */
#define AES128_TEXTIN1_TEXTIN1_Pos        (0UL)                     /*!< AES128 TEXTIN1: TEXTIN1 (Bit 0)                       */
#define AES128_TEXTIN1_TEXTIN1_Msk        (0xffffffffUL)            /*!< AES128 TEXTIN1: TEXTIN1 (Bitfield-Mask: 0xffffffff)   */
/* ========================================================  TEXTIN2  ======================================================== */
#define AES128_TEXTIN2_TEXTIN2_Pos        (0UL)                     /*!< AES128 TEXTIN2: TEXTIN2 (Bit 0)                       */
#define AES128_TEXTIN2_TEXTIN2_Msk        (0xffffffffUL)            /*!< AES128 TEXTIN2: TEXTIN2 (Bitfield-Mask: 0xffffffff)   */
/* ========================================================  TEXTIN3  ======================================================== */
#define AES128_TEXTIN3_TEXTIN3_Pos        (0UL)                     /*!< AES128 TEXTIN3: TEXTIN3 (Bit 0)                       */
#define AES128_TEXTIN3_TEXTIN3_Msk        (0xffffffffUL)            /*!< AES128 TEXTIN3: TEXTIN3 (Bitfield-Mask: 0xffffffff)   */
/* =======================================================  TEXTOUT0  ======================================================== */
#define AES128_TEXTOUT0_OUTD0_Pos         (0UL)                     /*!< AES128 TEXTOUT0: OUTD0 (Bit 0)                        */
#define AES128_TEXTOUT0_OUTD0_Msk         (0xffffffffUL)            /*!< AES128 TEXTOUT0: OUTD0 (Bitfield-Mask: 0xffffffff)    */
/* =======================================================  TEXTOUT1  ======================================================== */
#define AES128_TEXTOUT1_OUTD1_Pos         (0UL)                     /*!< AES128 TEXTOUT1: OUTD1 (Bit 0)                        */
#define AES128_TEXTOUT1_OUTD1_Msk         (0xffffffffUL)            /*!< AES128 TEXTOUT1: OUTD1 (Bitfield-Mask: 0xffffffff)    */
/* =======================================================  TEXTOUT2  ======================================================== */
#define AES128_TEXTOUT2_OUTD2_Pos         (0UL)                     /*!< AES128 TEXTOUT2: OUTD2 (Bit 0)                        */
#define AES128_TEXTOUT2_OUTD2_Msk         (0xffffffffUL)            /*!< AES128 TEXTOUT2: OUTD2 (Bitfield-Mask: 0xffffffff)    */
/* =======================================================  TEXTOUT3  ======================================================== */
#define AES128_TEXTOUT3_OUTD3_Pos         (0UL)                     /*!< AES128 TEXTOUT3: OUTD3 (Bit 0)                        */
#define AES128_TEXTOUT3_OUTD3_Msk         (0xffffffffUL)            /*!< AES128 TEXTOUT3: OUTD3 (Bitfield-Mask: 0xffffffff)    */


/* =========================================================================================================================== */
/* ================                                            RNG                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define RNG_CTRL_GCP_Pos                  (16UL)                    /*!< RNG CTRL: GCP (Bit 16)                                */
#define RNG_CTRL_GCP_Msk                  (0xffff0000UL)            /*!< RNG CTRL: GCP (Bitfield-Mask: 0xffff)                 */
#define RNG_CTRL_CCS_Pos                  (15UL)                    /*!< RNG CTRL: CCS (Bit 15)                                */
#define RNG_CTRL_CCS_Msk                  (0x8000UL)                /*!< RNG CTRL: CCS (Bitfield-Mask: 0x01)                   */
#define RNG_CTRL_LCS_Pos                  (14UL)                    /*!< RNG CTRL: LCS (Bit 14)                                */
#define RNG_CTRL_LCS_Msk                  (0x4000UL)                /*!< RNG CTRL: LCS (Bitfield-Mask: 0x01)                   */
#define RNG_CTRL_ERRIE_Pos                (9UL)                     /*!< RNG CTRL: ERRIE (Bit 9)                               */
#define RNG_CTRL_ERRIE_Msk                (0x200UL)                 /*!< RNG CTRL: ERRIE (Bitfield-Mask: 0x01)                 */
#define RNG_CTRL_RDYIE_Pos                (8UL)                     /*!< RNG CTRL: RDYIE (Bit 8)                               */
#define RNG_CTRL_RDYIE_Msk                (0x100UL)                 /*!< RNG CTRL: RDYIE (Bitfield-Mask: 0x01)                 */
#define RNG_CTRL_EN_Pos                   (0UL)                     /*!< RNG CTRL: EN (Bit 0)                                  */
#define RNG_CTRL_EN_Msk                   (0x1UL)                   /*!< RNG CTRL: EN (Bitfield-Mask: 0x01)                    */
/* =========================================================  SEED  ========================================================== */
#define RNG_SEED_SEED_Pos                 (0UL)                     /*!< RNG SEED: SEED (Bit 0)                                */
#define RNG_SEED_SEED_Msk                 (0xffffffffUL)            /*!< RNG SEED: SEED (Bitfield-Mask: 0xffffffff)            */
/* =========================================================  RNGD  ========================================================== */
#define RNG_RNGD_RNG_Data_Pos             (0UL)                     /*!< RNG RNGD: RNG_Data (Bit 0)                            */
#define RNG_RNGD_RNG_Data_Msk             (0xffffffffUL)            /*!< RNG RNGD: RNG_Data (Bitfield-Mask: 0xffffffff)        */
/* =========================================================  STAT  ========================================================== */
#define RNG_STAT_ERRI_Pos                 (9UL)                     /*!< RNG STAT: ERRI (Bit 9)                                */
#define RNG_STAT_ERRI_Msk                 (0x200UL)                 /*!< RNG STAT: ERRI (Bitfield-Mask: 0x01)                  */
#define RNG_STAT_RDYI_Pos                 (8UL)                     /*!< RNG STAT: RDYI (Bit 8)                                */
#define RNG_STAT_RDYI_Msk                 (0x100UL)                 /*!< RNG STAT: RDYI (Bitfield-Mask: 0x01)                  */
#define RNG_STAT_ERR_Pos                  (1UL)                     /*!< RNG STAT: ERR (Bit 1)                                 */
#define RNG_STAT_ERR_Msk                  (0x2UL)                   /*!< RNG STAT: ERR (Bitfield-Mask: 0x01)                   */
#define RNG_STAT_RDY_Pos                  (0UL)                     /*!< RNG STAT: RDY (Bit 0)                                 */
#define RNG_STAT_RDY_Msk                  (0x1UL)                   /*!< RNG STAT: RDY (Bitfield-Mask: 0x01)                   */


/* =========================================================================================================================== */
/* ================                                            CRC                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define CRC_CTRL_OUT_INV_Pos              (21UL)                    /*!< CRC CTRL: OUT_INV (Bit 21)                            */
#define CRC_CTRL_OUT_INV_Msk              (0x200000UL)              /*!< CRC CTRL: OUT_INV (Bitfield-Mask: 0x01)               */
#define CRC_CTRL_OUT_REV_Pos              (20UL)                    /*!< CRC CTRL: OUT_REV (Bit 20)                            */
#define CRC_CTRL_OUT_REV_Msk              (0x100000UL)              /*!< CRC CTRL: OUT_REV (Bitfield-Mask: 0x01)               */
#define CRC_CTRL_IN_REV_Pos               (16UL)                    /*!< CRC CTRL: IN_REV (Bit 16)                             */
#define CRC_CTRL_IN_REV_Msk               (0x10000UL)               /*!< CRC CTRL: IN_REV (Bitfield-Mask: 0x01)                */
#define CRC_CTRL_DMADINT_Pos              (8UL)                     /*!< CRC CTRL: DMADINT (Bit 8)                             */
#define CRC_CTRL_DMADINT_Msk              (0x100UL)                 /*!< CRC CTRL: DMADINT (Bitfield-Mask: 0x01)               */
#define CRC_CTRL_POLY_Pos                 (1UL)                     /*!< CRC CTRL: POLY (Bit 1)                                */
#define CRC_CTRL_POLY_Msk                 (0x6UL)                   /*!< CRC CTRL: POLY (Bitfield-Mask: 0x03)                  */
#define CRC_CTRL_INIT_EN_Pos              (0UL)                     /*!< CRC CTRL: INIT_EN (Bit 0)                             */
#define CRC_CTRL_INIT_EN_Msk              (0x1UL)                   /*!< CRC CTRL: INIT_EN (Bitfield-Mask: 0x01)               */
/* =========================================================  INIT  ========================================================== */
#define CRC_INIT_INIT_Pos                 (0UL)                     /*!< CRC INIT: INIT (Bit 0)                                */
#define CRC_INIT_INIT_Msk                 (0xffffffffUL)            /*!< CRC INIT: INIT (Bitfield-Mask: 0xffffffff)            */
/* ==========================================================  IDR  ========================================================== */
/* ==========================================================  ODR  ========================================================== */
#define CRC_ODR_OUTPUT_Pos                (0UL)                     /*!< CRC ODR: OUTPUT (Bit 0)                               */
#define CRC_ODR_OUTPUT_Msk                (0xffffffffUL)            /*!< CRC ODR: OUTPUT (Bitfield-Mask: 0xffffffff)           */
/* =========================================================  STAT  ========================================================== */
#define CRC_STAT_DMADINT_Pos              (8UL)                     /*!< CRC STAT: DMADINT (Bit 8)                             */
#define CRC_STAT_DMADINT_Msk              (0x100UL)                 /*!< CRC STAT: DMADINT (Bitfield-Mask: 0x01)               */

/** @} */ /* End of group PosMask_peripherals */


#ifdef __cplusplus
}
#endif

#endif /* A34M41X_H */


/** @} */ /* End of group a34m41x */

/** @} */ /* End of group ABOV Semiconductor Co., Ltd. */
