Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 25 15:06:27 2024
| Host         : YangZhengyu-Portable running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                      1           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  256         
TIMING-20  Warning           Non-clocked latch                                          11          
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (231)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (231)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[0][0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[0][1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[0][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[10][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[11][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[12][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[13][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[14][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[15][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[16][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[17][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[18][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[19][2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[1][0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[1][1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[1][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[20][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[21][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[22][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[23][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[6][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[7][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[8][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/ctrl/reservation_reg_reg[9][2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.276        0.000                      0                17948        0.056        0.000                      0                17948        1.100        0.000                       0                  5632  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout2          35.894        0.000                      0                  259        0.113        0.000                      0                  259       19.600        0.000                       0                   149  
  clkout3          41.336        0.000                      0                16477        0.056        0.000                      0                16477       49.232        0.000                       0                  5479  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       clkout2             1.276        0.000                      0                  193        0.220        0.000                      0                  193  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 44.657        0.000                      0                 1174        0.088        0.000                      0                 1174  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfbout                    
(none)        clkout2                     
(none)        clkout3                     
(none)                      clkout2       
(none)                      clkout3       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y3    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       35.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.894ns  (required time - arrival time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.451ns (11.179%)  route 3.583ns (88.821%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.574ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.807    -1.787    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X25Y38         FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.223    -1.564 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=72, routed)          1.499    -0.065    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.049    -0.016 f  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.239     0.223    DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I0_O)        0.136     0.359 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/O
                         net (fo=59, routed)          1.845     2.204    core/buff_reg[1]_0[0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I5_O)        0.043     2.247 r  core/buff[12]_i_1/O
                         net (fo=1, routed)           0.000     2.247    DISPLAY/P2S_SEG/buff_reg[30]_0[11]
    SLICE_X26Y40         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.669    38.763    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X26Y40         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[12]/C
                         clock pessimism             -0.574    38.190    
                         clock uncertainty           -0.081    38.108    
    SLICE_X26Y40         FDRE (Setup_fdre_C_D)        0.033    38.141    DISPLAY/P2S_SEG/buff_reg[12]
  -------------------------------------------------------------------
                         required time                         38.141    
                         arrival time                          -2.247    
  -------------------------------------------------------------------
                         slack                                 35.894    

Slack (MET) :             35.950ns  (required time - arrival time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.451ns (11.326%)  route 3.531ns (88.674%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.807    -1.787    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X25Y38         FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.223    -1.564 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=72, routed)          1.499    -0.065    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.049    -0.016 f  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.239     0.223    DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I0_O)        0.136     0.359 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/O
                         net (fo=59, routed)          1.793     2.152    core/buff_reg[1]_0[0]
    SLICE_X24Y38         LUT6 (Prop_lut6_I5_O)        0.043     2.195 r  core/buff[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.195    DISPLAY/P2S_SEG/buff_reg[30]_0[3]
    SLICE_X24Y38         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.667    38.761    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X24Y38         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[3]/C
                         clock pessimism             -0.570    38.192    
                         clock uncertainty           -0.081    38.110    
    SLICE_X24Y38         FDRE (Setup_fdre_C_D)        0.034    38.144    DISPLAY/P2S_SEG/buff_reg[3]
  -------------------------------------------------------------------
                         required time                         38.144    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 35.950    

Slack (MET) :             35.958ns  (required time - arrival time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.451ns (11.350%)  route 3.522ns (88.650%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.807    -1.787    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X25Y38         FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.223    -1.564 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=72, routed)          1.499    -0.065    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.049    -0.016 f  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.239     0.223    DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I0_O)        0.136     0.359 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/O
                         net (fo=59, routed)          1.785     2.143    core/buff_reg[1]_0[0]
    SLICE_X24Y38         LUT6 (Prop_lut6_I5_O)        0.043     2.186 r  core/buff[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.186    DISPLAY/P2S_SEG/buff_reg[30]_0[4]
    SLICE_X24Y38         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.667    38.761    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X24Y38         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[4]/C
                         clock pessimism             -0.570    38.192    
                         clock uncertainty           -0.081    38.110    
    SLICE_X24Y38         FDRE (Setup_fdre_C_D)        0.034    38.144    DISPLAY/P2S_SEG/buff_reg[4]
  -------------------------------------------------------------------
                         required time                         38.144    
                         arrival time                          -2.186    
  -------------------------------------------------------------------
                         slack                                 35.958    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.451ns (11.543%)  route 3.456ns (88.457%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.574ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.807    -1.787    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X25Y38         FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.223    -1.564 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=72, routed)          1.499    -0.065    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.049    -0.016 f  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.239     0.223    DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I0_O)        0.136     0.359 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/O
                         net (fo=59, routed)          1.718     2.077    core/buff_reg[1]_0[0]
    SLICE_X24Y39         LUT6 (Prop_lut6_I5_O)        0.043     2.120 r  core/buff[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.120    DISPLAY/P2S_SEG/buff_reg[30]_0[5]
    SLICE_X24Y39         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.668    38.762    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X24Y39         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[5]/C
                         clock pessimism             -0.574    38.189    
                         clock uncertainty           -0.081    38.107    
    SLICE_X24Y39         FDRE (Setup_fdre_C_D)        0.034    38.141    DISPLAY/P2S_SEG/buff_reg[5]
  -------------------------------------------------------------------
                         required time                         38.141    
                         arrival time                          -2.120    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.026ns  (required time - arrival time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.451ns (11.558%)  route 3.451ns (88.442%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.574ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.807    -1.787    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X25Y38         FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.223    -1.564 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=72, routed)          1.499    -0.065    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.049    -0.016 f  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.239     0.223    DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I0_O)        0.136     0.359 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/O
                         net (fo=59, routed)          1.713     2.072    core/buff_reg[1]_0[0]
    SLICE_X24Y39         LUT6 (Prop_lut6_I5_O)        0.043     2.115 r  core/buff[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.115    DISPLAY/P2S_SEG/buff_reg[30]_0[6]
    SLICE_X24Y39         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.668    38.762    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X24Y39         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                         clock pessimism             -0.574    38.189    
                         clock uncertainty           -0.081    38.107    
    SLICE_X24Y39         FDRE (Setup_fdre_C_D)        0.033    38.140    DISPLAY/P2S_SEG/buff_reg[6]
  -------------------------------------------------------------------
                         required time                         38.140    
                         arrival time                          -2.115    
  -------------------------------------------------------------------
                         slack                                 36.026    

Slack (MET) :             36.026ns  (required time - arrival time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.462ns (13.304%)  route 3.011ns (86.696%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.574ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.807    -1.787    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X25Y38         FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.223    -1.564 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=72, routed)          1.499    -0.065    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.049    -0.016 f  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.239     0.223    DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I0_O)        0.136     0.359 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/O
                         net (fo=59, routed)          0.682     1.041    DISPLAY/P2S_SEG/D[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.054     1.095 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=8, routed)           0.591     1.686    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X26Y42         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.670    38.764    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X26Y42         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
                         clock pessimism             -0.574    38.191    
                         clock uncertainty           -0.081    38.109    
    SLICE_X26Y42         FDSE (Setup_fdse_C_S)       -0.398    37.711    DISPLAY/P2S_SEG/buff_reg[15]
  -------------------------------------------------------------------
                         required time                         37.711    
                         arrival time                          -1.686    
  -------------------------------------------------------------------
                         slack                                 36.026    

Slack (MET) :             36.026ns  (required time - arrival time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.462ns (13.304%)  route 3.011ns (86.696%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.574ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.807    -1.787    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X25Y38         FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.223    -1.564 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=72, routed)          1.499    -0.065    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.049    -0.016 f  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.239     0.223    DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I0_O)        0.136     0.359 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/O
                         net (fo=59, routed)          0.682     1.041    DISPLAY/P2S_SEG/D[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.054     1.095 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=8, routed)           0.591     1.686    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X26Y42         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.670    38.764    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X26Y42         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
                         clock pessimism             -0.574    38.191    
                         clock uncertainty           -0.081    38.109    
    SLICE_X26Y42         FDSE (Setup_fdse_C_S)       -0.398    37.711    DISPLAY/P2S_SEG/buff_reg[7]
  -------------------------------------------------------------------
                         required time                         37.711    
                         arrival time                          -1.686    
  -------------------------------------------------------------------
                         slack                                 36.026    

Slack (MET) :             36.064ns  (required time - arrival time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.451ns (11.663%)  route 3.416ns (88.337%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.807    -1.787    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X25Y38         FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.223    -1.564 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=72, routed)          1.499    -0.065    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.049    -0.016 f  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.239     0.223    DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I0_O)        0.136     0.359 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/O
                         net (fo=59, routed)          1.678     2.037    core/buff_reg[1]_0[0]
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.043     2.080 r  core/buff[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.080    DISPLAY/P2S_SEG/buff_reg[30]_0[0]
    SLICE_X24Y38         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.667    38.761    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X24Y38         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[0]/C
                         clock pessimism             -0.570    38.192    
                         clock uncertainty           -0.081    38.110    
    SLICE_X24Y38         FDRE (Setup_fdre_C_D)        0.033    38.143    DISPLAY/P2S_SEG/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         38.143    
                         arrival time                          -2.080    
  -------------------------------------------------------------------
                         slack                                 36.064    

Slack (MET) :             36.106ns  (required time - arrival time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.451ns (11.795%)  route 3.373ns (88.205%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.574ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.807    -1.787    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X25Y38         FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.223    -1.564 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=72, routed)          1.499    -0.065    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.049    -0.016 f  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.239     0.223    DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I0_O)        0.136     0.359 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/O
                         net (fo=59, routed)          1.635     1.993    core/buff_reg[1]_0[0]
    SLICE_X26Y41         LUT6 (Prop_lut6_I5_O)        0.043     2.036 r  core/buff[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.036    DISPLAY/P2S_SEG/buff_reg[30]_0[13]
    SLICE_X26Y41         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.669    38.763    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X26Y41         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism             -0.574    38.190    
                         clock uncertainty           -0.081    38.108    
    SLICE_X26Y41         FDRE (Setup_fdre_C_D)        0.034    38.142    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                         38.142    
                         arrival time                          -2.036    
  -------------------------------------------------------------------
                         slack                                 36.106    

Slack (MET) :             36.116ns  (required time - arrival time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.451ns (11.828%)  route 3.362ns (88.172%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 38.762 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.574ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.807    -1.787    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X25Y38         FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.223    -1.564 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=72, routed)          1.499    -0.065    DISPLAY/P2S_SEG/s_clk_reg_0
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.049    -0.016 f  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.239     0.223    DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I0_O)        0.136     0.359 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/O
                         net (fo=59, routed)          1.624     1.983    core/buff_reg[1]_0[0]
    SLICE_X25Y39         LUT6 (Prop_lut6_I5_O)        0.043     2.026 r  core/buff[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.026    DISPLAY/P2S_SEG/buff_reg[30]_0[2]
    SLICE_X25Y39         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.668    38.762    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X25Y39         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[2]/C
                         clock pessimism             -0.574    38.189    
                         clock uncertainty           -0.081    38.107    
    SLICE_X25Y39         FDRE (Setup_fdre_C_D)        0.034    38.141    DISPLAY/P2S_SEG/buff_reg[2]
  -------------------------------------------------------------------
                         required time                         38.141    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 36.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.692    -0.501    BTN_SCAN/CLK_OUT3
    SLICE_X11Y84         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.100    -0.401 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.062    -0.338    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X11Y84         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.930    -0.528    BTN_SCAN/CLK_OUT3
    SLICE_X11Y84         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                         clock pessimism              0.028    -0.501    
    SLICE_X11Y84         FDRE (Hold_fdre_C_D)         0.049    -0.452    BTN_SCAN/FSM_onehot_btn_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.375%)  route 0.057ns (30.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.740    -0.453    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X35Y49         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.353 r  DISPLAY/P2S_SEG/buff_reg[59]/Q
                         net (fo=1, routed)           0.057    -0.296    DISPLAY/P2S_SEG/buff__0[59]
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.028    -0.268 r  DISPLAY/P2S_SEG/buff[60]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    DISPLAY/P2S_SEG/buff[60]_i_1_n_0
    SLICE_X34Y49         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.000    -0.458    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X34Y49         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[60]/C
                         clock pessimism              0.017    -0.442    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.060    -0.382    DISPLAY/P2S_SEG/buff_reg[60]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.586%)  route 0.083ns (39.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.740    -0.453    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X31Y43         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.100    -0.353 r  DISPLAY/P2S_SEG/buff_reg[22]/Q
                         net (fo=1, routed)           0.083    -0.269    DISPLAY/P2S_SEG/buff__0[22]
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.028    -0.241 r  DISPLAY/P2S_SEG/buff[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    DISPLAY/P2S_SEG/buff[23]_i_1_n_0
    SLICE_X30Y43         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.001    -0.457    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X30Y43         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                         clock pessimism              0.016    -0.442    
    SLICE_X30Y43         FDSE (Hold_fdse_C_D)         0.061    -0.381    DISPLAY/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.692    -0.501    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y84          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.118    -0.383 r  DISPLAY/P2S_LED/buff_reg[13]/Q
                         net (fo=1, routed)           0.077    -0.306    DISPLAY/P2S_LED/buff[13]
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.028    -0.278 r  DISPLAY/P2S_LED/buff[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    DISPLAY/P2S_LED/buff[14]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.930    -0.528    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism              0.039    -0.490    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.061    -0.429    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[63]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.157ns (60.836%)  route 0.101ns (39.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.740    -0.453    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X32Y47         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDSE (Prop_fdse_C_Q)         0.091    -0.362 r  DISPLAY/P2S_SEG/buff_reg[63]/Q
                         net (fo=1, routed)           0.101    -0.260    DISPLAY/P2S_SEG/buff__0[63]
    SLICE_X30Y47         LUT4 (Prop_lut4_I0_O)        0.066    -0.194 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=1, routed)           0.000    -0.194    DISPLAY/P2S_SEG/buff[64]_i_2_n_0
    SLICE_X30Y47         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.002    -0.456    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X30Y47         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism              0.038    -0.419    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.060    -0.359    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.326%)  route 0.112ns (46.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.740    -0.453    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X33Y48         FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.100    -0.353 r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/Q
                         net (fo=77, routed)          0.112    -0.241    DISPLAY/P2S_SEG/state[1]
    SLICE_X32Y48         LUT6 (Prop_lut6_I2_O)        0.028    -0.213 r  DISPLAY/P2S_SEG/buff[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    DISPLAY/P2S_SEG/buff[45]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.000    -0.458    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X32Y48         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/C
                         clock pessimism              0.017    -0.442    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.060    -0.382    DISPLAY/P2S_SEG/buff_reg[45]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.507%)  route 0.116ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.741    -0.452    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X30Y48         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.100    -0.352 r  DISPLAY/P2S_SEG/buff_reg[51]/Q
                         net (fo=1, routed)           0.116    -0.236    DISPLAY/P2S_SEG/buff__0[51]
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.028    -0.208 r  DISPLAY/P2S_SEG/buff[52]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    DISPLAY/P2S_SEG/buff[52]_i_1_n_0
    SLICE_X31Y48         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.002    -0.456    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X31Y48         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[52]/C
                         clock pessimism              0.016    -0.441    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.060    -0.381    DISPLAY/P2S_SEG/buff_reg[52]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.146ns (52.860%)  route 0.130ns (47.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.692    -0.501    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X10Y84         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.383 r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/Q
                         net (fo=15, routed)          0.130    -0.252    DISPLAY/P2S_LED/FSM_onehot_state_reg_n_0_[1]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.028    -0.224 r  DISPLAY/P2S_LED/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    DISPLAY/P2S_LED/FSM_onehot_state[2]_i_1_n_0
    SLICE_X10Y84         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.930    -0.528    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X10Y84         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.028    -0.501    
    SLICE_X10Y84         FDRE (Hold_fdre_C_D)         0.087    -0.414    DISPLAY/P2S_LED/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.014%)  route 0.128ns (49.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.740    -0.453    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X34Y47         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.100    -0.353 r  DISPLAY/P2S_SEG/data_count_reg[1]/Q
                         net (fo=4, routed)           0.128    -0.225    DISPLAY/P2S_SEG/sel0[1]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.028    -0.197 r  DISPLAY/P2S_SEG/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    DISPLAY/P2S_SEG/data_count[3]_i_1_n_0
    SLICE_X34Y47         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.000    -0.458    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X34Y47         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
                         clock pessimism              0.006    -0.453    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.061    -0.392    DISPLAY/P2S_SEG/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.313%)  route 0.139ns (48.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.691    -0.502    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.384 r  DISPLAY/P2S_LED/buff_reg[5]/Q
                         net (fo=1, routed)           0.139    -0.245    DISPLAY/P2S_LED/buff[5]
    SLICE_X8Y83          LUT6 (Prop_lut6_I3_O)        0.028    -0.217 r  DISPLAY/P2S_LED/buff[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    DISPLAY/P2S_LED/buff[6]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.929    -0.529    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C
                         clock pessimism              0.028    -0.502    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.087    -0.415    DISPLAY/P2S_LED/buff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X11Y84     BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X10Y84     DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X8Y84      DISPLAY/P2S_LED/buff_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X8Y84      DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X8Y84      DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X10Y86     DISPLAY/P2S_LED/data_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X10Y86     DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X30Y43     DISPLAY/P2S_SEG/buff_reg[31]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X11Y84     BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X11Y84     BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X10Y84     DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X10Y84     DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X8Y84      DISPLAY/P2S_LED/buff_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X8Y84      DISPLAY/P2S_LED/buff_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X8Y84      DISPLAY/P2S_LED/buff_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X8Y84      DISPLAY/P2S_LED/buff_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X8Y84      DISPLAY/P2S_LED/buff_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X8Y84      DISPLAY/P2S_LED/buff_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X11Y84     BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X11Y84     BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X11Y84     BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X11Y84     BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X11Y84     BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X11Y84     BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X11Y84     BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X11Y84     BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X11Y84     BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X11Y84     BTN_SCAN/FSM_onehot_btn_x_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       41.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.336ns  (required time - arrival time)
  Source:                 core/ctrl/rd_ctrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][28]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 0.266ns (3.203%)  route 8.039ns (96.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.546ns = ( 50.546 - 50.000 ) 
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.811     0.447    core/ctrl/debug_clk
    SLICE_X23Y39         FDCE                                         r  core/ctrl/rd_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.223     0.670 r  core/ctrl/rd_ctrl_reg[3]/Q
                         net (fo=869, routed)         8.039     8.709    core/ctrl/rd_ctrl[3]
    SLICE_X26Y70         LUT6 (Prop_lut6_I3_O)        0.043     8.752 r  core/ctrl/register[28][28]_i_1/O
                         net (fo=1, routed)           0.000     8.752    core/register/register_reg[28][31]_0[28]
    SLICE_X26Y70         FDCE                                         r  core/register/register_reg[28][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.491    50.546    core/register/debug_clk
    SLICE_X26Y70         FDCE                                         r  core/register/register_reg[28][28]/C  (IS_INVERTED)
                         clock pessimism             -0.402    50.144    
                         clock uncertainty           -0.095    50.050    
    SLICE_X26Y70         FDCE (Setup_fdce_C_D)        0.038    50.088    core/register/register_reg[28][28]
  -------------------------------------------------------------------
                         required time                         50.088    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 41.336    

Slack (MET) :             41.337ns  (required time - arrival time)
  Source:                 core/ctrl/rd_ctrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][28]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.303ns  (logic 0.266ns (3.204%)  route 8.037ns (96.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.546ns = ( 50.546 - 50.000 ) 
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.811     0.447    core/ctrl/debug_clk
    SLICE_X23Y39         FDCE                                         r  core/ctrl/rd_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.223     0.670 r  core/ctrl/rd_ctrl_reg[3]/Q
                         net (fo=869, routed)         8.037     8.707    core/ctrl/rd_ctrl[3]
    SLICE_X26Y70         LUT6 (Prop_lut6_I3_O)        0.043     8.750 r  core/ctrl/register[25][28]_i_1/O
                         net (fo=1, routed)           0.000     8.750    core/register/register_reg[25][31]_0[28]
    SLICE_X26Y70         FDCE                                         r  core/register/register_reg[25][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.491    50.546    core/register/debug_clk
    SLICE_X26Y70         FDCE                                         r  core/register/register_reg[25][28]/C  (IS_INVERTED)
                         clock pessimism             -0.402    50.144    
                         clock uncertainty           -0.095    50.050    
    SLICE_X26Y70         FDCE (Setup_fdce_C_D)        0.038    50.088    core/register/register_reg[25][28]
  -------------------------------------------------------------------
                         required time                         50.088    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 41.337    

Slack (MET) :             41.343ns  (required time - arrival time)
  Source:                 core/ctrl/rd_ctrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][28]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 0.266ns (3.206%)  route 8.032ns (96.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.547ns = ( 50.547 - 50.000 ) 
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.811     0.447    core/ctrl/debug_clk
    SLICE_X23Y39         FDCE                                         r  core/ctrl/rd_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.223     0.670 r  core/ctrl/rd_ctrl_reg[3]/Q
                         net (fo=869, routed)         8.032     8.702    core/ctrl/rd_ctrl[3]
    SLICE_X26Y69         LUT6 (Prop_lut6_I3_O)        0.043     8.745 r  core/ctrl/register[30][28]_i_1/O
                         net (fo=1, routed)           0.000     8.745    core/register/register_reg[30][31]_0[28]
    SLICE_X26Y69         FDCE                                         r  core/register/register_reg[30][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.492    50.547    core/register/debug_clk
    SLICE_X26Y69         FDCE                                         r  core/register/register_reg[30][28]/C  (IS_INVERTED)
                         clock pessimism             -0.402    50.145    
                         clock uncertainty           -0.095    50.051    
    SLICE_X26Y69         FDCE (Setup_fdce_C_D)        0.037    50.088    core/register/register_reg[30][28]
  -------------------------------------------------------------------
                         required time                         50.088    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 41.343    

Slack (MET) :             41.353ns  (required time - arrival time)
  Source:                 core/ctrl/rd_ctrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][30]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 0.266ns (3.212%)  route 8.016ns (96.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.541ns = ( 50.541 - 50.000 ) 
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.811     0.447    core/ctrl/debug_clk
    SLICE_X23Y39         FDCE                                         r  core/ctrl/rd_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.223     0.670 r  core/ctrl/rd_ctrl_reg[3]/Q
                         net (fo=869, routed)         8.016     8.686    core/ctrl/rd_ctrl[3]
    SLICE_X26Y74         LUT6 (Prop_lut6_I3_O)        0.043     8.729 r  core/ctrl/register[31][30]_i_1/O
                         net (fo=1, routed)           0.000     8.729    core/register/register_reg[31][31]_0[30]
    SLICE_X26Y74         FDCE                                         r  core/register/register_reg[31][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.486    50.541    core/register/debug_clk
    SLICE_X26Y74         FDCE                                         r  core/register/register_reg[31][30]/C  (IS_INVERTED)
                         clock pessimism             -0.402    50.139    
                         clock uncertainty           -0.095    50.045    
    SLICE_X26Y74         FDCE (Setup_fdce_C_D)        0.037    50.082    core/register/register_reg[31][30]
  -------------------------------------------------------------------
                         required time                         50.082    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                 41.353    

Slack (MET) :             41.454ns  (required time - arrival time)
  Source:                 core/ctrl/rd_ctrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][28]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.187ns  (logic 0.266ns (3.249%)  route 7.921ns (96.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.547ns = ( 50.547 - 50.000 ) 
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.811     0.447    core/ctrl/debug_clk
    SLICE_X23Y39         FDCE                                         r  core/ctrl/rd_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.223     0.670 r  core/ctrl/rd_ctrl_reg[3]/Q
                         net (fo=869, routed)         7.921     8.591    core/ctrl/rd_ctrl[3]
    SLICE_X26Y69         LUT6 (Prop_lut6_I3_O)        0.043     8.634 r  core/ctrl/register[29][28]_i_1/O
                         net (fo=1, routed)           0.000     8.634    core/register/register_reg[29][31]_0[28]
    SLICE_X26Y69         FDCE                                         r  core/register/register_reg[29][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.492    50.547    core/register/debug_clk
    SLICE_X26Y69         FDCE                                         r  core/register/register_reg[29][28]/C  (IS_INVERTED)
                         clock pessimism             -0.402    50.145    
                         clock uncertainty           -0.095    50.051    
    SLICE_X26Y69         FDCE (Setup_fdce_C_D)        0.038    50.089    core/register/register_reg[29][28]
  -------------------------------------------------------------------
                         required time                         50.089    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                 41.454    

Slack (MET) :             41.458ns  (required time - arrival time)
  Source:                 core/ctrl/rd_ctrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[12][30]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 0.266ns (3.253%)  route 7.910ns (96.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.540ns = ( 50.540 - 50.000 ) 
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.811     0.447    core/ctrl/debug_clk
    SLICE_X23Y39         FDCE                                         r  core/ctrl/rd_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.223     0.670 r  core/ctrl/rd_ctrl_reg[3]/Q
                         net (fo=869, routed)         7.910     8.581    core/ctrl/rd_ctrl[3]
    SLICE_X31Y75         LUT6 (Prop_lut6_I4_O)        0.043     8.624 r  core/ctrl/register[12][30]_i_1/O
                         net (fo=1, routed)           0.000     8.624    core/register/register_reg[12][31]_0[30]
    SLICE_X31Y75         FDCE                                         r  core/register/register_reg[12][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.485    50.540    core/register/debug_clk
    SLICE_X31Y75         FDCE                                         r  core/register/register_reg[12][30]/C  (IS_INVERTED)
                         clock pessimism             -0.402    50.138    
                         clock uncertainty           -0.095    50.044    
    SLICE_X31Y75         FDCE (Setup_fdce_C_D)        0.038    50.082    core/register/register_reg[12][30]
  -------------------------------------------------------------------
                         required time                         50.082    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                 41.458    

Slack (MET) :             41.463ns  (required time - arrival time)
  Source:                 core/ctrl/rd_ctrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][30]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.171ns  (logic 0.266ns (3.255%)  route 7.905ns (96.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.540ns = ( 50.540 - 50.000 ) 
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.811     0.447    core/ctrl/debug_clk
    SLICE_X23Y39         FDCE                                         r  core/ctrl/rd_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.223     0.670 r  core/ctrl/rd_ctrl_reg[3]/Q
                         net (fo=869, routed)         7.905     8.576    core/ctrl/rd_ctrl[3]
    SLICE_X31Y75         LUT6 (Prop_lut6_I4_O)        0.043     8.619 r  core/ctrl/register[11][30]_i_1/O
                         net (fo=1, routed)           0.000     8.619    core/register/register_reg[11][31]_0[30]
    SLICE_X31Y75         FDCE                                         r  core/register/register_reg[11][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.485    50.540    core/register/debug_clk
    SLICE_X31Y75         FDCE                                         r  core/register/register_reg[11][30]/C  (IS_INVERTED)
                         clock pessimism             -0.402    50.138    
                         clock uncertainty           -0.095    50.044    
    SLICE_X31Y75         FDCE (Setup_fdce_C_D)        0.038    50.082    core/register/register_reg[11][30]
  -------------------------------------------------------------------
                         required time                         50.082    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                 41.463    

Slack (MET) :             41.524ns  (required time - arrival time)
  Source:                 core/ctrl/rd_ctrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[18][30]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 0.266ns (3.279%)  route 7.846ns (96.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.542ns = ( 50.542 - 50.000 ) 
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.811     0.447    core/ctrl/debug_clk
    SLICE_X23Y39         FDCE                                         r  core/ctrl/rd_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.223     0.670 r  core/ctrl/rd_ctrl_reg[3]/Q
                         net (fo=869, routed)         7.846     8.516    core/ctrl/rd_ctrl[3]
    SLICE_X28Y72         LUT6 (Prop_lut6_I0_O)        0.043     8.559 r  core/ctrl/register[18][30]_i_1/O
                         net (fo=1, routed)           0.000     8.559    core/register/register_reg[18][31]_0[30]
    SLICE_X28Y72         FDCE                                         r  core/register/register_reg[18][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.487    50.542    core/register/debug_clk
    SLICE_X28Y72         FDCE                                         r  core/register/register_reg[18][30]/C  (IS_INVERTED)
                         clock pessimism             -0.402    50.140    
                         clock uncertainty           -0.095    50.046    
    SLICE_X28Y72         FDCE (Setup_fdce_C_D)        0.038    50.084    core/register/register_reg[18][30]
  -------------------------------------------------------------------
                         required time                         50.084    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 41.524    

Slack (MET) :             41.526ns  (required time - arrival time)
  Source:                 core/ctrl/rd_ctrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[17][30]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.110ns  (logic 0.266ns (3.280%)  route 7.844ns (96.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.542ns = ( 50.542 - 50.000 ) 
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.811     0.447    core/ctrl/debug_clk
    SLICE_X23Y39         FDCE                                         r  core/ctrl/rd_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.223     0.670 r  core/ctrl/rd_ctrl_reg[3]/Q
                         net (fo=869, routed)         7.844     8.515    core/ctrl/rd_ctrl[3]
    SLICE_X28Y72         LUT6 (Prop_lut6_I0_O)        0.043     8.558 r  core/ctrl/register[17][30]_i_1/O
                         net (fo=1, routed)           0.000     8.558    core/register/register_reg[17][31]_0[30]
    SLICE_X28Y72         FDCE                                         r  core/register/register_reg[17][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.487    50.542    core/register/debug_clk
    SLICE_X28Y72         FDCE                                         r  core/register/register_reg[17][30]/C  (IS_INVERTED)
                         clock pessimism             -0.402    50.140    
                         clock uncertainty           -0.095    50.046    
    SLICE_X28Y72         FDCE (Setup_fdce_C_D)        0.038    50.084    core/register/register_reg[17][30]
  -------------------------------------------------------------------
                         required time                         50.084    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                 41.526    

Slack (MET) :             41.552ns  (required time - arrival time)
  Source:                 core/ctrl/rd_ctrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[3][30]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.085ns  (logic 0.266ns (3.290%)  route 7.819ns (96.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.543ns = ( 50.543 - 50.000 ) 
    Source Clock Delay      (SCD):    0.447ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.811     0.447    core/ctrl/debug_clk
    SLICE_X23Y39         FDCE                                         r  core/ctrl/rd_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDCE (Prop_fdce_C_Q)         0.223     0.670 r  core/ctrl/rd_ctrl_reg[3]/Q
                         net (fo=869, routed)         7.819     8.490    core/ctrl/rd_ctrl[3]
    SLICE_X26Y72         LUT6 (Prop_lut6_I1_O)        0.043     8.533 r  core/ctrl/register[3][30]_i_1/O
                         net (fo=1, routed)           0.000     8.533    core/register/register_reg[3][31]_0[30]
    SLICE_X26Y72         FDCE                                         r  core/register/register_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.488    50.543    core/register/debug_clk
    SLICE_X26Y72         FDCE                                         r  core/register/register_reg[3][30]/C  (IS_INVERTED)
                         clock pessimism             -0.402    50.141    
                         clock uncertainty           -0.095    50.047    
    SLICE_X26Y72         FDCE (Setup_fdce_C_D)        0.038    50.085    core/register/register_reg[3][30]
  -------------------------------------------------------------------
                         required time                         50.085    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                 41.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 core/mem/addr_reg[8]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_768_1023_29_29/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.294%)  route 0.106ns (53.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.690     0.507    core/mem/debug_clk
    SLICE_X19Y66         FDRE                                         r  core/mem/addr_reg[8]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.091     0.598 r  core/mem/addr_reg[8]_rep__2/Q
                         net (fo=288, routed)         0.106     0.704    core/mem/ram/data_reg_768_1023_29_29/A6
    SLICE_X16Y65         RAMS64E                                      r  core/mem/ram/data_reg_768_1023_29_29/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.929     0.765    core/mem/ram/data_reg_768_1023_29_29/WCLK
    SLICE_X16Y65         RAMS64E                                      r  core/mem/ram/data_reg_768_1023_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.245     0.520    
    SLICE_X16Y65         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.128     0.648    core/mem/ram/data_reg_768_1023_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 core/mem/addr_reg[8]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_768_1023_29_29/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.294%)  route 0.106ns (53.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.690     0.507    core/mem/debug_clk
    SLICE_X19Y66         FDRE                                         r  core/mem/addr_reg[8]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.091     0.598 r  core/mem/addr_reg[8]_rep__2/Q
                         net (fo=288, routed)         0.106     0.704    core/mem/ram/data_reg_768_1023_29_29/A6
    SLICE_X16Y65         RAMS64E                                      r  core/mem/ram/data_reg_768_1023_29_29/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.929     0.765    core/mem/ram/data_reg_768_1023_29_29/WCLK
    SLICE_X16Y65         RAMS64E                                      r  core/mem/ram/data_reg_768_1023_29_29/RAMS64E_B/CLK
                         clock pessimism             -0.245     0.520    
    SLICE_X16Y65         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.128     0.648    core/mem/ram/data_reg_768_1023_29_29/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 core/mem/addr_reg[8]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_768_1023_29_29/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.294%)  route 0.106ns (53.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.690     0.507    core/mem/debug_clk
    SLICE_X19Y66         FDRE                                         r  core/mem/addr_reg[8]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.091     0.598 r  core/mem/addr_reg[8]_rep__2/Q
                         net (fo=288, routed)         0.106     0.704    core/mem/ram/data_reg_768_1023_29_29/A6
    SLICE_X16Y65         RAMS64E                                      r  core/mem/ram/data_reg_768_1023_29_29/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.929     0.765    core/mem/ram/data_reg_768_1023_29_29/WCLK
    SLICE_X16Y65         RAMS64E                                      r  core/mem/ram/data_reg_768_1023_29_29/RAMS64E_C/CLK
                         clock pessimism             -0.245     0.520    
    SLICE_X16Y65         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.128     0.648    core/mem/ram/data_reg_768_1023_29_29/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 core/mem/addr_reg[8]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_768_1023_29_29/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.294%)  route 0.106ns (53.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.690     0.507    core/mem/debug_clk
    SLICE_X19Y66         FDRE                                         r  core/mem/addr_reg[8]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.091     0.598 r  core/mem/addr_reg[8]_rep__2/Q
                         net (fo=288, routed)         0.106     0.704    core/mem/ram/data_reg_768_1023_29_29/A6
    SLICE_X16Y65         RAMS64E                                      r  core/mem/ram/data_reg_768_1023_29_29/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.929     0.765    core/mem/ram/data_reg_768_1023_29_29/WCLK
    SLICE_X16Y65         RAMS64E                                      r  core/mem/ram/data_reg_768_1023_29_29/RAMS64E_D/CLK
                         clock pessimism             -0.245     0.520    
    SLICE_X16Y65         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.128     0.648    core/mem/ram/data_reg_768_1023_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 core/mem/rs2_data_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_512_767_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.816%)  route 0.123ns (55.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.690     0.507    core/mem/debug_clk
    SLICE_X17Y66         FDRE                                         r  core/mem/rs2_data_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y66         FDRE (Prop_fdre_C_Q)         0.100     0.607 r  core/mem/rs2_data_reg_reg[29]/Q
                         net (fo=32, routed)          0.123     0.730    core/mem/ram/data_reg_512_767_29_29/D
    SLICE_X14Y65         RAMS64E                                      r  core/mem/ram/data_reg_512_767_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.930     0.766    core/mem/ram/data_reg_512_767_29_29/WCLK
    SLICE_X14Y65         RAMS64E                                      r  core/mem/ram/data_reg_512_767_29_29/RAMS64E_D/CLK
                         clock pessimism             -0.227     0.539    
    SLICE_X14Y65         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.129     0.668    core/mem/ram/data_reg_512_767_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 core/mem/addr_reg[8]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.694%)  route 0.113ns (55.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.690     0.507    core/mem/debug_clk
    SLICE_X19Y66         FDRE                                         r  core/mem/addr_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.091     0.598 r  core/mem/addr_reg[8]_rep__3/Q
                         net (fo=96, routed)          0.113     0.711    core/mem/ram/data_reg_1024_1279_31_31/A6
    SLICE_X18Y68         RAMS64E                                      r  core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.926     0.762    core/mem/ram/data_reg_1024_1279_31_31/WCLK
    SLICE_X18Y68         RAMS64E                                      r  core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_A/CLK
                         clock pessimism             -0.245     0.517    
    SLICE_X18Y68         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.130     0.647    core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 core/mem/addr_reg[8]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.694%)  route 0.113ns (55.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.690     0.507    core/mem/debug_clk
    SLICE_X19Y66         FDRE                                         r  core/mem/addr_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.091     0.598 r  core/mem/addr_reg[8]_rep__3/Q
                         net (fo=96, routed)          0.113     0.711    core/mem/ram/data_reg_1024_1279_31_31/A6
    SLICE_X18Y68         RAMS64E                                      r  core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.926     0.762    core/mem/ram/data_reg_1024_1279_31_31/WCLK
    SLICE_X18Y68         RAMS64E                                      r  core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_B/CLK
                         clock pessimism             -0.245     0.517    
    SLICE_X18Y68         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.130     0.647    core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 core/mem/addr_reg[8]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.694%)  route 0.113ns (55.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.690     0.507    core/mem/debug_clk
    SLICE_X19Y66         FDRE                                         r  core/mem/addr_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.091     0.598 r  core/mem/addr_reg[8]_rep__3/Q
                         net (fo=96, routed)          0.113     0.711    core/mem/ram/data_reg_1024_1279_31_31/A6
    SLICE_X18Y68         RAMS64E                                      r  core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.926     0.762    core/mem/ram/data_reg_1024_1279_31_31/WCLK
    SLICE_X18Y68         RAMS64E                                      r  core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_C/CLK
                         clock pessimism             -0.245     0.517    
    SLICE_X18Y68         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.130     0.647    core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 core/mem/addr_reg[8]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.694%)  route 0.113ns (55.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.690     0.507    core/mem/debug_clk
    SLICE_X19Y66         FDRE                                         r  core/mem/addr_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.091     0.598 r  core/mem/addr_reg[8]_rep__3/Q
                         net (fo=96, routed)          0.113     0.711    core/mem/ram/data_reg_1024_1279_31_31/A6
    SLICE_X18Y68         RAMS64E                                      r  core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.926     0.762    core/mem/ram/data_reg_1024_1279_31_31/WCLK
    SLICE_X18Y68         RAMS64E                                      r  core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_D/CLK
                         clock pessimism             -0.245     0.517    
    SLICE_X18Y68         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.130     0.647    core/mem/ram/data_reg_1024_1279_31_31/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 core/mem/addr_reg[8]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_1536_1791_29_29/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.091ns (42.911%)  route 0.121ns (57.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.690     0.507    core/mem/debug_clk
    SLICE_X19Y66         FDRE                                         r  core/mem/addr_reg[8]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.091     0.598 r  core/mem/addr_reg[8]_rep__2/Q
                         net (fo=288, routed)         0.121     0.719    core/mem/ram/data_reg_1536_1791_29_29/A6
    SLICE_X16Y66         RAMS64E                                      r  core/mem/ram/data_reg_1536_1791_29_29/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.928     0.764    core/mem/ram/data_reg_1536_1791_29_29/WCLK
    SLICE_X16Y66         RAMS64E                                      r  core/mem/ram/data_reg_1536_1791_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.245     0.519    
    SLICE_X16Y66         RAMS64E (Hold_rams64e_CLK_WADR6)
                                                      0.128     0.647    core/mem/ram/data_reg_1536_1791_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    IR_ID_reg[30]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y2    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X4Y72      rst_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X5Y72      rst_count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X5Y72      rst_count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X5Y72      rst_count_reg[9]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X30Y53     core/REG_PC/Q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X30Y53     core/REG_PC/Q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X30Y53     core/REG_PC/Q_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y54     core/mem/ram/data_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y54     core/mem/ram/data_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X22Y46     core/mem/ram/data_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y54     core/mem/ram/data_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y54     core/mem/ram/data_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 core/register/register_reg[27][0]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@160.000ns - clkout3 fall@150.000ns)
  Data Path Delay:        6.043ns  (logic 2.192ns (36.274%)  route 3.851ns (63.726%))
  Logic Levels:           14  (CARRY4=6 LUT3=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 158.764 - 160.000 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 150.433 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)  150.000   150.000 f  
    AC18                                              0.000   150.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000   150.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   150.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   152.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160   143.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469   146.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   146.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466   147.872    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043   147.915 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629   148.543    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   148.636 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.797   150.433    core/register/debug_clk
    SLICE_X35Y32         FDCE                                         r  core/register/register_reg[27][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.228   150.661 r  core/register/register_reg[27][0]/Q
                         net (fo=5, routed)           0.477   151.138    core/register[27]_25[0]
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.043   151.181 r  core/buff[30]_i_352/O
                         net (fo=2, routed)           0.353   151.534    core/buff[30]_i_352_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.043   151.577 r  core/buff[30]_i_355/O
                         net (fo=1, routed)           0.000   151.577    core/buff[30]_i_355_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109   151.686 r  core/buff_reg[30]_i_302/O[1]
                         net (fo=2, routed)           0.403   152.089    core/buff_reg[30]_i_302_n_6
    SLICE_X30Y35         LUT3 (Prop_lut3_I0_O)        0.135   152.224 r  core/buff[22]_i_49/O
                         net (fo=2, routed)           0.230   152.454    core/buff[22]_i_49_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.309   152.763 r  core/buff_reg[22]_i_39/O[3]
                         net (fo=2, routed)           0.521   153.284    core/buff_reg[22]_i_39_n_4
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.128   153.412 r  core/buff[22]_i_18/O
                         net (fo=2, routed)           0.436   153.848    core/buff[22]_i_18_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I3_O)        0.135   153.983 r  core/buff[22]_i_22/O
                         net (fo=1, routed)           0.000   153.983    core/buff[22]_i_22_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266   154.249 r  core/buff_reg[22]_i_12/O[2]
                         net (fo=2, routed)           0.546   154.795    core/buff_reg[22]_i_12_n_5
    SLICE_X32Y39         LUT3 (Prop_lut3_I0_O)        0.129   154.924 r  core/buff[14]_i_4/O
                         net (fo=2, routed)           0.352   155.276    core/buff[14]_i_4_n_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.132   155.408 r  core/buff[14]_i_8/O
                         net (fo=1, routed)           0.000   155.408    core/buff[14]_i_8_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   155.601 r  core/buff_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000   155.601    core/buff_reg[14]_i_3_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   155.654 r  core/buff_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000   155.654    core/buff_reg[22]_i_3_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166   155.820 r  core/buff_reg[30]_i_3/O[1]
                         net (fo=7, routed)           0.533   156.353    core/debug_data[13]
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.123   156.476 r  core/buff[27]_i_1/O
                         net (fo=1, routed)           0.000   156.476    DISPLAY/P2S_SEG/buff_reg[30]_0[24]
    SLICE_X30Y44         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  160.000   160.000 r  
    AC18                                              0.000   160.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   160.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   160.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   161.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   154.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   157.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   157.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.670   158.764    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X30Y44         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[27]/C
                         clock pessimism             -0.832   157.933    
                         clock uncertainty           -0.215   157.718    
    SLICE_X30Y44         FDRE (Setup_fdre_C_D)        0.034   157.752    DISPLAY/P2S_SEG/buff_reg[27]
  -------------------------------------------------------------------
                         required time                        157.752    
                         arrival time                        -156.476    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 core/register/register_reg[27][0]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@160.000ns - clkout3 fall@150.000ns)
  Data Path Delay:        6.028ns  (logic 2.192ns (36.366%)  route 3.836ns (63.634%))
  Logic Levels:           14  (CARRY4=6 LUT3=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 158.764 - 160.000 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 150.433 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)  150.000   150.000 f  
    AC18                                              0.000   150.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000   150.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   150.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   152.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160   143.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469   146.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   146.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466   147.872    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043   147.915 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629   148.543    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   148.636 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.797   150.433    core/register/debug_clk
    SLICE_X35Y32         FDCE                                         r  core/register/register_reg[27][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.228   150.661 r  core/register/register_reg[27][0]/Q
                         net (fo=5, routed)           0.477   151.138    core/register[27]_25[0]
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.043   151.181 r  core/buff[30]_i_352/O
                         net (fo=2, routed)           0.353   151.534    core/buff[30]_i_352_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.043   151.577 r  core/buff[30]_i_355/O
                         net (fo=1, routed)           0.000   151.577    core/buff[30]_i_355_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109   151.686 r  core/buff_reg[30]_i_302/O[1]
                         net (fo=2, routed)           0.403   152.089    core/buff_reg[30]_i_302_n_6
    SLICE_X30Y35         LUT3 (Prop_lut3_I0_O)        0.135   152.224 r  core/buff[22]_i_49/O
                         net (fo=2, routed)           0.230   152.454    core/buff[22]_i_49_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.309   152.763 r  core/buff_reg[22]_i_39/O[3]
                         net (fo=2, routed)           0.521   153.284    core/buff_reg[22]_i_39_n_4
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.128   153.412 r  core/buff[22]_i_18/O
                         net (fo=2, routed)           0.436   153.848    core/buff[22]_i_18_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I3_O)        0.135   153.983 r  core/buff[22]_i_22/O
                         net (fo=1, routed)           0.000   153.983    core/buff[22]_i_22_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266   154.249 r  core/buff_reg[22]_i_12/O[2]
                         net (fo=2, routed)           0.546   154.795    core/buff_reg[22]_i_12_n_5
    SLICE_X32Y39         LUT3 (Prop_lut3_I0_O)        0.129   154.924 r  core/buff[14]_i_4/O
                         net (fo=2, routed)           0.352   155.276    core/buff[14]_i_4_n_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.132   155.408 r  core/buff[14]_i_8/O
                         net (fo=1, routed)           0.000   155.408    core/buff[14]_i_8_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   155.601 r  core/buff_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000   155.601    core/buff_reg[14]_i_3_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   155.654 r  core/buff_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000   155.654    core/buff_reg[22]_i_3_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166   155.820 f  core/buff_reg[30]_i_3/O[1]
                         net (fo=7, routed)           0.518   156.338    core/debug_data[13]
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.123   156.461 r  core/buff[28]_i_1/O
                         net (fo=1, routed)           0.000   156.461    DISPLAY/P2S_SEG/buff_reg[30]_0[25]
    SLICE_X31Y44         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  160.000   160.000 r  
    AC18                                              0.000   160.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   160.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   160.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   161.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   154.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   157.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   157.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.670   158.764    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X31Y44         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[28]/C
                         clock pessimism             -0.832   157.933    
                         clock uncertainty           -0.215   157.718    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.033   157.751    DISPLAY/P2S_SEG/buff_reg[28]
  -------------------------------------------------------------------
                         required time                        157.751    
                         arrival time                        -156.461    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 core/register/register_reg[29][4]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@160.000ns - clkout3 fall@150.000ns)
  Data Path Delay:        6.023ns  (logic 2.056ns (34.137%)  route 3.967ns (65.863%))
  Logic Levels:           14  (CARRY4=5 LUT3=4 LUT4=4 LUT6=1)
  Clock Path Skew:        -2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 158.764 - 160.000 ) 
    Source Clock Delay      (SCD):    0.436ns = ( 150.436 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)  150.000   150.000 f  
    AC18                                              0.000   150.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000   150.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   150.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   152.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160   143.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469   146.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   146.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466   147.872    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043   147.915 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629   148.543    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   148.636 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.800   150.436    core/register/debug_clk
    SLICE_X35Y35         FDCE                                         r  core/register/register_reg[29][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.228   150.664 r  core/register/register_reg[29][4]/Q
                         net (fo=5, routed)           0.447   151.111    core/register[29]_27[4]
    SLICE_X34Y36         LUT3 (Prop_lut3_I2_O)        0.051   151.162 r  core/buff[30]_i_336/O
                         net (fo=2, routed)           0.473   151.635    core/buff[30]_i_336_n_0
    SLICE_X34Y36         LUT4 (Prop_lut4_I3_O)        0.136   151.771 r  core/buff[30]_i_340/O
                         net (fo=1, routed)           0.000   151.771    core/buff[30]_i_340_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   152.038 r  core/buff_reg[30]_i_300/CO[3]
                         net (fo=1, routed)           0.000   152.038    core/buff_reg[30]_i_300_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111   152.149 r  core/buff_reg[30]_i_298/O[2]
                         net (fo=2, routed)           0.447   152.596    core/buff_reg[30]_i_298_n_5
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.129   152.725 r  core/buff[30]_i_110/O
                         net (fo=2, routed)           0.367   153.092    core/buff[30]_i_110_n_0
    SLICE_X30Y37         LUT4 (Prop_lut4_I3_O)        0.132   153.224 r  core/buff[30]_i_114/O
                         net (fo=1, routed)           0.000   153.224    core/buff[30]_i_114_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116   153.340 r  core/buff_reg[30]_i_65/O[3]
                         net (fo=2, routed)           0.342   153.682    core/buff_reg[30]_i_65_n_4
    SLICE_X25Y38         LUT3 (Prop_lut3_I0_O)        0.120   153.802 r  core/buff[30]_i_19/O
                         net (fo=2, routed)           0.532   154.334    core/buff[30]_i_19_n_0
    SLICE_X28Y39         LUT4 (Prop_lut4_I3_O)        0.043   154.377 r  core/buff[30]_i_23/O
                         net (fo=1, routed)           0.000   154.377    core/buff[30]_i_23_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124   154.501 r  core/buff_reg[30]_i_11/O[0]
                         net (fo=2, routed)           0.519   155.020    core/buff_reg[30]_i_11_n_7
    SLICE_X33Y41         LUT3 (Prop_lut3_I0_O)        0.124   155.143 r  core/buff[30]_i_5/O
                         net (fo=2, routed)           0.355   155.498    core/buff[30]_i_5_n_0
    SLICE_X32Y41         LUT4 (Prop_lut4_I3_O)        0.043   155.541 r  core/buff[30]_i_9/O
                         net (fo=1, routed)           0.000   155.541    core/buff[30]_i_9_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312   155.853 r  core/buff_reg[30]_i_3/O[3]
                         net (fo=7, routed)           0.486   156.339    core/debug_data[15]
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.120   156.459 r  core/buff[24]_i_1/O
                         net (fo=1, routed)           0.000   156.459    DISPLAY/P2S_SEG/buff_reg[30]_0[21]
    SLICE_X30Y44         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  160.000   160.000 r  
    AC18                                              0.000   160.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   160.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   160.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   161.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   154.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   157.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   157.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.670   158.764    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X30Y44         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[24]/C
                         clock pessimism             -0.832   157.933    
                         clock uncertainty           -0.215   157.718    
    SLICE_X30Y44         FDRE (Setup_fdre_C_D)        0.033   157.751    DISPLAY/P2S_SEG/buff_reg[24]
  -------------------------------------------------------------------
                         required time                        157.751    
                         arrival time                        -156.459    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 core/register/register_reg[27][0]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@160.000ns - clkout3 fall@150.000ns)
  Data Path Delay:        6.027ns  (logic 2.138ns (35.475%)  route 3.889ns (64.525%))
  Logic Levels:           14  (CARRY4=6 LUT3=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 158.764 - 160.000 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 150.433 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)  150.000   150.000 f  
    AC18                                              0.000   150.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000   150.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   150.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   152.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160   143.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469   146.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   146.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466   147.872    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043   147.915 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629   148.543    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   148.636 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.797   150.433    core/register/debug_clk
    SLICE_X35Y32         FDCE                                         r  core/register/register_reg[27][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.228   150.661 r  core/register/register_reg[27][0]/Q
                         net (fo=5, routed)           0.477   151.138    core/register[27]_25[0]
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.043   151.181 r  core/buff[30]_i_352/O
                         net (fo=2, routed)           0.353   151.534    core/buff[30]_i_352_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.043   151.577 r  core/buff[30]_i_355/O
                         net (fo=1, routed)           0.000   151.577    core/buff[30]_i_355_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109   151.686 r  core/buff_reg[30]_i_302/O[1]
                         net (fo=2, routed)           0.403   152.089    core/buff_reg[30]_i_302_n_6
    SLICE_X30Y35         LUT3 (Prop_lut3_I0_O)        0.135   152.224 r  core/buff[22]_i_49/O
                         net (fo=2, routed)           0.230   152.454    core/buff[22]_i_49_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.309   152.763 r  core/buff_reg[22]_i_39/O[3]
                         net (fo=2, routed)           0.521   153.284    core/buff_reg[22]_i_39_n_4
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.128   153.412 r  core/buff[22]_i_18/O
                         net (fo=2, routed)           0.436   153.848    core/buff[22]_i_18_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I3_O)        0.135   153.983 r  core/buff[22]_i_22/O
                         net (fo=1, routed)           0.000   153.983    core/buff[22]_i_22_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266   154.249 r  core/buff_reg[22]_i_12/O[2]
                         net (fo=2, routed)           0.546   154.795    core/buff_reg[22]_i_12_n_5
    SLICE_X32Y39         LUT3 (Prop_lut3_I0_O)        0.129   154.924 r  core/buff[14]_i_4/O
                         net (fo=2, routed)           0.352   155.276    core/buff[14]_i_4_n_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.132   155.408 r  core/buff[14]_i_8/O
                         net (fo=1, routed)           0.000   155.408    core/buff[14]_i_8_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   155.601 r  core/buff_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000   155.601    core/buff_reg[14]_i_3_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   155.654 r  core/buff_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000   155.654    core/buff_reg[22]_i_3_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111   155.765 r  core/buff_reg[30]_i_3/O[0]
                         net (fo=7, routed)           0.571   156.336    core/debug_data[12]
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   156.460 r  core/buff[30]_i_1/O
                         net (fo=1, routed)           0.000   156.460    DISPLAY/P2S_SEG/buff_reg[30]_0[27]
    SLICE_X31Y44         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  160.000   160.000 r  
    AC18                                              0.000   160.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   160.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   160.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   161.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   154.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   157.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   157.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.670   158.764    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X31Y44         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism             -0.832   157.933    
                         clock uncertainty           -0.215   157.718    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.034   157.752    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                        157.752    
                         arrival time                        -156.460    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 core/register/register_reg[27][0]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@160.000ns - clkout3 fall@150.000ns)
  Data Path Delay:        6.025ns  (logic 2.138ns (35.487%)  route 3.887ns (64.513%))
  Logic Levels:           14  (CARRY4=6 LUT3=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 158.764 - 160.000 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 150.433 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)  150.000   150.000 f  
    AC18                                              0.000   150.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000   150.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   150.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   152.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160   143.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469   146.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   146.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466   147.872    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043   147.915 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629   148.543    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   148.636 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.797   150.433    core/register/debug_clk
    SLICE_X35Y32         FDCE                                         r  core/register/register_reg[27][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.228   150.661 r  core/register/register_reg[27][0]/Q
                         net (fo=5, routed)           0.477   151.138    core/register[27]_25[0]
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.043   151.181 r  core/buff[30]_i_352/O
                         net (fo=2, routed)           0.353   151.534    core/buff[30]_i_352_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.043   151.577 r  core/buff[30]_i_355/O
                         net (fo=1, routed)           0.000   151.577    core/buff[30]_i_355_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109   151.686 r  core/buff_reg[30]_i_302/O[1]
                         net (fo=2, routed)           0.403   152.089    core/buff_reg[30]_i_302_n_6
    SLICE_X30Y35         LUT3 (Prop_lut3_I0_O)        0.135   152.224 r  core/buff[22]_i_49/O
                         net (fo=2, routed)           0.230   152.454    core/buff[22]_i_49_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.309   152.763 r  core/buff_reg[22]_i_39/O[3]
                         net (fo=2, routed)           0.521   153.284    core/buff_reg[22]_i_39_n_4
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.128   153.412 r  core/buff[22]_i_18/O
                         net (fo=2, routed)           0.436   153.848    core/buff[22]_i_18_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I3_O)        0.135   153.983 r  core/buff[22]_i_22/O
                         net (fo=1, routed)           0.000   153.983    core/buff[22]_i_22_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266   154.249 r  core/buff_reg[22]_i_12/O[2]
                         net (fo=2, routed)           0.546   154.795    core/buff_reg[22]_i_12_n_5
    SLICE_X32Y39         LUT3 (Prop_lut3_I0_O)        0.129   154.924 r  core/buff[14]_i_4/O
                         net (fo=2, routed)           0.352   155.276    core/buff[14]_i_4_n_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.132   155.408 r  core/buff[14]_i_8/O
                         net (fo=1, routed)           0.000   155.408    core/buff[14]_i_8_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   155.601 r  core/buff_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000   155.601    core/buff_reg[14]_i_3_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   155.654 r  core/buff_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000   155.654    core/buff_reg[22]_i_3_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111   155.765 r  core/buff_reg[30]_i_3/O[0]
                         net (fo=7, routed)           0.569   156.334    core/debug_data[12]
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   156.458 r  core/buff[29]_i_1/O
                         net (fo=1, routed)           0.000   156.458    DISPLAY/P2S_SEG/buff_reg[30]_0[26]
    SLICE_X31Y44         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  160.000   160.000 r  
    AC18                                              0.000   160.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   160.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   160.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   161.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   154.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   157.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   157.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.670   158.764    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X31Y44         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/C
                         clock pessimism             -0.832   157.933    
                         clock uncertainty           -0.215   157.718    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.034   157.752    DISPLAY/P2S_SEG/buff_reg[29]
  -------------------------------------------------------------------
                         required time                        157.752    
                         arrival time                        -156.458    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 core/register/register_reg[27][0]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@160.000ns - clkout3 fall@150.000ns)
  Data Path Delay:        6.010ns  (logic 2.139ns (35.593%)  route 3.871ns (64.407%))
  Logic Levels:           13  (CARRY4=5 LUT3=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 158.763 - 160.000 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 150.433 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)  150.000   150.000 f  
    AC18                                              0.000   150.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000   150.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   150.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   152.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160   143.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469   146.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   146.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466   147.872    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043   147.915 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629   148.543    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   148.636 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.797   150.433    core/register/debug_clk
    SLICE_X35Y32         FDCE                                         r  core/register/register_reg[27][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.228   150.661 r  core/register/register_reg[27][0]/Q
                         net (fo=5, routed)           0.477   151.138    core/register[27]_25[0]
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.043   151.181 r  core/buff[30]_i_352/O
                         net (fo=2, routed)           0.353   151.534    core/buff[30]_i_352_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.043   151.577 r  core/buff[30]_i_355/O
                         net (fo=1, routed)           0.000   151.577    core/buff[30]_i_355_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109   151.686 r  core/buff_reg[30]_i_302/O[1]
                         net (fo=2, routed)           0.403   152.089    core/buff_reg[30]_i_302_n_6
    SLICE_X30Y35         LUT3 (Prop_lut3_I0_O)        0.135   152.224 r  core/buff[22]_i_49/O
                         net (fo=2, routed)           0.230   152.454    core/buff[22]_i_49_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.309   152.763 r  core/buff_reg[22]_i_39/O[3]
                         net (fo=2, routed)           0.521   153.284    core/buff_reg[22]_i_39_n_4
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.128   153.412 r  core/buff[22]_i_18/O
                         net (fo=2, routed)           0.436   153.848    core/buff[22]_i_18_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I3_O)        0.135   153.983 r  core/buff[22]_i_22/O
                         net (fo=1, routed)           0.000   153.983    core/buff[22]_i_22_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266   154.249 r  core/buff_reg[22]_i_12/O[2]
                         net (fo=2, routed)           0.546   154.795    core/buff_reg[22]_i_12_n_5
    SLICE_X32Y39         LUT3 (Prop_lut3_I0_O)        0.129   154.924 r  core/buff[14]_i_4/O
                         net (fo=2, routed)           0.352   155.276    core/buff[14]_i_4_n_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.132   155.408 r  core/buff[14]_i_8/O
                         net (fo=1, routed)           0.000   155.408    core/buff[14]_i_8_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   155.601 r  core/buff_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000   155.601    core/buff_reg[14]_i_3_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166   155.767 r  core/buff_reg[22]_i_3/O[1]
                         net (fo=7, routed)           0.553   156.320    core/debug_data[9]
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.123   156.443 r  core/buff[17]_i_1/O
                         net (fo=1, routed)           0.000   156.443    DISPLAY/P2S_SEG/buff_reg[30]_0[15]
    SLICE_X31Y43         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  160.000   160.000 r  
    AC18                                              0.000   160.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   160.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   160.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   161.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   154.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   157.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   157.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.669   158.763    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X31Y43         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[17]/C
                         clock pessimism             -0.832   157.932    
                         clock uncertainty           -0.215   157.717    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)        0.033   157.750    DISPLAY/P2S_SEG/buff_reg[17]
  -------------------------------------------------------------------
                         required time                        157.750    
                         arrival time                        -156.443    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 core/register/register_reg[27][0]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@160.000ns - clkout3 fall@150.000ns)
  Data Path Delay:        6.010ns  (logic 2.138ns (35.575%)  route 3.872ns (64.425%))
  Logic Levels:           14  (CARRY4=6 LUT3=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 158.764 - 160.000 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 150.433 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)  150.000   150.000 f  
    AC18                                              0.000   150.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000   150.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   150.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   152.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160   143.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469   146.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   146.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466   147.872    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043   147.915 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629   148.543    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   148.636 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.797   150.433    core/register/debug_clk
    SLICE_X35Y32         FDCE                                         r  core/register/register_reg[27][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.228   150.661 r  core/register/register_reg[27][0]/Q
                         net (fo=5, routed)           0.477   151.138    core/register[27]_25[0]
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.043   151.181 r  core/buff[30]_i_352/O
                         net (fo=2, routed)           0.353   151.534    core/buff[30]_i_352_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.043   151.577 r  core/buff[30]_i_355/O
                         net (fo=1, routed)           0.000   151.577    core/buff[30]_i_355_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109   151.686 r  core/buff_reg[30]_i_302/O[1]
                         net (fo=2, routed)           0.403   152.089    core/buff_reg[30]_i_302_n_6
    SLICE_X30Y35         LUT3 (Prop_lut3_I0_O)        0.135   152.224 r  core/buff[22]_i_49/O
                         net (fo=2, routed)           0.230   152.454    core/buff[22]_i_49_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.309   152.763 r  core/buff_reg[22]_i_39/O[3]
                         net (fo=2, routed)           0.521   153.284    core/buff_reg[22]_i_39_n_4
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.128   153.412 r  core/buff[22]_i_18/O
                         net (fo=2, routed)           0.436   153.848    core/buff[22]_i_18_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I3_O)        0.135   153.983 r  core/buff[22]_i_22/O
                         net (fo=1, routed)           0.000   153.983    core/buff[22]_i_22_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266   154.249 r  core/buff_reg[22]_i_12/O[2]
                         net (fo=2, routed)           0.546   154.795    core/buff_reg[22]_i_12_n_5
    SLICE_X32Y39         LUT3 (Prop_lut3_I0_O)        0.129   154.924 r  core/buff[14]_i_4/O
                         net (fo=2, routed)           0.352   155.276    core/buff[14]_i_4_n_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.132   155.408 r  core/buff[14]_i_8/O
                         net (fo=1, routed)           0.000   155.408    core/buff[14]_i_8_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   155.601 r  core/buff_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000   155.601    core/buff_reg[14]_i_3_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   155.654 r  core/buff_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000   155.654    core/buff_reg[22]_i_3_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111   155.765 r  core/buff_reg[30]_i_3/O[0]
                         net (fo=7, routed)           0.554   156.319    core/debug_data[12]
    SLICE_X30Y45         LUT6 (Prop_lut6_I4_O)        0.124   156.443 r  core/buff[25]_i_1/O
                         net (fo=1, routed)           0.000   156.443    DISPLAY/P2S_SEG/buff_reg[30]_0[22]
    SLICE_X30Y45         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  160.000   160.000 r  
    AC18                                              0.000   160.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   160.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   160.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   161.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   154.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   157.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   157.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.670   158.764    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X30Y45         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[25]/C
                         clock pessimism             -0.832   157.933    
                         clock uncertainty           -0.215   157.718    
    SLICE_X30Y45         FDRE (Setup_fdre_C_D)        0.033   157.751    DISPLAY/P2S_SEG/buff_reg[25]
  -------------------------------------------------------------------
                         required time                        157.751    
                         arrival time                        -156.443    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 core/register/register_reg[29][4]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@160.000ns - clkout3 fall@150.000ns)
  Data Path Delay:        6.007ns  (logic 2.028ns (33.763%)  route 3.979ns (66.237%))
  Logic Levels:           14  (CARRY4=5 LUT3=4 LUT4=4 LUT6=1)
  Clock Path Skew:        -2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 158.764 - 160.000 ) 
    Source Clock Delay      (SCD):    0.436ns = ( 150.436 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)  150.000   150.000 f  
    AC18                                              0.000   150.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000   150.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   150.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   152.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160   143.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469   146.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   146.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466   147.872    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043   147.915 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629   148.543    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   148.636 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.800   150.436    core/register/debug_clk
    SLICE_X35Y35         FDCE                                         r  core/register/register_reg[29][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.228   150.664 r  core/register/register_reg[29][4]/Q
                         net (fo=5, routed)           0.447   151.111    core/register[29]_27[4]
    SLICE_X34Y36         LUT3 (Prop_lut3_I2_O)        0.051   151.162 r  core/buff[30]_i_336/O
                         net (fo=2, routed)           0.473   151.635    core/buff[30]_i_336_n_0
    SLICE_X34Y36         LUT4 (Prop_lut4_I3_O)        0.136   151.771 r  core/buff[30]_i_340/O
                         net (fo=1, routed)           0.000   151.771    core/buff[30]_i_340_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   152.038 r  core/buff_reg[30]_i_300/CO[3]
                         net (fo=1, routed)           0.000   152.038    core/buff_reg[30]_i_300_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111   152.149 r  core/buff_reg[30]_i_298/O[2]
                         net (fo=2, routed)           0.447   152.596    core/buff_reg[30]_i_298_n_5
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.129   152.725 r  core/buff[30]_i_110/O
                         net (fo=2, routed)           0.367   153.092    core/buff[30]_i_110_n_0
    SLICE_X30Y37         LUT4 (Prop_lut4_I3_O)        0.132   153.224 r  core/buff[30]_i_114/O
                         net (fo=1, routed)           0.000   153.224    core/buff[30]_i_114_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116   153.340 r  core/buff_reg[30]_i_65/O[3]
                         net (fo=2, routed)           0.342   153.682    core/buff_reg[30]_i_65_n_4
    SLICE_X25Y38         LUT3 (Prop_lut3_I0_O)        0.120   153.802 r  core/buff[30]_i_19/O
                         net (fo=2, routed)           0.532   154.334    core/buff[30]_i_19_n_0
    SLICE_X28Y39         LUT4 (Prop_lut4_I3_O)        0.043   154.377 r  core/buff[30]_i_23/O
                         net (fo=1, routed)           0.000   154.377    core/buff[30]_i_23_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124   154.501 r  core/buff_reg[30]_i_11/O[0]
                         net (fo=2, routed)           0.519   155.020    core/buff_reg[30]_i_11_n_7
    SLICE_X33Y41         LUT3 (Prop_lut3_I0_O)        0.124   155.143 r  core/buff[30]_i_5/O
                         net (fo=2, routed)           0.355   155.498    core/buff[30]_i_5_n_0
    SLICE_X32Y41         LUT4 (Prop_lut4_I3_O)        0.043   155.541 r  core/buff[30]_i_9/O
                         net (fo=1, routed)           0.000   155.541    core/buff[30]_i_9_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282   155.823 r  core/buff_reg[30]_i_3/O[2]
                         net (fo=7, routed)           0.498   156.321    core/debug_data[14]
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.122   156.443 r  core/buff[26]_i_1/O
                         net (fo=1, routed)           0.000   156.443    DISPLAY/P2S_SEG/buff_reg[30]_0[23]
    SLICE_X30Y44         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  160.000   160.000 r  
    AC18                                              0.000   160.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   160.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   160.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   161.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   154.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   157.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   157.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.670   158.764    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X30Y44         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[26]/C
                         clock pessimism             -0.832   157.933    
                         clock uncertainty           -0.215   157.718    
    SLICE_X30Y44         FDRE (Setup_fdre_C_D)        0.034   157.752    DISPLAY/P2S_SEG/buff_reg[26]
  -------------------------------------------------------------------
                         required time                        157.752    
                         arrival time                        -156.443    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 core/register/register_reg[27][0]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@160.000ns - clkout3 fall@150.000ns)
  Data Path Delay:        5.973ns  (logic 2.085ns (34.904%)  route 3.888ns (65.096%))
  Logic Levels:           13  (CARRY4=5 LUT3=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 158.763 - 160.000 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 150.433 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)  150.000   150.000 f  
    AC18                                              0.000   150.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000   150.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   150.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   152.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160   143.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469   146.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   146.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466   147.872    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043   147.915 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629   148.543    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   148.636 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.797   150.433    core/register/debug_clk
    SLICE_X35Y32         FDCE                                         r  core/register/register_reg[27][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.228   150.661 r  core/register/register_reg[27][0]/Q
                         net (fo=5, routed)           0.477   151.138    core/register[27]_25[0]
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.043   151.181 r  core/buff[30]_i_352/O
                         net (fo=2, routed)           0.353   151.534    core/buff[30]_i_352_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.043   151.577 r  core/buff[30]_i_355/O
                         net (fo=1, routed)           0.000   151.577    core/buff[30]_i_355_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109   151.686 r  core/buff_reg[30]_i_302/O[1]
                         net (fo=2, routed)           0.403   152.089    core/buff_reg[30]_i_302_n_6
    SLICE_X30Y35         LUT3 (Prop_lut3_I0_O)        0.135   152.224 r  core/buff[22]_i_49/O
                         net (fo=2, routed)           0.230   152.454    core/buff[22]_i_49_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.309   152.763 r  core/buff_reg[22]_i_39/O[3]
                         net (fo=2, routed)           0.521   153.284    core/buff_reg[22]_i_39_n_4
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.128   153.412 r  core/buff[22]_i_18/O
                         net (fo=2, routed)           0.436   153.848    core/buff[22]_i_18_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I3_O)        0.135   153.983 r  core/buff[22]_i_22/O
                         net (fo=1, routed)           0.000   153.983    core/buff[22]_i_22_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266   154.249 r  core/buff_reg[22]_i_12/O[2]
                         net (fo=2, routed)           0.546   154.795    core/buff_reg[22]_i_12_n_5
    SLICE_X32Y39         LUT3 (Prop_lut3_I0_O)        0.129   154.924 r  core/buff[14]_i_4/O
                         net (fo=2, routed)           0.352   155.276    core/buff[14]_i_4_n_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.132   155.408 r  core/buff[14]_i_8/O
                         net (fo=1, routed)           0.000   155.408    core/buff[14]_i_8_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   155.601 r  core/buff_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000   155.601    core/buff_reg[14]_i_3_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111   155.712 r  core/buff_reg[22]_i_3/O[0]
                         net (fo=7, routed)           0.571   156.283    core/debug_data[8]
    SLICE_X31Y43         LUT6 (Prop_lut6_I1_O)        0.124   156.407 r  core/buff[22]_i_1/O
                         net (fo=1, routed)           0.000   156.407    DISPLAY/P2S_SEG/buff_reg[30]_0[20]
    SLICE_X31Y43         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  160.000   160.000 r  
    AC18                                              0.000   160.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   160.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   160.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   161.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   154.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   157.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   157.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.669   158.763    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X31Y43         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism             -0.832   157.932    
                         clock uncertainty           -0.215   157.717    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)        0.034   157.751    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                        157.751    
                         arrival time                        -156.407    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 core/register/register_reg[27][0]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@160.000ns - clkout3 fall@150.000ns)
  Data Path Delay:        5.923ns  (logic 2.139ns (36.112%)  route 3.784ns (63.888%))
  Logic Levels:           13  (CARRY4=5 LUT3=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 158.763 - 160.000 ) 
    Source Clock Delay      (SCD):    0.433ns = ( 150.433 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)  150.000   150.000 f  
    AC18                                              0.000   150.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000   150.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   150.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   152.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160   143.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469   146.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   146.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466   147.872    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043   147.915 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629   148.543    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   148.636 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.797   150.433    core/register/debug_clk
    SLICE_X35Y32         FDCE                                         r  core/register/register_reg[27][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.228   150.661 r  core/register/register_reg[27][0]/Q
                         net (fo=5, routed)           0.477   151.138    core/register[27]_25[0]
    SLICE_X34Y34         LUT3 (Prop_lut3_I0_O)        0.043   151.181 r  core/buff[30]_i_352/O
                         net (fo=2, routed)           0.353   151.534    core/buff[30]_i_352_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.043   151.577 r  core/buff[30]_i_355/O
                         net (fo=1, routed)           0.000   151.577    core/buff[30]_i_355_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109   151.686 r  core/buff_reg[30]_i_302/O[1]
                         net (fo=2, routed)           0.403   152.089    core/buff_reg[30]_i_302_n_6
    SLICE_X30Y35         LUT3 (Prop_lut3_I0_O)        0.135   152.224 r  core/buff[22]_i_49/O
                         net (fo=2, routed)           0.230   152.454    core/buff[22]_i_49_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.309   152.763 r  core/buff_reg[22]_i_39/O[3]
                         net (fo=2, routed)           0.521   153.284    core/buff_reg[22]_i_39_n_4
    SLICE_X28Y36         LUT3 (Prop_lut3_I0_O)        0.128   153.412 r  core/buff[22]_i_18/O
                         net (fo=2, routed)           0.436   153.848    core/buff[22]_i_18_n_0
    SLICE_X28Y37         LUT4 (Prop_lut4_I3_O)        0.135   153.983 r  core/buff[22]_i_22/O
                         net (fo=1, routed)           0.000   153.983    core/buff[22]_i_22_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266   154.249 r  core/buff_reg[22]_i_12/O[2]
                         net (fo=2, routed)           0.546   154.795    core/buff_reg[22]_i_12_n_5
    SLICE_X32Y39         LUT3 (Prop_lut3_I0_O)        0.129   154.924 r  core/buff[14]_i_4/O
                         net (fo=2, routed)           0.352   155.276    core/buff[14]_i_4_n_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I3_O)        0.132   155.408 r  core/buff[14]_i_8/O
                         net (fo=1, routed)           0.000   155.408    core/buff[14]_i_8_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   155.601 r  core/buff_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000   155.601    core/buff_reg[14]_i_3_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166   155.767 r  core/buff_reg[22]_i_3/O[1]
                         net (fo=7, routed)           0.467   156.234    core/debug_data[9]
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.123   156.357 r  core/buff[16]_i_1/O
                         net (fo=1, routed)           0.000   156.357    DISPLAY/P2S_SEG/buff_reg[30]_0[14]
    SLICE_X31Y43         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  160.000   160.000 r  
    AC18                                              0.000   160.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   160.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   160.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   161.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   154.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   157.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   157.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.669   158.763    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X31Y43         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[16]/C
                         clock pessimism             -0.832   157.932    
                         clock uncertainty           -0.215   157.717    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)        0.034   157.751    DISPLAY/P2S_SEG/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        157.751    
                         arrival time                        -156.357    
  -------------------------------------------------------------------
                         slack                                  1.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.100ns (14.333%)  route 0.598ns (85.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  rst_all_reg/Q
                         net (fo=1220, routed)        0.598     0.221    DISPLAY/rst_all
    SLICE_X17Y73         FDRE                                         r  DISPLAY/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.920    -0.538    DISPLAY/CLK_OUT3
    SLICE_X17Y73         FDRE                                         r  DISPLAY/clk_count_reg[0]/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.215     0.015    
    SLICE_X17Y73         FDRE (Hold_fdre_C_R)        -0.014     0.001    DISPLAY/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.100ns (14.333%)  route 0.598ns (85.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  rst_all_reg/Q
                         net (fo=1220, routed)        0.598     0.221    DISPLAY/rst_all
    SLICE_X17Y73         FDRE                                         r  DISPLAY/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.920    -0.538    DISPLAY/CLK_OUT3
    SLICE_X17Y73         FDRE                                         r  DISPLAY/clk_count_reg[1]/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.215     0.015    
    SLICE_X17Y73         FDRE (Hold_fdre_C_R)        -0.014     0.001    DISPLAY/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.100ns (14.333%)  route 0.598ns (85.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  rst_all_reg/Q
                         net (fo=1220, routed)        0.598     0.221    DISPLAY/rst_all
    SLICE_X17Y73         FDRE                                         r  DISPLAY/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.920    -0.538    DISPLAY/CLK_OUT3
    SLICE_X17Y73         FDRE                                         r  DISPLAY/clk_count_reg[2]/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.215     0.015    
    SLICE_X17Y73         FDRE (Hold_fdre_C_R)        -0.014     0.001    DISPLAY/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.100ns (14.333%)  route 0.598ns (85.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  rst_all_reg/Q
                         net (fo=1220, routed)        0.598     0.221    DISPLAY/rst_all
    SLICE_X17Y73         FDRE                                         r  DISPLAY/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.920    -0.538    DISPLAY/CLK_OUT3
    SLICE_X17Y73         FDRE                                         r  DISPLAY/clk_count_reg[3]/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.215     0.015    
    SLICE_X17Y73         FDRE (Hold_fdre_C_R)        -0.014     0.001    DISPLAY/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.100ns (13.420%)  route 0.645ns (86.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  rst_all_reg/Q
                         net (fo=1220, routed)        0.645     0.269    DISPLAY/rst_all
    SLICE_X17Y74         FDRE                                         r  DISPLAY/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.919    -0.539    DISPLAY/CLK_OUT3
    SLICE_X17Y74         FDRE                                         r  DISPLAY/clk_count_reg[4]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.215     0.014    
    SLICE_X17Y74         FDRE (Hold_fdre_C_R)        -0.014     0.000    DISPLAY/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.100ns (13.420%)  route 0.645ns (86.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  rst_all_reg/Q
                         net (fo=1220, routed)        0.645     0.269    DISPLAY/rst_all
    SLICE_X17Y74         FDRE                                         r  DISPLAY/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.919    -0.539    DISPLAY/CLK_OUT3
    SLICE_X17Y74         FDRE                                         r  DISPLAY/clk_count_reg[5]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.215     0.014    
    SLICE_X17Y74         FDRE (Hold_fdre_C_R)        -0.014     0.000    DISPLAY/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.100ns (13.420%)  route 0.645ns (86.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  rst_all_reg/Q
                         net (fo=1220, routed)        0.645     0.269    DISPLAY/rst_all
    SLICE_X17Y74         FDRE                                         r  DISPLAY/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.919    -0.539    DISPLAY/CLK_OUT3
    SLICE_X17Y74         FDRE                                         r  DISPLAY/clk_count_reg[6]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.215     0.014    
    SLICE_X17Y74         FDRE (Hold_fdre_C_R)        -0.014     0.000    DISPLAY/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.100ns (13.420%)  route 0.645ns (86.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  rst_all_reg/Q
                         net (fo=1220, routed)        0.645     0.269    DISPLAY/rst_all
    SLICE_X17Y74         FDRE                                         r  DISPLAY/clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.919    -0.539    DISPLAY/CLK_OUT3
    SLICE_X17Y74         FDRE                                         r  DISPLAY/clk_count_reg[7]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.215     0.014    
    SLICE_X17Y74         FDRE (Hold_fdre_C_R)        -0.014     0.000    DISPLAY/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.128ns (14.400%)  route 0.761ns (85.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 f  rst_all_reg/Q
                         net (fo=1220, routed)        0.761     0.384    DISPLAY/P2S_LED/rst_all
    SLICE_X10Y85         LUT4 (Prop_lut4_I2_O)        0.028     0.412 r  DISPLAY/P2S_LED/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000     0.412    DISPLAY/P2S_LED/s_clk_i_1__0_n_0
    SLICE_X10Y85         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.931    -0.527    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X10Y85         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.215     0.026    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.087     0.113    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.100ns (12.363%)  route 0.709ns (87.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  rst_all_reg/Q
                         net (fo=1220, routed)        0.709     0.332    DISPLAY/rst_all
    SLICE_X17Y75         FDRE                                         r  DISPLAY/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.919    -0.539    DISPLAY/CLK_OUT3
    SLICE_X17Y75         FDRE                                         r  DISPLAY/clk_count_reg[10]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.215     0.014    
    SLICE_X17Y75         FDRE (Hold_fdre_C_R)        -0.014     0.000    DISPLAY/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       44.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.657ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][6]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 0.223ns (3.194%)  route 6.760ns (96.806%))
  Logic Levels:           0  
  Clock Path Skew:        1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.720ns = ( 50.720 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.683    -1.911    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.223    -1.688 f  rst_all_reg/Q
                         net (fo=1220, routed)        6.760     5.072    core/register/rst_all
    SLICE_X35Y36         FDCE                                         f  core/register/register_reg[29][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.665    50.720    core/register/debug_clk
    SLICE_X35Y36         FDCE                                         r  core/register/register_reg[29][6]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.031    
                         clock uncertainty           -0.095    49.937    
    SLICE_X35Y36         FDCE (Recov_fdce_C_CLR)     -0.208    49.729    core/register/register_reg[29][6]
  -------------------------------------------------------------------
                         required time                         49.729    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                 44.657    

Slack (MET) :             44.835ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[27][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 0.223ns (3.277%)  route 6.582ns (96.723%))
  Logic Levels:           0  
  Clock Path Skew:        1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.720ns = ( 50.720 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.683    -1.911    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.223    -1.688 f  rst_all_reg/Q
                         net (fo=1220, routed)        6.582     4.893    core/register/rst_all
    SLICE_X35Y37         FDCE                                         f  core/register/register_reg[27][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.665    50.720    core/register/debug_clk
    SLICE_X35Y37         FDCE                                         r  core/register/register_reg[27][8]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.031    
                         clock uncertainty           -0.095    49.937    
    SLICE_X35Y37         FDCE (Recov_fdce_C_CLR)     -0.208    49.729    core/register/register_reg[27][8]
  -------------------------------------------------------------------
                         required time                         49.729    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 44.835    

Slack (MET) :             44.835ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 0.223ns (3.277%)  route 6.582ns (96.723%))
  Logic Levels:           0  
  Clock Path Skew:        1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.720ns = ( 50.720 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.683    -1.911    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.223    -1.688 f  rst_all_reg/Q
                         net (fo=1220, routed)        6.582     4.893    core/register/rst_all
    SLICE_X35Y37         FDCE                                         f  core/register/register_reg[28][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.665    50.720    core/register/debug_clk
    SLICE_X35Y37         FDCE                                         r  core/register/register_reg[28][8]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.031    
                         clock uncertainty           -0.095    49.937    
    SLICE_X35Y37         FDCE (Recov_fdce_C_CLR)     -0.208    49.729    core/register/register_reg[28][8]
  -------------------------------------------------------------------
                         required time                         49.729    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 44.835    

Slack (MET) :             44.924ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][7]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 0.223ns (3.320%)  route 6.493ns (96.680%))
  Logic Levels:           0  
  Clock Path Skew:        1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.720ns = ( 50.720 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.683    -1.911    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.223    -1.688 f  rst_all_reg/Q
                         net (fo=1220, routed)        6.493     4.805    core/register/rst_all
    SLICE_X35Y38         FDCE                                         f  core/register/register_reg[11][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.665    50.720    core/register/debug_clk
    SLICE_X35Y38         FDCE                                         r  core/register/register_reg[11][7]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.031    
                         clock uncertainty           -0.095    49.937    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.208    49.729    core/register/register_reg[11][7]
  -------------------------------------------------------------------
                         required time                         49.729    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                 44.924    

Slack (MET) :             44.924ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 0.223ns (3.320%)  route 6.493ns (96.680%))
  Logic Levels:           0  
  Clock Path Skew:        1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.720ns = ( 50.720 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.683    -1.911    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.223    -1.688 f  rst_all_reg/Q
                         net (fo=1220, routed)        6.493     4.805    core/register/rst_all
    SLICE_X35Y38         FDCE                                         f  core/register/register_reg[28][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.665    50.720    core/register/debug_clk
    SLICE_X35Y38         FDCE                                         r  core/register/register_reg[28][9]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.031    
                         clock uncertainty           -0.095    49.937    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.208    49.729    core/register/register_reg[28][9]
  -------------------------------------------------------------------
                         required time                         49.729    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                 44.924    

Slack (MET) :             44.930ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[13][10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 0.223ns (3.327%)  route 6.480ns (96.673%))
  Logic Levels:           0  
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.713ns = ( 50.713 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.683    -1.911    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.223    -1.688 f  rst_all_reg/Q
                         net (fo=1220, routed)        6.480     4.792    core/register/rst_all
    SLICE_X47Y41         FDCE                                         f  core/register/register_reg[13][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.658    50.713    core/register/debug_clk
    SLICE_X47Y41         FDCE                                         r  core/register/register_reg[13][10]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.024    
                         clock uncertainty           -0.095    49.930    
    SLICE_X47Y41         FDCE (Recov_fdce_C_CLR)     -0.208    49.722    core/register/register_reg[13][10]
  -------------------------------------------------------------------
                         required time                         49.722    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                 44.930    

Slack (MET) :             44.930ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[18][10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 0.223ns (3.327%)  route 6.480ns (96.673%))
  Logic Levels:           0  
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.713ns = ( 50.713 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.683    -1.911    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.223    -1.688 f  rst_all_reg/Q
                         net (fo=1220, routed)        6.480     4.792    core/register/rst_all
    SLICE_X47Y41         FDCE                                         f  core/register/register_reg[18][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.658    50.713    core/register/debug_clk
    SLICE_X47Y41         FDCE                                         r  core/register/register_reg[18][10]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.024    
                         clock uncertainty           -0.095    49.930    
    SLICE_X47Y41         FDCE (Recov_fdce_C_CLR)     -0.208    49.722    core/register/register_reg[18][10]
  -------------------------------------------------------------------
                         required time                         49.722    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                 44.930    

Slack (MET) :             44.930ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[19][10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 0.223ns (3.327%)  route 6.480ns (96.673%))
  Logic Levels:           0  
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.713ns = ( 50.713 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.683    -1.911    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.223    -1.688 f  rst_all_reg/Q
                         net (fo=1220, routed)        6.480     4.792    core/register/rst_all
    SLICE_X47Y41         FDCE                                         f  core/register/register_reg[19][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.658    50.713    core/register/debug_clk
    SLICE_X47Y41         FDCE                                         r  core/register/register_reg[19][10]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.024    
                         clock uncertainty           -0.095    49.930    
    SLICE_X47Y41         FDCE (Recov_fdce_C_CLR)     -0.208    49.722    core/register/register_reg[19][10]
  -------------------------------------------------------------------
                         required time                         49.722    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                 44.930    

Slack (MET) :             44.930ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 0.223ns (3.327%)  route 6.480ns (96.673%))
  Logic Levels:           0  
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.713ns = ( 50.713 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.683    -1.911    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.223    -1.688 f  rst_all_reg/Q
                         net (fo=1220, routed)        6.480     4.792    core/register/rst_all
    SLICE_X47Y41         FDCE                                         f  core/register/register_reg[21][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.658    50.713    core/register/debug_clk
    SLICE_X47Y41         FDCE                                         r  core/register/register_reg[21][10]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.024    
                         clock uncertainty           -0.095    49.930    
    SLICE_X47Y41         FDCE (Recov_fdce_C_CLR)     -0.208    49.722    core/register/register_reg[21][10]
  -------------------------------------------------------------------
                         required time                         49.722    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                 44.930    

Slack (MET) :             45.065ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[22][10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 0.223ns (3.395%)  route 6.345ns (96.605%))
  Logic Levels:           0  
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.713ns = ( 50.713 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.683    -1.911    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.223    -1.688 f  rst_all_reg/Q
                         net (fo=1220, routed)        6.345     4.657    core/register/rst_all
    SLICE_X47Y40         FDCE                                         f  core/register/register_reg[22][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.658    50.713    core/register/debug_clk
    SLICE_X47Y40         FDCE                                         r  core/register/register_reg[22][10]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.024    
                         clock uncertainty           -0.095    49.930    
    SLICE_X47Y40         FDCE (Recov_fdce_C_CLR)     -0.208    49.722    core/register/register_reg[22][10]
  -------------------------------------------------------------------
                         required time                         49.722    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 45.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FU_write_to_reg[2][0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.100ns (6.246%)  route 1.501ns (93.754%))
  Logic Levels:           0  
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 f  rst_all_reg/Q
                         net (fo=1220, routed)        1.501     1.125    core/ctrl/rst_all
    SLICE_X23Y42         FDCE                                         f  core/ctrl/FU_write_to_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.004     0.840    core/ctrl/debug_clk
    SLICE_X23Y42         FDCE                                         r  core/ctrl/FU_write_to_reg[2][0]/C
                         clock pessimism              0.266     1.106    
    SLICE_X23Y42         FDCE (Remov_fdce_C_CLR)     -0.069     1.037    core/ctrl/FU_write_to_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FU_write_to_reg[2][1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.100ns (6.246%)  route 1.501ns (93.754%))
  Logic Levels:           0  
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 f  rst_all_reg/Q
                         net (fo=1220, routed)        1.501     1.125    core/ctrl/rst_all
    SLICE_X23Y42         FDCE                                         f  core/ctrl/FU_write_to_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.004     0.840    core/ctrl/debug_clk
    SLICE_X23Y42         FDCE                                         r  core/ctrl/FU_write_to_reg[2][1]/C
                         clock pessimism              0.266     1.106    
    SLICE_X23Y42         FDCE (Remov_fdce_C_CLR)     -0.069     1.037    core/ctrl/FU_write_to_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FU_writeback_en_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.100ns (6.085%)  route 1.544ns (93.915%))
  Logic Levels:           0  
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 f  rst_all_reg/Q
                         net (fo=1220, routed)        1.544     1.167    core/ctrl/rst_all
    SLICE_X22Y41         FDCE                                         f  core/ctrl/FU_writeback_en_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.004     0.840    core/ctrl/debug_clk
    SLICE_X22Y41         FDCE                                         r  core/ctrl/FU_writeback_en_reg[3]/C
                         clock pessimism              0.266     1.106    
    SLICE_X22Y41         FDCE (Remov_fdce_C_CLR)     -0.050     1.056    core/ctrl/FU_writeback_en_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/write_sel_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.100ns (6.157%)  route 1.524ns (93.843%))
  Logic Levels:           0  
  Clock Path Skew:        1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 f  rst_all_reg/Q
                         net (fo=1220, routed)        1.524     1.147    core/ctrl/rst_all
    SLICE_X24Y46         FDCE                                         f  core/ctrl/write_sel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.002     0.838    core/ctrl/debug_clk
    SLICE_X24Y46         FDCE                                         r  core/ctrl/write_sel_reg[0]/C
                         clock pessimism              0.266     1.104    
    SLICE_X24Y46         FDCE (Remov_fdce_C_CLR)     -0.069     1.035    core/ctrl/write_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/write_sel_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.100ns (6.157%)  route 1.524ns (93.843%))
  Logic Levels:           0  
  Clock Path Skew:        1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 f  rst_all_reg/Q
                         net (fo=1220, routed)        1.524     1.147    core/ctrl/rst_all
    SLICE_X24Y46         FDCE                                         f  core/ctrl/write_sel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.002     0.838    core/ctrl/debug_clk
    SLICE_X24Y46         FDCE                                         r  core/ctrl/write_sel_reg[2]/C
                         clock pessimism              0.266     1.104    
    SLICE_X24Y46         FDCE (Remov_fdce_C_CLR)     -0.069     1.035    core/ctrl/write_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.100ns (6.087%)  route 1.543ns (93.913%))
  Logic Levels:           0  
  Clock Path Skew:        1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 f  rst_all_reg/Q
                         net (fo=1220, routed)        1.543     1.166    core/reg_ID/rst_all
    SLICE_X26Y46         FDCE                                         f  core/reg_ID/IR_ID_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.002     0.838    core/reg_ID/debug_clk
    SLICE_X26Y46         FDCE                                         r  core/reg_ID/IR_ID_reg[10]/C
                         clock pessimism              0.266     1.104    
    SLICE_X26Y46         FDCE (Remov_fdce_C_CLR)     -0.069     1.035    core/reg_ID/IR_ID_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.100ns (6.087%)  route 1.543ns (93.913%))
  Logic Levels:           0  
  Clock Path Skew:        1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 f  rst_all_reg/Q
                         net (fo=1220, routed)        1.543     1.166    core/reg_ID/rst_all
    SLICE_X26Y46         FDCE                                         f  core/reg_ID/IR_ID_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.002     0.838    core/reg_ID/debug_clk
    SLICE_X26Y46         FDCE                                         r  core/reg_ID/IR_ID_reg[17]/C
                         clock pessimism              0.266     1.104    
    SLICE_X26Y46         FDCE (Remov_fdce_C_CLR)     -0.069     1.035    core/reg_ID/IR_ID_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FU_write_to_reg[1][0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.100ns (5.993%)  route 1.569ns (94.007%))
  Logic Levels:           0  
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 f  rst_all_reg/Q
                         net (fo=1220, routed)        1.569     1.192    core/ctrl/rst_all
    SLICE_X22Y43         FDCE                                         f  core/ctrl/FU_write_to_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.005     0.841    core/ctrl/debug_clk
    SLICE_X22Y43         FDCE                                         r  core/ctrl/FU_write_to_reg[1][0]/C
                         clock pessimism              0.266     1.107    
    SLICE_X22Y43         FDCE (Remov_fdce_C_CLR)     -0.050     1.057    core/ctrl/FU_write_to_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FU_write_to_reg[1][1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.100ns (5.993%)  route 1.569ns (94.007%))
  Logic Levels:           0  
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 f  rst_all_reg/Q
                         net (fo=1220, routed)        1.569     1.192    core/ctrl/rst_all
    SLICE_X22Y43         FDCE                                         f  core/ctrl/FU_write_to_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.005     0.841    core/ctrl/debug_clk
    SLICE_X22Y43         FDCE                                         r  core/ctrl/FU_write_to_reg[1][1]/C
                         clock pessimism              0.266     1.107    
    SLICE_X22Y43         FDCE (Remov_fdce_C_CLR)     -0.050     1.057    core/ctrl/FU_write_to_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FU_status_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.100ns (5.993%)  route 1.569ns (94.007%))
  Logic Levels:           0  
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.716    -0.477    clk_cpu
    SLICE_X5Y72          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100    -0.377 f  rst_all_reg/Q
                         net (fo=1220, routed)        1.569     1.192    core/ctrl/rst_all
    SLICE_X23Y43         FDCE                                         f  core/ctrl/FU_status_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.005     0.841    core/ctrl/debug_clk
    SLICE_X23Y43         FDCE                                         r  core/ctrl/FU_status_reg[1]/C
                         clock pessimism              0.266     1.107    
    SLICE_X23Y43         FDCE (Remov_fdce_C_CLR)     -0.069     1.038    core/ctrl/FU_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.154    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 0.030ns (1.330%)  route 2.226ns (98.670%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      2.500     2.500 f  
    AC18                                              0.000     2.500 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     2.500    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     2.987 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     3.540    CLK_GEN/clkin1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.184 f  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     1.012    CLK_GEN/clkfbout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.042 f  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.030     2.072    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        4.195ns  (logic 0.083ns (1.979%)  route 4.112ns (98.021%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkfbout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.776    -1.130    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.294ns  (logic 2.422ns (29.197%)  route 5.872ns (70.803%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.637    -1.957    BTN_SCAN/CLK_OUT3
    SLICE_X11Y84         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.223    -1.734 r  BTN_SCAN/FSM_onehot_btn_x_reg[1]/Q
                         net (fo=6, routed)           0.453    -1.281    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[1]
    SLICE_X11Y84         LUT4 (Prop_lut4_I2_O)        0.049    -1.232 r  BTN_SCAN/BTN_X_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.419     4.187    BTN_X_OBUF[4]
    W16                  OBUF (Prop_obuf_I_O)         2.150     6.336 r  BTN_X_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.336    BTN_X[4]
    W16                                                               r  BTN_X[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.260ns  (logic 2.429ns (29.401%)  route 5.832ns (70.599%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.637    -1.957    BTN_SCAN/CLK_OUT3
    SLICE_X11Y84         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.223    -1.734 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.569    -1.166    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X11Y84         LUT4 (Prop_lut4_I0_O)        0.050    -1.116 r  BTN_SCAN/BTN_X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.263     4.148    BTN_X_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         2.156     6.303 r  BTN_X_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.303    BTN_X[2]
    W19                                                               r  BTN_X[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 2.331ns (28.242%)  route 5.923ns (71.758%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.637    -1.957    BTN_SCAN/CLK_OUT3
    SLICE_X11Y84         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.223    -1.734 r  BTN_SCAN/FSM_onehot_btn_x_reg[1]/Q
                         net (fo=6, routed)           0.453    -1.281    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[1]
    SLICE_X11Y84         LUT4 (Prop_lut4_I3_O)        0.043    -1.238 r  BTN_SCAN/BTN_X_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.470     4.232    BTN_X_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         2.065     6.297 r  BTN_X_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.297    BTN_X[1]
    W18                                                               r  BTN_X[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.030ns  (logic 2.320ns (28.896%)  route 5.710ns (71.104%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.637    -1.957    BTN_SCAN/CLK_OUT3
    SLICE_X11Y84         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.223    -1.734 r  BTN_SCAN/FSM_onehot_btn_x_reg[1]/Q
                         net (fo=6, routed)           0.453    -1.281    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[1]
    SLICE_X11Y84         LUT4 (Prop_lut4_I3_O)        0.043    -1.238 r  BTN_SCAN/BTN_X_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.257     4.019    BTN_X_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.054     6.073 r  BTN_X_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.073    BTN_X[3]
    W15                                                               r  BTN_X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.633ns  (logic 2.427ns (31.793%)  route 5.206ns (68.207%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.637    -1.957    BTN_SCAN/CLK_OUT3
    SLICE_X11Y84         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.223    -1.734 r  BTN_SCAN/FSM_onehot_btn_x_reg[3]/Q
                         net (fo=6, routed)           0.404    -1.331    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[3]
    SLICE_X11Y84         LUT4 (Prop_lut4_I0_O)        0.054    -1.277 r  BTN_SCAN/BTN_X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.803     3.526    BTN_X_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         2.150     5.676 r  BTN_X_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.676    BTN_X[0]
    V17                                                               r  BTN_X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SEGLED_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.036ns  (logic 3.531ns (50.191%)  route 3.504ns (49.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.807    -1.787    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X25Y38         FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.223    -1.564 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=72, routed)          3.504     1.940    SEGLED_CLK_OBUF
    M24                  OBUF (Prop_obuf_I_O)         3.308     5.248 r  SEGLED_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.248    SEGLED_CLK
    M24                                                               r  SEGLED_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_SEG/buff_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SEGLED_DO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.061ns  (logic 3.542ns (58.434%)  route 2.519ns (41.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.808    -1.786    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X30Y47         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.223    -1.563 r  DISPLAY/P2S_SEG/buff_reg[64]/Q
                         net (fo=1, routed)           2.519     0.956    SEGLED_DO_OBUF
    L24                  OBUF (Prop_obuf_I_O)         3.319     4.275 r  SEGLED_DO_OBUF_inst/O
                         net (fo=0)                   0.000     4.275    SEGLED_DO
    L24                                                               r  SEGLED_DO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_LED/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.109ns  (logic 3.550ns (69.481%)  route 1.559ns (30.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.638    -1.956    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X10Y85         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.259    -1.697 r  DISPLAY/P2S_LED/s_clk_reg/Q
                         net (fo=19, routed)          1.559    -0.138    LED_CLK_OBUF
    N26                  OBUF (Prop_obuf_I_O)         3.291     3.153 r  LED_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.153    LED_CLK
    N26                                                               r  LED_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_LED/buff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_DO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.050ns  (logic 3.620ns (71.699%)  route 1.429ns (28.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.636    -1.958    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y84          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236    -1.722 r  DISPLAY/P2S_LED/buff_reg[16]/Q
                         net (fo=1, routed)           1.429    -0.293    LED_DO_OBUF
    M26                  OBUF (Prop_obuf_I_O)         3.384     3.091 r  LED_DO_OBUF_inst/O
                         net (fo=0)                   0.000     3.091    LED_DO
    M26                                                               r  LED_DO (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISPLAY/P2S_LED/buff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_DO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.554ns (75.401%)  route 0.507ns (24.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.692    -0.501    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y84          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.107    -0.394 r  DISPLAY/P2S_LED/buff_reg[16]/Q
                         net (fo=1, routed)           0.507     0.114    LED_DO_OBUF
    M26                  OBUF (Prop_obuf_I_O)         1.447     1.561 r  LED_DO_OBUF_inst/O
                         net (fo=0)                   0.000     1.561    LED_DO
    M26                                                               r  LED_DO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_LED/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.517ns (71.918%)  route 0.592ns (28.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.692    -0.501    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X10Y85         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.118    -0.383 r  DISPLAY/P2S_LED/s_clk_reg/Q
                         net (fo=19, routed)          0.592     0.210    LED_CLK_OBUF
    N26                  OBUF (Prop_obuf_I_O)         1.399     1.608 r  LED_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.608    LED_CLK
    N26                                                               r  LED_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_SEG/buff_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SEGLED_DO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.667ns  (logic 1.526ns (57.216%)  route 1.141ns (42.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.741    -0.452    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X30Y47         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.100    -0.352 r  DISPLAY/P2S_SEG/buff_reg[64]/Q
                         net (fo=1, routed)           1.141     0.790    SEGLED_DO_OBUF
    L24                  OBUF (Prop_obuf_I_O)         1.426     2.216 r  SEGLED_DO_OBUF_inst/O
                         net (fo=0)                   0.000     2.216    SEGLED_DO
    L24                                                               r  SEGLED_DO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SEGLED_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.216ns  (logic 1.516ns (47.133%)  route 1.700ns (52.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.740    -0.453    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X25Y38         FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.100    -0.353 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=72, routed)          1.700     1.348    SEGLED_CLK_OBUF
    M24                  OBUF (Prop_obuf_I_O)         1.416     2.764 r  SEGLED_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.764    SEGLED_CLK
    M24                                                               r  SEGLED_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.820ns  (logic 1.349ns (35.327%)  route 2.470ns (64.673%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.692    -0.501    BTN_SCAN/CLK_OUT3
    SLICE_X11Y84         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/Q
                         net (fo=7, routed)           0.128    -0.281    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[5]
    SLICE_X11Y84         LUT4 (Prop_lut4_I2_O)        0.069    -0.212 r  BTN_SCAN/BTN_X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.342     2.130    BTN_X_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         1.189     3.319 r  BTN_X_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.319    BTN_X[0]
    V17                                                               r  BTN_X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.136ns  (logic 1.302ns (31.477%)  route 2.834ns (68.523%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.692    -0.501    BTN_SCAN/CLK_OUT3
    SLICE_X11Y84         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/Q
                         net (fo=7, routed)           0.128    -0.281    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[5]
    SLICE_X11Y84         LUT4 (Prop_lut4_I2_O)        0.064    -0.217 r  BTN_SCAN/BTN_X_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.706     2.489    BTN_X_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         1.147     3.636 r  BTN_X_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.636    BTN_X[3]
    W15                                                               r  BTN_X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.166ns  (logic 1.329ns (31.899%)  route 2.837ns (68.101%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.692    -0.501    BTN_SCAN/CLK_OUT3
    SLICE_X11Y84         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.100    -0.401 r  BTN_SCAN/FSM_onehot_btn_x_reg[1]/Q
                         net (fo=6, routed)           0.133    -0.267    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[1]
    SLICE_X11Y84         LUT4 (Prop_lut4_I3_O)        0.030    -0.237 r  BTN_SCAN/BTN_X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.704     2.467    BTN_X_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         1.199     3.666 r  BTN_X_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.666    BTN_X[2]
    W19                                                               r  BTN_X[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.269ns  (logic 1.313ns (30.747%)  route 2.957ns (69.253%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.692    -0.501    BTN_SCAN/CLK_OUT3
    SLICE_X11Y84         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/Q
                         net (fo=7, routed)           0.127    -0.282    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[5]
    SLICE_X11Y84         LUT4 (Prop_lut4_I0_O)        0.064    -0.218 r  BTN_SCAN/BTN_X_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.829     2.611    BTN_X_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         1.158     3.769 r  BTN_X_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.769    BTN_X[1]
    W18                                                               r  BTN_X[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.279ns  (logic 1.320ns (30.852%)  route 2.959ns (69.148%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.692    -0.501    BTN_SCAN/CLK_OUT3
    SLICE_X11Y84         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.100    -0.401 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.198    -0.203    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X11Y84         LUT4 (Prop_lut4_I1_O)        0.030    -0.173 r  BTN_SCAN/BTN_X_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.761     2.588    BTN_X_OBUF[4]
    W16                  OBUF (Prop_obuf_I_O)         1.190     3.778 r  BTN_X_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.778    BTN_X[4]
    W16                                                               r  BTN_X[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout3
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[18][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.000ns  (logic 0.550ns (13.750%)  route 3.450ns (86.250%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.799     0.435    core/ctrl/debug_clk
    SLICE_X23Y28         FDCE                                         r  core/ctrl/reservation_reg_reg[18][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.204     0.639 f  core/ctrl/reservation_reg_reg[18][2]/Q
                         net (fo=4, routed)           0.841     1.481    core/ctrl/reservation_reg_reg_n_0_[18][2]
    SLICE_X24Y28         LUT6 (Prop_lut6_I5_O)        0.123     1.604 r  core/ctrl/latency_reg[4][0]_i_8/O
                         net (fo=1, routed)           0.494     2.097    core/ctrl/latency_reg[4][0]_i_8_n_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I5_O)        0.043     2.140 r  core/ctrl/latency_reg[4][0]_i_7/O
                         net (fo=1, routed)           0.354     2.494    core/ctrl/latency_reg[4][0]_i_7_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I0_O)        0.043     2.537 r  core/ctrl/latency_reg[4][0]_i_6/O
                         net (fo=1, routed)           0.765     3.302    core/ctrl/latency_reg[4][0]_i_6_n_0
    SLICE_X21Y33         LUT6 (Prop_lut6_I5_O)        0.043     3.345 r  core/ctrl/latency_reg[4][0]_i_4/O
                         net (fo=1, routed)           0.184     3.529    core/ctrl/latency_reg[4][0]_i_4_n_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I0_O)        0.043     3.572 r  core/ctrl/latency_reg[4][0]_i_2/O
                         net (fo=1, routed)           0.536     4.108    core/ctrl/latency_reg[4][0]_i_2_n_0
    SLICE_X22Y37         LUT5 (Prop_lut5_I0_O)        0.051     4.159 r  core/ctrl/latency_reg[4][0]_i_1/O
                         net (fo=1, routed)           0.277     4.435    core/ctrl/latency_reg[4]_37[0]
    SLICE_X22Y36         LDCE                                         r  core/ctrl/latency_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[4][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.124ns  (logic 0.636ns (20.359%)  route 2.488ns (79.641%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.807     0.443    core/ctrl/debug_clk
    SLICE_X26Y38         FDCE                                         r  core/ctrl/reservation_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.223     0.666 r  core/ctrl/reservation_reg_reg[0][0]/Q
                         net (fo=29, routed)          0.622     1.288    core/ctrl/reservation_reg_reg[0]__0[0]
    SLICE_X20Y37         LUT6 (Prop_lut6_I0_O)        0.043     1.331 r  core/ctrl/latency_reg[4][1]_i_2/O
                         net (fo=2, routed)           0.422     1.753    core/ctrl/latency_reg[4][1]_i_2_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I0_O)        0.051     1.804 r  core/ctrl/latency_reg[4][2]_i_2/O
                         net (fo=2, routed)           0.453     2.257    core/ctrl/latency_reg[4][2]_i_2_n_0
    SLICE_X22Y30         LUT5 (Prop_lut5_I4_O)        0.142     2.399 r  core/ctrl/latency_reg[4][3]_i_2/O
                         net (fo=2, routed)           0.251     2.650    core/ctrl/latency_reg[4][3]_i_2_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.134     2.784 f  core/ctrl/latency_reg[4][4]_i_4/O
                         net (fo=2, routed)           0.251     3.035    core/ctrl/latency_reg[4][4]_i_4_n_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I5_O)        0.043     3.078 r  core/ctrl/latency_reg[4][4]_i_1/O
                         net (fo=1, routed)           0.489     3.567    core/ctrl/latency_reg[4]_37[4]
    SLICE_X20Y33         LDCE                                         r  core/ctrl/latency_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[4][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.933ns  (logic 0.593ns (20.217%)  route 2.340ns (79.783%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.807     0.443    core/ctrl/debug_clk
    SLICE_X26Y38         FDCE                                         r  core/ctrl/reservation_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.223     0.666 r  core/ctrl/reservation_reg_reg[0][0]/Q
                         net (fo=29, routed)          0.622     1.288    core/ctrl/reservation_reg_reg[0]__0[0]
    SLICE_X20Y37         LUT6 (Prop_lut6_I0_O)        0.043     1.331 r  core/ctrl/latency_reg[4][1]_i_2/O
                         net (fo=2, routed)           0.422     1.753    core/ctrl/latency_reg[4][1]_i_2_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I0_O)        0.051     1.804 r  core/ctrl/latency_reg[4][2]_i_2/O
                         net (fo=2, routed)           0.453     2.257    core/ctrl/latency_reg[4][2]_i_2_n_0
    SLICE_X22Y30         LUT5 (Prop_lut5_I4_O)        0.142     2.399 r  core/ctrl/latency_reg[4][3]_i_2/O
                         net (fo=2, routed)           0.450     2.849    core/ctrl/latency_reg[4][3]_i_2_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.134     2.983 r  core/ctrl/latency_reg[4][3]_i_1/O
                         net (fo=1, routed)           0.393     3.376    core/ctrl/latency_reg[4]_37[3]
    SLICE_X20Y33         LDCE                                         r  core/ctrl/latency_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[18][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.757ns  (logic 0.456ns (16.540%)  route 2.301ns (83.460%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.799     0.435    core/ctrl/debug_clk
    SLICE_X23Y28         FDCE                                         r  core/ctrl/reservation_reg_reg[18][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDCE (Prop_fdce_C_Q)         0.204     0.639 r  core/ctrl/reservation_reg_reg[18][2]/Q
                         net (fo=4, routed)           0.847     1.486    core/ctrl/reservation_reg_reg_n_0_[18][2]
    SLICE_X24Y28         LUT6 (Prop_lut6_I1_O)        0.123     1.609 f  core/ctrl/latency_reg[4][1]_i_9/O
                         net (fo=1, routed)           0.489     2.098    core/ctrl/latency_reg[4][1]_i_9_n_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I3_O)        0.043     2.141 r  core/ctrl/latency_reg[4][1]_i_7/O
                         net (fo=1, routed)           0.281     2.421    core/ctrl/latency_reg[4][1]_i_7_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I3_O)        0.043     2.464 f  core/ctrl/latency_reg[4][1]_i_4/O
                         net (fo=1, routed)           0.483     2.948    core/ctrl/latency_reg[4][1]_i_4_n_0
    SLICE_X21Y33         LUT4 (Prop_lut4_I2_O)        0.043     2.991 r  core/ctrl/latency_reg[4][1]_i_1/O
                         net (fo=1, routed)           0.202     3.192    core/ctrl/latency_reg[4]_37[1]
    SLICE_X20Y33         LDCE                                         r  core/ctrl/latency_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.646ns  (logic 0.451ns (17.043%)  route 2.195ns (82.957%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.807     0.443    core/ctrl/debug_clk
    SLICE_X26Y38         FDCE                                         r  core/ctrl/reservation_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.223     0.666 r  core/ctrl/reservation_reg_reg[0][0]/Q
                         net (fo=29, routed)          0.622     1.288    core/ctrl/reservation_reg_reg[0]__0[0]
    SLICE_X20Y37         LUT6 (Prop_lut6_I0_O)        0.043     1.331 r  core/ctrl/latency_reg[4][1]_i_2/O
                         net (fo=2, routed)           0.422     1.753    core/ctrl/latency_reg[4][1]_i_2_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I0_O)        0.051     1.804 r  core/ctrl/latency_reg[4][2]_i_2/O
                         net (fo=2, routed)           0.758     2.562    core/ctrl/latency_reg[4][2]_i_2_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.134     2.696 r  core/ctrl/latency_reg[4][2]_i_1/O
                         net (fo=1, routed)           0.394     3.090    core/ctrl/latency_reg[4]_37[2]
    SLICE_X20Y33         LDCE                                         r  core/ctrl/latency_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.059ns  (logic 0.402ns (19.525%)  route 1.657ns (80.475%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.811     0.447    core/ctrl/debug_clk
    SLICE_X20Y38         FDCE                                         r  core/ctrl/reservation_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDCE (Prop_fdce_C_Q)         0.236     0.683 r  core/ctrl/reservation_reg_reg[6][0]/Q
                         net (fo=7, routed)           0.650     1.333    core/ctrl/reservation_reg_reg_n_0_[6][0]
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.123     1.456 f  core/ctrl/latency_reg[3][2]_i_4/O
                         net (fo=2, routed)           0.641     2.097    core/ctrl/latency_reg[3][2]_i_4_n_0
    SLICE_X20Y34         LUT6 (Prop_lut6_I5_O)        0.043     2.140 r  core/ctrl/latency_reg[3][2]_i_1/O
                         net (fo=1, routed)           0.366     2.506    core/ctrl/latency_reg[3]_40[2]
    SLICE_X21Y34         LDCE                                         r  core/ctrl/latency_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.832ns  (logic 0.345ns (18.832%)  route 1.487ns (81.168%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.807     0.443    core/ctrl/debug_clk
    SLICE_X20Y34         FDCE                                         r  core/ctrl/reservation_reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDCE (Prop_fdce_C_Q)         0.259     0.702 f  core/ctrl/reservation_reg_reg[3][2]/Q
                         net (fo=8, routed)           0.737     1.439    core/ctrl/reservation_reg_reg_n_0_[3][2]
    SLICE_X20Y34         LUT4 (Prop_lut4_I2_O)        0.043     1.482 f  core/ctrl/latency_reg[3][1]_i_3/O
                         net (fo=1, routed)           0.363     1.845    core/ctrl/latency_reg[3][1]_i_3_n_0
    SLICE_X20Y34         LUT5 (Prop_lut5_I4_O)        0.043     1.888 r  core/ctrl/latency_reg[3][1]_i_1/O
                         net (fo=1, routed)           0.387     2.275    core/ctrl/latency_reg[3]_40[1]
    SLICE_X21Y34         LDCE                                         r  core/ctrl/latency_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.582ns  (logic 0.362ns (22.889%)  route 1.220ns (77.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.811     0.447    core/ctrl/debug_clk
    SLICE_X20Y38         FDCE                                         r  core/ctrl/reservation_reg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDCE (Prop_fdce_C_Q)         0.236     0.683 f  core/ctrl/reservation_reg_reg[1][2]/Q
                         net (fo=12, routed)          0.858     1.542    core/ctrl/reservation_reg_reg_n_0_[1][2]
    SLICE_X22Y38         LUT4 (Prop_lut4_I2_O)        0.126     1.668 r  core/ctrl/latency_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.361     2.029    core/ctrl/latency_reg[2]_31[0]
    SLICE_X21Y37         LDCE                                         r  core/ctrl/latency_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.485ns  (logic 0.351ns (23.641%)  route 1.134ns (76.359%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.807     0.443    core/ctrl/debug_clk
    SLICE_X20Y34         FDCE                                         r  core/ctrl/reservation_reg_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDCE (Prop_fdce_C_Q)         0.259     0.702 r  core/ctrl/reservation_reg_reg[3][0]/Q
                         net (fo=8, routed)           0.684     1.386    core/ctrl/reservation_reg_reg_n_0_[3][0]
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.043     1.429 f  core/ctrl/latency_reg[3][0]_i_2/O
                         net (fo=1, routed)           0.450     1.879    core/ctrl/latency_reg[3][0]_i_2_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I2_O)        0.049     1.928 r  core/ctrl/latency_reg[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.928    core/ctrl/latency_reg[3]_40[0]
    SLICE_X21Y34         LDCE                                         r  core/ctrl/latency_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.441ns  (logic 0.266ns (18.460%)  route 1.175ns (81.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.807     0.443    core/ctrl/debug_clk
    SLICE_X26Y38         FDCE                                         r  core/ctrl/reservation_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.223     0.666 f  core/ctrl/reservation_reg_reg[0][0]/Q
                         net (fo=29, routed)          0.979     1.645    core/ctrl/reservation_reg_reg[0]__0[0]
    SLICE_X20Y38         LUT6 (Prop_lut6_I4_O)        0.043     1.688 r  core/ctrl/latency_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.196     1.884    core/ctrl/latency_reg[1]_38[0]
    SLICE_X21Y38         LDCE                                         r  core/ctrl/latency_reg[1][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.148ns (57.256%)  route 0.110ns (42.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.742     0.559    core/ctrl/debug_clk
    SLICE_X20Y34         FDCE                                         r  core/ctrl/reservation_reg_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDCE (Prop_fdce_C_Q)         0.118     0.677 f  core/ctrl/reservation_reg_reg[2][1]/Q
                         net (fo=10, routed)          0.110     0.787    core/ctrl/reservation_reg_reg[2][2]_0[0]
    SLICE_X21Y34         LUT5 (Prop_lut5_I1_O)        0.030     0.817 r  core/ctrl/latency_reg[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.817    core/ctrl/latency_reg[3]_40[0]
    SLICE_X21Y34         LDCE                                         r  core/ctrl/latency_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.173ns (47.228%)  route 0.193ns (52.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.744     0.561    core/ctrl/debug_clk
    SLICE_X20Y38         FDCE                                         r  core/ctrl/reservation_reg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDCE (Prop_fdce_C_Q)         0.107     0.668 f  core/ctrl/reservation_reg_reg[1][2]/Q
                         net (fo=12, routed)          0.098     0.766    core/ctrl/reservation_reg_reg_n_0_[1][2]
    SLICE_X20Y38         LUT6 (Prop_lut6_I1_O)        0.066     0.832 r  core/ctrl/latency_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.095     0.927    core/ctrl/latency_reg[1]_38[0]
    SLICE_X21Y38         LDCE                                         r  core/ctrl/latency_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.146ns (31.379%)  route 0.319ns (68.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.742     0.559    core/ctrl/debug_clk
    SLICE_X20Y34         FDCE                                         r  core/ctrl/reservation_reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDCE (Prop_fdce_C_Q)         0.118     0.677 r  core/ctrl/reservation_reg_reg[3][2]/Q
                         net (fo=8, routed)           0.140     0.817    core/ctrl/reservation_reg_reg_n_0_[3][2]
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.028     0.845 r  core/ctrl/latency_reg[3][2]_i_1/O
                         net (fo=1, routed)           0.179     1.024    core/ctrl/latency_reg[3]_40[2]
    SLICE_X21Y34         LDCE                                         r  core/ctrl/latency_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[5][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.146ns (30.789%)  route 0.328ns (69.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.743     0.560    core/ctrl/debug_clk
    SLICE_X22Y38         FDCE                                         r  core/ctrl/reservation_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDCE (Prop_fdce_C_Q)         0.118     0.678 f  core/ctrl/reservation_reg_reg[0][2]/Q
                         net (fo=23, routed)          0.170     0.848    core/ctrl/reservation_reg_reg[0]__0[2]
    SLICE_X20Y37         LUT6 (Prop_lut6_I5_O)        0.028     0.876 r  core/ctrl/latency_reg[5][0]_i_1/O
                         net (fo=1, routed)           0.159     1.034    core/ctrl/latency_reg[5]_39[0]
    SLICE_X20Y37         LDCE                                         r  core/ctrl/latency_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[4][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.173ns (35.094%)  route 0.320ns (64.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.735     0.552    core/ctrl/debug_clk
    SLICE_X22Y28         FDCE                                         r  core/ctrl/reservation_reg_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDCE (Prop_fdce_C_Q)         0.107     0.659 r  core/ctrl/reservation_reg_reg[9][2]/Q
                         net (fo=6, routed)           0.121     0.780    core/ctrl/reservation_reg_reg_n_0_[9][2]
    SLICE_X22Y29         LUT6 (Prop_lut6_I2_O)        0.066     0.846 r  core/ctrl/latency_reg[4][3]_i_1/O
                         net (fo=1, routed)           0.198     1.045    core/ctrl/latency_reg[4]_37[3]
    SLICE_X20Y33         LDCE                                         r  core/ctrl/latency_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.174ns (35.689%)  route 0.314ns (64.311%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.742     0.559    core/ctrl/debug_clk
    SLICE_X20Y34         FDCE                                         r  core/ctrl/reservation_reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDCE (Prop_fdce_C_Q)         0.118     0.677 r  core/ctrl/reservation_reg_reg[3][2]/Q
                         net (fo=8, routed)           0.140     0.817    core/ctrl/reservation_reg_reg_n_0_[3][2]
    SLICE_X21Y33         LUT4 (Prop_lut4_I3_O)        0.028     0.845 f  core/ctrl/latency_reg[4][1]_i_5/O
                         net (fo=1, routed)           0.075     0.920    core/ctrl/latency_reg[4][1]_i_5_n_0
    SLICE_X21Y33         LUT4 (Prop_lut4_I3_O)        0.028     0.948 r  core/ctrl/latency_reg[4][1]_i_1/O
                         net (fo=1, routed)           0.099     1.047    core/ctrl/latency_reg[4]_37[1]
    SLICE_X20Y33         LDCE                                         r  core/ctrl/latency_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[6][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.146ns (28.614%)  route 0.364ns (71.386%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.741     0.558    core/ctrl/debug_clk
    SLICE_X22Y34         FDCE                                         r  core/ctrl/reservation_reg_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDCE (Prop_fdce_C_Q)         0.118     0.676 f  core/ctrl/reservation_reg_reg[6][2]/Q
                         net (fo=7, routed)           0.161     0.837    core/ctrl/reservation_reg_reg_n_0_[6][2]
    SLICE_X20Y34         LUT5 (Prop_lut5_I2_O)        0.028     0.865 r  core/ctrl/latency_reg[3][1]_i_1/O
                         net (fo=1, routed)           0.203     1.068    core/ctrl/latency_reg[3]_40[1]
    SLICE_X21Y34         LDCE                                         r  core/ctrl/latency_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.147ns (27.648%)  route 0.385ns (72.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.744     0.561    core/ctrl/debug_clk
    SLICE_X20Y38         FDCE                                         r  core/ctrl/reservation_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDCE (Prop_fdce_C_Q)         0.118     0.679 f  core/ctrl/reservation_reg_reg[1][1]/Q
                         net (fo=12, routed)          0.248     0.927    core/ctrl/reservation_reg_reg_n_0_[1][1]
    SLICE_X22Y37         LUT5 (Prop_lut5_I3_O)        0.029     0.956 r  core/ctrl/latency_reg[4][0]_i_1/O
                         net (fo=1, routed)           0.137     1.093    core/ctrl/latency_reg[4]_37[0]
    SLICE_X22Y36         LDCE                                         r  core/ctrl/latency_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[20][2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[4][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.128ns (22.114%)  route 0.451ns (77.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.733     0.550    core/ctrl/debug_clk
    SLICE_X24Y29         FDCE                                         r  core/ctrl/reservation_reg_reg[20][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDCE (Prop_fdce_C_Q)         0.100     0.650 r  core/ctrl/reservation_reg_reg[20][2]/Q
                         net (fo=6, routed)           0.169     0.819    core/ctrl/reservation_reg_reg_n_0_[20][2]
    SLICE_X24Y29         LUT6 (Prop_lut6_I4_O)        0.028     0.847 r  core/ctrl/latency_reg[4][4]_i_1/O
                         net (fo=1, routed)           0.281     1.129    core/ctrl/latency_reg[4]_37[4]
    SLICE_X20Y33         LDCE                                         r  core/ctrl/latency_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/ctrl/reservation_reg_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/latency_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.146ns (24.425%)  route 0.452ns (75.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        0.744     0.561    core/ctrl/debug_clk
    SLICE_X20Y38         FDCE                                         r  core/ctrl/reservation_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDCE (Prop_fdce_C_Q)         0.118     0.679 f  core/ctrl/reservation_reg_reg[1][0]/Q
                         net (fo=12, routed)          0.272     0.951    core/ctrl/Q[0]
    SLICE_X22Y38         LUT4 (Prop_lut4_I0_O)        0.028     0.979 r  core/ctrl/latency_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.179     1.159    core/ctrl/latency_reg[2]_31[0]
    SLICE_X21Y37         LDCE                                         r  core/ctrl/latency_reg[2][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_Y[3]
                            (input port)
  Destination:            BTN_SCAN/result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.041ns  (logic 0.685ns (13.583%)  route 4.357ns (86.417%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  BTN_Y[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.642     0.642 f  BTN_Y_IBUF[3]_inst/O
                         net (fo=1, routed)           4.357     4.998    BTN_SCAN/BTN_Y_IBUF[1]
    SLICE_X11Y87         LUT4 (Prop_lut4_I0_O)        0.043     5.041 r  BTN_SCAN/result[19]_i_1/O
                         net (fo=1, routed)           0.000     5.041    BTN_SCAN/result[19]_i_1_n_0
    SLICE_X11Y87         FDRE                                         r  BTN_SCAN/result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.503    -1.403    BTN_SCAN/CLK_OUT3
    SLICE_X11Y87         FDRE                                         r  BTN_SCAN/result_reg[19]/C

Slack:                    inf
  Source:                 BTN_Y[0]
                            (input port)
  Destination:            BTN_SCAN/result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.756ns  (logic 0.680ns (14.308%)  route 4.075ns (85.692%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  BTN_Y[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.637     0.637 f  BTN_Y_IBUF[0]_inst/O
                         net (fo=1, routed)           4.075     4.713    BTN_SCAN/BTN_Y_IBUF[0]
    SLICE_X11Y85         LUT4 (Prop_lut4_I0_O)        0.043     4.756 r  BTN_SCAN/result[16]_i_1/O
                         net (fo=1, routed)           0.000     4.756    BTN_SCAN/result[16]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  BTN_SCAN/result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.502    -1.404    BTN_SCAN/CLK_OUT3
    SLICE_X11Y85         FDRE                                         r  BTN_SCAN/result_reg[16]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.260ns  (logic 0.852ns (20.007%)  route 3.407ns (79.993%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           3.407     4.217    DISPLAY/P2S_LED/SW_IBUF[5]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.043     4.260 r  DISPLAY/P2S_LED/buff[5]_i_1/O
                         net (fo=1, routed)           0.000     4.260    DISPLAY/P2S_LED/buff[5]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.500    -1.406    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.108ns  (logic 0.857ns (20.854%)  route 3.252ns (79.146%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    AA13                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           3.252     4.065    DISPLAY/P2S_LED/SW_IBUF[2]
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.043     4.108 r  DISPLAY/P2S_LED/buff[2]_i_1/O
                         net (fo=1, routed)           0.000     4.108    DISPLAY/P2S_LED/buff[2]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.500    -1.406    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.071ns  (logic 0.831ns (20.418%)  route 3.240ns (79.582%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.788     0.788 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           3.240     4.028    DISPLAY/P2S_LED/SW_IBUF[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.043     4.071 r  DISPLAY/P2S_LED/buff[0]_i_1/O
                         net (fo=1, routed)           0.000     4.071    DISPLAY/P2S_LED/buff[0]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.501    -1.405    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.023ns  (logic 0.794ns (19.728%)  route 3.229ns (80.272%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           3.229     3.980    DISPLAY/P2S_LED/SW_IBUF[7]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.043     4.023 r  DISPLAY/P2S_LED/buff[7]_i_1/O
                         net (fo=1, routed)           0.000     4.023    DISPLAY/P2S_LED/buff[7]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.500    -1.406    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.886ns  (logic 0.853ns (21.938%)  route 3.034ns (78.062%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.810     0.810 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           3.034     3.843    DISPLAY/P2S_LED/SW_IBUF[4]
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.043     3.886 r  DISPLAY/P2S_LED/buff[4]_i_1/O
                         net (fo=1, routed)           0.000     3.886    DISPLAY/P2S_LED/buff[4]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.500    -1.406    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.886ns  (logic 0.829ns (21.337%)  route 3.057ns (78.663%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.786     0.786 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           3.057     3.843    DISPLAY/P2S_LED/SW_IBUF[1]
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.043     3.886 r  DISPLAY/P2S_LED/buff[1]_i_1/O
                         net (fo=1, routed)           0.000     3.886    DISPLAY/P2S_LED/buff[1]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.500    -1.406    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.870ns  (logic 0.857ns (22.151%)  route 3.013ns (77.849%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           3.013     3.827    DISPLAY/P2S_LED/SW_IBUF[3]
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.043     3.870 r  DISPLAY/P2S_LED/buff[3]_i_1/O
                         net (fo=1, routed)           0.000     3.870    DISPLAY/P2S_LED/buff[3]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.500    -1.406    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.841ns  (logic 0.797ns (20.757%)  route 3.043ns (79.243%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    AD11                 IBUF (Prop_ibuf_I_O)         0.754     0.754 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           3.043     3.798    DISPLAY/P2S_LED/SW_IBUF[6]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.043     3.841 r  DISPLAY/P2S_LED/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     3.841    DISPLAY/P2S_LED/buff[6]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         1.500    -1.406    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.801ns  (logic 0.164ns (9.097%)  route 1.637ns (90.903%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    AD11                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.637     1.773    DISPLAY/P2S_LED/SW_IBUF[6]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.028     1.801 r  DISPLAY/P2S_LED/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     1.801    DISPLAY/P2S_LED/buff[6]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.929    -0.529    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.223ns (12.063%)  route 1.628ns (87.937%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.628     1.823    DISPLAY/P2S_LED/SW_IBUF[3]
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.028     1.851 r  DISPLAY/P2S_LED/buff[3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    DISPLAY/P2S_LED/buff[3]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.929    -0.529    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.857ns  (logic 0.219ns (11.773%)  route 1.639ns (88.227%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           1.639     1.829    DISPLAY/P2S_LED/SW_IBUF[4]
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.028     1.857 r  DISPLAY/P2S_LED/buff[4]_i_1/O
                         net (fo=1, routed)           0.000     1.857    DISPLAY/P2S_LED/buff[4]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.929    -0.529    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.195ns (10.440%)  route 1.677ns (89.560%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.167     0.167 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.677     1.844    DISPLAY/P2S_LED/SW_IBUF[1]
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.028     1.872 r  DISPLAY/P2S_LED/buff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.872    DISPLAY/P2S_LED/buff[1]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.929    -0.529    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.160ns (8.348%)  route 1.760ns (91.652%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.132     0.132 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.760     1.893    DISPLAY/P2S_LED/SW_IBUF[7]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.028     1.921 r  DISPLAY/P2S_LED/buff[7]_i_1/O
                         net (fo=1, routed)           0.000     1.921    DISPLAY/P2S_LED/buff[7]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.929    -0.529    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.968ns  (logic 0.198ns (10.042%)  route 1.770ns (89.958%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.170     0.170 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           1.770     1.940    DISPLAY/P2S_LED/SW_IBUF[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.028     1.968 r  DISPLAY/P2S_LED/buff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.968    DISPLAY/P2S_LED/buff[0]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.930    -0.528    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.993ns  (logic 0.223ns (11.177%)  route 1.771ns (88.823%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    AA13                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.771     1.965    DISPLAY/P2S_LED/SW_IBUF[2]
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.028     1.993 r  DISPLAY/P2S_LED/buff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.993    DISPLAY/P2S_LED/buff[2]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.929    -0.529    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.083ns  (logic 0.218ns (10.482%)  route 1.864ns (89.518%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.864     2.055    DISPLAY/P2S_LED/SW_IBUF[5]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.028     2.083 r  DISPLAY/P2S_LED/buff[5]_i_1/O
                         net (fo=1, routed)           0.000     2.083    DISPLAY/P2S_LED/buff[5]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.929    -0.529    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C

Slack:                    inf
  Source:                 BTN_Y[0]
                            (input port)
  Destination:            BTN_SCAN/result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.378ns  (logic 0.172ns (7.233%)  route 2.206ns (92.767%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  BTN_Y[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.144     0.144 f  BTN_Y_IBUF[0]_inst/O
                         net (fo=1, routed)           2.206     2.350    BTN_SCAN/BTN_Y_IBUF[0]
    SLICE_X11Y85         LUT4 (Prop_lut4_I0_O)        0.028     2.378 r  BTN_SCAN/result[16]_i_1/O
                         net (fo=1, routed)           0.000     2.378    BTN_SCAN/result[16]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  BTN_SCAN/result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.931    -0.527    BTN_SCAN/CLK_OUT3
    SLICE_X11Y85         FDRE                                         r  BTN_SCAN/result_reg[16]/C

Slack:                    inf
  Source:                 BTN_Y[3]
                            (input port)
  Destination:            BTN_SCAN/result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.571ns  (logic 0.176ns (6.857%)  route 2.395ns (93.143%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  BTN_Y[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.148     0.148 f  BTN_Y_IBUF[3]_inst/O
                         net (fo=1, routed)           2.395     2.543    BTN_SCAN/BTN_Y_IBUF[1]
    SLICE_X11Y87         LUT4 (Prop_lut4_I0_O)        0.028     2.571 r  BTN_SCAN/result[19]_i_1/O
                         net (fo=1, routed)           0.000     2.571    BTN_SCAN/result[19]_i_1_n_0
    SLICE_X11Y87         FDRE                                         r  BTN_SCAN/result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=147, routed)         0.932    -0.526    BTN_SCAN/CLK_OUT3
    SLICE_X11Y87         FDRE                                         r  BTN_SCAN/result_reg[19]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout3

Max Delay           713 Endpoints
Min Delay           713 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/ctrl/latency_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            core/mem/mem_data_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.791ns  (logic 0.502ns (8.669%)  route 5.289ns (91.331%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[4][1]/G
    SLICE_X20Y33         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  core/ctrl/latency_reg[4][1]/Q
                         net (fo=1, routed)           0.704     1.034    core/reg_ID/IR_ID[30]_i_4_0[1]
    SLICE_X21Y36         LUT6 (Prop_lut6_I5_O)        0.043     1.077 r  core/reg_ID/IR_ID[30]_i_14/O
                         net (fo=2, routed)           0.460     1.537    core/reg_ID/IR_ID[30]_i_14_n_0
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.043     1.580 r  core/reg_ID/B[30]_i_7/O
                         net (fo=1, routed)           0.581     2.161    core/reg_ID/B[30]_i_7_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.043     2.204 r  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          1.147     3.351    core/mem/ram/mem_data_reg_reg[31]
    SLICE_X21Y52         LUT5 (Prop_lut5_I0_O)        0.043     3.394 r  core/mem/ram/mem_data_reg[31]_i_1/O
                         net (fo=32, routed)          2.397     5.791    core/mem/ram_n_0
    SLICE_X23Y71         FDRE                                         r  core/mem/mem_data_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    -1.607    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    -1.571 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    -1.028    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.945 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.493     0.548    core/mem/debug_clk
    SLICE_X23Y71         FDRE                                         r  core/mem/mem_data_reg_reg[25]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            core/mem/mem_data_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.591ns  (logic 0.502ns (8.979%)  route 5.089ns (91.021%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[4][1]/G
    SLICE_X20Y33         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  core/ctrl/latency_reg[4][1]/Q
                         net (fo=1, routed)           0.704     1.034    core/reg_ID/IR_ID[30]_i_4_0[1]
    SLICE_X21Y36         LUT6 (Prop_lut6_I5_O)        0.043     1.077 r  core/reg_ID/IR_ID[30]_i_14/O
                         net (fo=2, routed)           0.460     1.537    core/reg_ID/IR_ID[30]_i_14_n_0
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.043     1.580 r  core/reg_ID/B[30]_i_7/O
                         net (fo=1, routed)           0.581     2.161    core/reg_ID/B[30]_i_7_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.043     2.204 r  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          1.147     3.351    core/mem/ram/mem_data_reg_reg[31]
    SLICE_X21Y52         LUT5 (Prop_lut5_I0_O)        0.043     3.394 r  core/mem/ram/mem_data_reg[31]_i_1/O
                         net (fo=32, routed)          2.196     5.591    core/mem/ram_n_0
    SLICE_X17Y71         FDRE                                         r  core/mem/mem_data_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    -1.607    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    -1.571 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    -1.028    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.945 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.494     0.549    core/mem/debug_clk
    SLICE_X17Y71         FDRE                                         r  core/mem/mem_data_reg_reg[21]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            core/mem/mem_data_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.591ns  (logic 0.502ns (8.979%)  route 5.089ns (91.021%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[4][1]/G
    SLICE_X20Y33         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  core/ctrl/latency_reg[4][1]/Q
                         net (fo=1, routed)           0.704     1.034    core/reg_ID/IR_ID[30]_i_4_0[1]
    SLICE_X21Y36         LUT6 (Prop_lut6_I5_O)        0.043     1.077 r  core/reg_ID/IR_ID[30]_i_14/O
                         net (fo=2, routed)           0.460     1.537    core/reg_ID/IR_ID[30]_i_14_n_0
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.043     1.580 r  core/reg_ID/B[30]_i_7/O
                         net (fo=1, routed)           0.581     2.161    core/reg_ID/B[30]_i_7_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.043     2.204 r  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          1.147     3.351    core/mem/ram/mem_data_reg_reg[31]
    SLICE_X21Y52         LUT5 (Prop_lut5_I0_O)        0.043     3.394 r  core/mem/ram/mem_data_reg[31]_i_1/O
                         net (fo=32, routed)          2.196     5.591    core/mem/ram_n_0
    SLICE_X17Y71         FDRE                                         r  core/mem/mem_data_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    -1.607    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    -1.571 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    -1.028    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.945 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.494     0.549    core/mem/debug_clk
    SLICE_X17Y71         FDRE                                         r  core/mem/mem_data_reg_reg[23]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            core/mem/mem_data_reg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 0.502ns (9.099%)  route 5.015ns (90.901%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[4][1]/G
    SLICE_X20Y33         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  core/ctrl/latency_reg[4][1]/Q
                         net (fo=1, routed)           0.704     1.034    core/reg_ID/IR_ID[30]_i_4_0[1]
    SLICE_X21Y36         LUT6 (Prop_lut6_I5_O)        0.043     1.077 r  core/reg_ID/IR_ID[30]_i_14/O
                         net (fo=2, routed)           0.460     1.537    core/reg_ID/IR_ID[30]_i_14_n_0
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.043     1.580 r  core/reg_ID/B[30]_i_7/O
                         net (fo=1, routed)           0.581     2.161    core/reg_ID/B[30]_i_7_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.043     2.204 r  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          1.147     3.351    core/mem/ram/mem_data_reg_reg[31]
    SLICE_X21Y52         LUT5 (Prop_lut5_I0_O)        0.043     3.394 r  core/mem/ram/mem_data_reg[31]_i_1/O
                         net (fo=32, routed)          2.123     5.517    core/mem/ram_n_0
    SLICE_X11Y68         FDRE                                         r  core/mem/mem_data_reg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    -1.607    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    -1.571 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    -1.028    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.945 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.498     0.553    core/mem/debug_clk
    SLICE_X11Y68         FDRE                                         r  core/mem/mem_data_reg_reg[24]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            core/mem/mem_data_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.421ns  (logic 0.502ns (9.261%)  route 4.919ns (90.739%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[4][1]/G
    SLICE_X20Y33         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  core/ctrl/latency_reg[4][1]/Q
                         net (fo=1, routed)           0.704     1.034    core/reg_ID/IR_ID[30]_i_4_0[1]
    SLICE_X21Y36         LUT6 (Prop_lut6_I5_O)        0.043     1.077 r  core/reg_ID/IR_ID[30]_i_14/O
                         net (fo=2, routed)           0.460     1.537    core/reg_ID/IR_ID[30]_i_14_n_0
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.043     1.580 r  core/reg_ID/B[30]_i_7/O
                         net (fo=1, routed)           0.581     2.161    core/reg_ID/B[30]_i_7_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.043     2.204 r  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          1.145     3.349    core/reg_ID/reservation_reg_reg[1][0]
    SLICE_X21Y52         LUT3 (Prop_lut3_I0_O)        0.043     3.392 r  core/reg_ID/mem_data_reg[31]_i_2/O
                         net (fo=32, routed)          2.028     5.421    core/mem/p_0_in__0
    SLICE_X21Y62         FDRE                                         r  core/mem/mem_data_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    -1.607    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    -1.571 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    -1.028    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.945 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.501     0.556    core/mem/debug_clk
    SLICE_X21Y62         FDRE                                         r  core/mem/mem_data_reg_reg[12]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            core/mem/mem_data_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.413ns  (logic 0.502ns (9.274%)  route 4.911ns (90.726%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[4][1]/G
    SLICE_X20Y33         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  core/ctrl/latency_reg[4][1]/Q
                         net (fo=1, routed)           0.704     1.034    core/reg_ID/IR_ID[30]_i_4_0[1]
    SLICE_X21Y36         LUT6 (Prop_lut6_I5_O)        0.043     1.077 r  core/reg_ID/IR_ID[30]_i_14/O
                         net (fo=2, routed)           0.460     1.537    core/reg_ID/IR_ID[30]_i_14_n_0
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.043     1.580 r  core/reg_ID/B[30]_i_7/O
                         net (fo=1, routed)           0.581     2.161    core/reg_ID/B[30]_i_7_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.043     2.204 r  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          1.147     3.351    core/mem/ram/mem_data_reg_reg[31]
    SLICE_X21Y52         LUT5 (Prop_lut5_I0_O)        0.043     3.394 r  core/mem/ram/mem_data_reg[31]_i_1/O
                         net (fo=32, routed)          2.018     5.413    core/mem/ram_n_0
    SLICE_X13Y71         FDRE                                         r  core/mem/mem_data_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    -1.607    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    -1.571 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    -1.028    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.945 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.495     0.550    core/mem/debug_clk
    SLICE_X13Y71         FDRE                                         r  core/mem/mem_data_reg_reg[20]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            core/mem/mem_data_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 0.502ns (9.404%)  route 4.836ns (90.596%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[4][1]/G
    SLICE_X20Y33         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  core/ctrl/latency_reg[4][1]/Q
                         net (fo=1, routed)           0.704     1.034    core/reg_ID/IR_ID[30]_i_4_0[1]
    SLICE_X21Y36         LUT6 (Prop_lut6_I5_O)        0.043     1.077 r  core/reg_ID/IR_ID[30]_i_14/O
                         net (fo=2, routed)           0.460     1.537    core/reg_ID/IR_ID[30]_i_14_n_0
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.043     1.580 r  core/reg_ID/B[30]_i_7/O
                         net (fo=1, routed)           0.581     2.161    core/reg_ID/B[30]_i_7_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.043     2.204 r  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          1.145     3.349    core/reg_ID/reservation_reg_reg[1][0]
    SLICE_X21Y52         LUT3 (Prop_lut3_I0_O)        0.043     3.392 r  core/reg_ID/mem_data_reg[31]_i_2/O
                         net (fo=32, routed)          1.946     5.338    core/mem/p_0_in__0
    SLICE_X21Y63         FDRE                                         r  core/mem/mem_data_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    -1.607    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    -1.571 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    -1.028    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.945 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.501     0.556    core/mem/debug_clk
    SLICE_X21Y63         FDRE                                         r  core/mem/mem_data_reg_reg[17]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            core/mem/mem_data_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 0.502ns (9.404%)  route 4.836ns (90.596%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[4][1]/G
    SLICE_X20Y33         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  core/ctrl/latency_reg[4][1]/Q
                         net (fo=1, routed)           0.704     1.034    core/reg_ID/IR_ID[30]_i_4_0[1]
    SLICE_X21Y36         LUT6 (Prop_lut6_I5_O)        0.043     1.077 r  core/reg_ID/IR_ID[30]_i_14/O
                         net (fo=2, routed)           0.460     1.537    core/reg_ID/IR_ID[30]_i_14_n_0
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.043     1.580 r  core/reg_ID/B[30]_i_7/O
                         net (fo=1, routed)           0.581     2.161    core/reg_ID/B[30]_i_7_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.043     2.204 r  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          1.147     3.351    core/mem/ram/mem_data_reg_reg[31]
    SLICE_X21Y52         LUT5 (Prop_lut5_I0_O)        0.043     3.394 r  core/mem/ram/mem_data_reg[31]_i_1/O
                         net (fo=32, routed)          1.944     5.338    core/mem/ram_n_0
    SLICE_X11Y51         FDRE                                         r  core/mem/mem_data_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    -1.607    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    -1.571 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    -1.028    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.945 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.507     0.562    core/mem/debug_clk
    SLICE_X11Y51         FDRE                                         r  core/mem/mem_data_reg_reg[8]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            core/mem/mem_data_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 0.502ns (9.599%)  route 4.728ns (90.401%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[4][1]/G
    SLICE_X20Y33         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  core/ctrl/latency_reg[4][1]/Q
                         net (fo=1, routed)           0.704     1.034    core/reg_ID/IR_ID[30]_i_4_0[1]
    SLICE_X21Y36         LUT6 (Prop_lut6_I5_O)        0.043     1.077 r  core/reg_ID/IR_ID[30]_i_14/O
                         net (fo=2, routed)           0.460     1.537    core/reg_ID/IR_ID[30]_i_14_n_0
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.043     1.580 r  core/reg_ID/B[30]_i_7/O
                         net (fo=1, routed)           0.581     2.161    core/reg_ID/B[30]_i_7_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.043     2.204 r  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          1.147     3.351    core/mem/ram/mem_data_reg_reg[31]
    SLICE_X21Y52         LUT5 (Prop_lut5_I0_O)        0.043     3.394 r  core/mem/ram/mem_data_reg[31]_i_1/O
                         net (fo=32, routed)          1.836     5.230    core/mem/ram_n_0
    SLICE_X11Y71         FDRE                                         r  core/mem/mem_data_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    -1.607    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    -1.571 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    -1.028    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.945 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.495     0.550    core/mem/debug_clk
    SLICE_X11Y71         FDRE                                         r  core/mem/mem_data_reg_reg[19]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            core/mem/mem_data_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.210ns  (logic 0.502ns (9.635%)  route 4.708ns (90.365%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[4][1]/G
    SLICE_X20Y33         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  core/ctrl/latency_reg[4][1]/Q
                         net (fo=1, routed)           0.704     1.034    core/reg_ID/IR_ID[30]_i_4_0[1]
    SLICE_X21Y36         LUT6 (Prop_lut6_I5_O)        0.043     1.077 r  core/reg_ID/IR_ID[30]_i_14/O
                         net (fo=2, routed)           0.460     1.537    core/reg_ID/IR_ID[30]_i_14_n_0
    SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.043     1.580 r  core/reg_ID/B[30]_i_7/O
                         net (fo=1, routed)           0.581     2.161    core/reg_ID/B[30]_i_7_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.043     2.204 r  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          1.147     3.351    core/mem/ram/mem_data_reg_reg[31]
    SLICE_X21Y52         LUT5 (Prop_lut5_I0_O)        0.043     3.394 r  core/mem/ram/mem_data_reg[31]_i_1/O
                         net (fo=32, routed)          1.816     5.210    core/mem/ram_n_0
    SLICE_X15Y50         FDRE                                         r  core/mem/mem_data_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    -1.607    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    -1.571 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.543    -1.028    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.945 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.507     0.562    core/mem/debug_clk
    SLICE_X15Y50         FDRE                                         r  core/mem/mem_data_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/ctrl/latency_reg[4][3]/G
                            (positive level-sensitive latch)
  Destination:            core/reg_ID/valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.227ns (23.254%)  route 0.749ns (76.746%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[4][3]/G
    SLICE_X20Y33         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 f  core/ctrl/latency_reg[4][3]/Q
                         net (fo=3, routed)           0.235     0.378    core/reg_ID/IR_ID[30]_i_4_0[3]
    SLICE_X21Y38         LUT6 (Prop_lut6_I3_O)        0.028     0.406 f  core/reg_ID/IR_ID[30]_i_7/O
                         net (fo=1, routed)           0.229     0.635    core/reg_ID/IR_ID[30]_i_7_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I1_O)        0.028     0.663 f  core/reg_ID/IR_ID[30]_i_4/O
                         net (fo=4, routed)           0.285     0.948    core/ctrl/Q_reg[31]
    SLICE_X23Y45         LUT2 (Prop_lut2_I1_O)        0.028     0.976 r  core/ctrl/valid_i_1/O
                         net (fo=1, routed)           0.000     0.976    core/reg_ID/valid_reg_12
    SLICE_X23Y45         FDCE                                         r  core/reg_ID/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.005     0.841    core/reg_ID/debug_clk
    SLICE_X23Y45         FDCE                                         r  core/reg_ID/valid_reg/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            core/mu/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.240ns (22.578%)  route 0.823ns (77.422%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[2][0]/G
    SLICE_X21Y37         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 f  core/ctrl/latency_reg[2][0]/Q
                         net (fo=1, routed)           0.267     0.395    core/reg_ID/IR_ID[30]_i_6_1
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.028     0.423 r  core/reg_ID/IR_ID[30]_i_12/O
                         net (fo=1, routed)           0.182     0.605    core/reg_ID/IR_ID[30]_i_12_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I0_O)        0.028     0.633 f  core/reg_ID/IR_ID[30]_i_6/O
                         net (fo=2, routed)           0.097     0.731    core/reg_ID/IR_ID[30]_i_6_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I4_O)        0.028     0.759 f  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          0.169     0.928    core/mu/B_reg_reg[0]_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.028     0.956 r  core/mu/state[6]_i_1/O
                         net (fo=71, routed)          0.107     1.063    core/mu/state[6]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  core/mu/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.006     0.842    core/mu/debug_clk
    SLICE_X23Y48         FDRE                                         r  core/mu/state_reg[0]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            core/mu/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.240ns (22.578%)  route 0.823ns (77.422%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[2][0]/G
    SLICE_X21Y37         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 f  core/ctrl/latency_reg[2][0]/Q
                         net (fo=1, routed)           0.267     0.395    core/reg_ID/IR_ID[30]_i_6_1
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.028     0.423 r  core/reg_ID/IR_ID[30]_i_12/O
                         net (fo=1, routed)           0.182     0.605    core/reg_ID/IR_ID[30]_i_12_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I0_O)        0.028     0.633 f  core/reg_ID/IR_ID[30]_i_6/O
                         net (fo=2, routed)           0.097     0.731    core/reg_ID/IR_ID[30]_i_6_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I4_O)        0.028     0.759 f  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          0.169     0.928    core/mu/B_reg_reg[0]_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.028     0.956 r  core/mu/state[6]_i_1/O
                         net (fo=71, routed)          0.107     1.063    core/mu/state[6]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  core/mu/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.006     0.842    core/mu/debug_clk
    SLICE_X23Y48         FDRE                                         r  core/mu/state_reg[1]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            core/mu/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.240ns (22.578%)  route 0.823ns (77.422%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[2][0]/G
    SLICE_X21Y37         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 f  core/ctrl/latency_reg[2][0]/Q
                         net (fo=1, routed)           0.267     0.395    core/reg_ID/IR_ID[30]_i_6_1
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.028     0.423 r  core/reg_ID/IR_ID[30]_i_12/O
                         net (fo=1, routed)           0.182     0.605    core/reg_ID/IR_ID[30]_i_12_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I0_O)        0.028     0.633 f  core/reg_ID/IR_ID[30]_i_6/O
                         net (fo=2, routed)           0.097     0.731    core/reg_ID/IR_ID[30]_i_6_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I4_O)        0.028     0.759 f  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          0.169     0.928    core/mu/B_reg_reg[0]_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.028     0.956 r  core/mu/state[6]_i_1/O
                         net (fo=71, routed)          0.107     1.063    core/mu/state[6]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  core/mu/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.006     0.842    core/mu/debug_clk
    SLICE_X23Y48         FDRE                                         r  core/mu/state_reg[2]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            core/mu/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.240ns (22.578%)  route 0.823ns (77.422%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[2][0]/G
    SLICE_X21Y37         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 f  core/ctrl/latency_reg[2][0]/Q
                         net (fo=1, routed)           0.267     0.395    core/reg_ID/IR_ID[30]_i_6_1
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.028     0.423 r  core/reg_ID/IR_ID[30]_i_12/O
                         net (fo=1, routed)           0.182     0.605    core/reg_ID/IR_ID[30]_i_12_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I0_O)        0.028     0.633 f  core/reg_ID/IR_ID[30]_i_6/O
                         net (fo=2, routed)           0.097     0.731    core/reg_ID/IR_ID[30]_i_6_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I4_O)        0.028     0.759 f  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          0.169     0.928    core/mu/B_reg_reg[0]_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.028     0.956 r  core/mu/state[6]_i_1/O
                         net (fo=71, routed)          0.107     1.063    core/mu/state[6]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  core/mu/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.006     0.842    core/mu/debug_clk
    SLICE_X23Y48         FDRE                                         r  core/mu/state_reg[3]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            core/mu/state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.240ns (22.578%)  route 0.823ns (77.422%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[2][0]/G
    SLICE_X21Y37         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 f  core/ctrl/latency_reg[2][0]/Q
                         net (fo=1, routed)           0.267     0.395    core/reg_ID/IR_ID[30]_i_6_1
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.028     0.423 r  core/reg_ID/IR_ID[30]_i_12/O
                         net (fo=1, routed)           0.182     0.605    core/reg_ID/IR_ID[30]_i_12_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I0_O)        0.028     0.633 f  core/reg_ID/IR_ID[30]_i_6/O
                         net (fo=2, routed)           0.097     0.731    core/reg_ID/IR_ID[30]_i_6_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I4_O)        0.028     0.759 f  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          0.169     0.928    core/mu/B_reg_reg[0]_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.028     0.956 r  core/mu/state[6]_i_1/O
                         net (fo=71, routed)          0.107     1.063    core/mu/state[6]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  core/mu/state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.006     0.842    core/mu/debug_clk
    SLICE_X23Y48         FDRE                                         r  core/mu/state_reg[4]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            core/mu/state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.240ns (22.578%)  route 0.823ns (77.422%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[2][0]/G
    SLICE_X21Y37         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 f  core/ctrl/latency_reg[2][0]/Q
                         net (fo=1, routed)           0.267     0.395    core/reg_ID/IR_ID[30]_i_6_1
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.028     0.423 r  core/reg_ID/IR_ID[30]_i_12/O
                         net (fo=1, routed)           0.182     0.605    core/reg_ID/IR_ID[30]_i_12_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I0_O)        0.028     0.633 f  core/reg_ID/IR_ID[30]_i_6/O
                         net (fo=2, routed)           0.097     0.731    core/reg_ID/IR_ID[30]_i_6_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I4_O)        0.028     0.759 f  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          0.169     0.928    core/mu/B_reg_reg[0]_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.028     0.956 r  core/mu/state[6]_i_1/O
                         net (fo=71, routed)          0.107     1.063    core/mu/state[6]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  core/mu/state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.006     0.842    core/mu/debug_clk
    SLICE_X23Y48         FDRE                                         r  core/mu/state_reg[5]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            core/mu/state_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.240ns (22.578%)  route 0.823ns (77.422%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[2][0]/G
    SLICE_X21Y37         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 f  core/ctrl/latency_reg[2][0]/Q
                         net (fo=1, routed)           0.267     0.395    core/reg_ID/IR_ID[30]_i_6_1
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.028     0.423 r  core/reg_ID/IR_ID[30]_i_12/O
                         net (fo=1, routed)           0.182     0.605    core/reg_ID/IR_ID[30]_i_12_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I0_O)        0.028     0.633 f  core/reg_ID/IR_ID[30]_i_6/O
                         net (fo=2, routed)           0.097     0.731    core/reg_ID/IR_ID[30]_i_6_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I4_O)        0.028     0.759 f  core/reg_ID/B[30]_i_4/O
                         net (fo=10, routed)          0.169     0.928    core/mu/B_reg_reg[0]_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.028     0.956 r  core/mu/state[6]_i_1/O
                         net (fo=71, routed)          0.107     1.063    core/mu/state[6]_i_1_n_0
    SLICE_X23Y48         FDSE                                         r  core/mu/state_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.006     0.842    core/mu/debug_clk
    SLICE_X23Y48         FDSE                                         r  core/mu/state_reg[6]/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[4][3]/G
                            (positive level-sensitive latch)
  Destination:            core/ctrl/J_in_FU_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.116ns  (logic 0.255ns (22.852%)  route 0.861ns (77.148%))
  Logic Levels:           5  (LDCE=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[4][3]/G
    SLICE_X20Y33         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 f  core/ctrl/latency_reg[4][3]/Q
                         net (fo=3, routed)           0.235     0.378    core/reg_ID/IR_ID[30]_i_4_0[3]
    SLICE_X21Y38         LUT6 (Prop_lut6_I3_O)        0.028     0.406 f  core/reg_ID/IR_ID[30]_i_7/O
                         net (fo=1, routed)           0.229     0.635    core/reg_ID/IR_ID[30]_i_7_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I1_O)        0.028     0.663 f  core/reg_ID/IR_ID[30]_i_4/O
                         net (fo=4, routed)           0.308     0.971    core/reg_ID/FU_write_to_reg[2][3]
    SLICE_X25Y44         LUT5 (Prop_lut5_I0_O)        0.028     0.999 f  core/reg_ID/reservation_reg[23][2]_i_3/O
                         net (fo=47, routed)          0.089     1.088    core/reg_ID/reg_ID_flush_next_reg
    SLICE_X25Y44         LUT5 (Prop_lut5_I2_O)        0.028     1.116 r  core/reg_ID/J_in_FU_i_1/O
                         net (fo=1, routed)           0.000     1.116    core/ctrl/J_in_FU_reg_4
    SLICE_X25Y44         FDCE                                         r  core/ctrl/J_in_FU_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.002     0.838    core/ctrl/debug_clk
    SLICE_X25Y44         FDCE                                         r  core/ctrl/J_in_FU_reg/C

Slack:                    inf
  Source:                 core/ctrl/latency_reg[4][3]/G
                            (positive level-sensitive latch)
  Destination:            core/reg_ID/IR_ID_reg[16]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.135ns  (logic 0.229ns (20.182%)  route 0.906ns (79.818%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         LDCE                         0.000     0.000 r  core/ctrl/latency_reg[4][3]/G
    SLICE_X20Y33         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 f  core/ctrl/latency_reg[4][3]/Q
                         net (fo=3, routed)           0.235     0.378    core/reg_ID/IR_ID[30]_i_4_0[3]
    SLICE_X21Y38         LUT6 (Prop_lut6_I3_O)        0.028     0.406 f  core/reg_ID/IR_ID[30]_i_7/O
                         net (fo=1, routed)           0.229     0.635    core/reg_ID/IR_ID[30]_i_7_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I1_O)        0.028     0.663 f  core/reg_ID/IR_ID[30]_i_4/O
                         net (fo=4, routed)           0.309     0.972    core/ctrl/Q_reg[31]
    SLICE_X25Y45         LUT2 (Prop_lut2_I1_O)        0.030     1.002 r  core/ctrl/IR_ID[30]_i_1/O
                         net (fo=72, routed)          0.133     1.135    core/reg_ID/IR_ID_reg[2]_3
    SLICE_X27Y45         FDCE                                         r  core/reg_ID/IR_ID_reg[16]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_5/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                         net (fo=5459, routed)        1.002     0.838    core/reg_ID/debug_clk
    SLICE_X27Y45         FDCE                                         r  core/reg_ID/IR_ID_reg[16]_rep__1/C





