
synthesis -f "spi_lcd_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Thu Jan 16 20:03:05 2025


Command Line:  synthesis -f spi_lcd_impl1_lattice.synproj -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 5

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = spi_lcd.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/CodeField/Verilog/Diamond_design/spi_lcd (searchpath added)
-p D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p D:/CodeField/Verilog/Diamond_design/spi_lcd/impl1 (searchpath added)
-p D:/CodeField/Verilog/Diamond_design/spi_lcd (searchpath added)
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/spi_lcd.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/control.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/lcd_write.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/lcd_init.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/lcd_show_char.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/char_ram.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/show_string_number_ctrl.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/pll/pll.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/rom/rom_8x4096.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/tb_pll.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/spi_lcd_tb.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/rom/tb_rom_8x4096_tmpl.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/segment_led.v
NGD file = spi_lcd_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/spi_lcd.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/control.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_write.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v. VERI-1482
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v(58): " arg1="lcd_init" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v" arg3="58"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v(67): " arg1="lcd_init" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v" arg3="67"  />
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_show_char.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/char_ram.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/show_string_number_ctrl.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/pll/pll.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/rom/rom_8x4096.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/tb_pll.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/spi_lcd_tb.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/rom/tb_rom_8x4096_tmpl.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/segment_led.v. VERI-1482
Analyzing Verilog file D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): spi_lcd
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/spi_lcd.v(18): " arg1="spi_lcd" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/spi_lcd.v" arg3="18"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/segment_led.v(1): " arg1="segment_led" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/segment_led.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/pll/pll.v(8): " arg1="pll" arg2="d:/codefield/verilog/diamond_design/spi_lcd/pll/pll.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): " arg1="EHXPLLJ(CLKFB_DIV=4,CLKOP_DIV=11,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE=&quot;DISABLED&quot;,CLKOS2_ENABLE=&quot;DISABLED&quot;,CLKOS3_ENABLE=&quot;DISABLED&quot;,CLKOP_CPHASE=10,CLKOS_TRIM_POL=&quot;FALLING&quot;)" arg2="D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1730"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_write.v(11): " arg1="lcd_write" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_write.v" arg3="11"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/control.v(11): " arg1="control" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/control.v" arg3="11"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v(17): " arg1="lcd_init" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v" arg3="17"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_show_char.v(11): " arg1="lcd_show_char" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_show_char.v" arg3="11"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/char_ram.v(2): " arg1="char_ram" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/char_ram.v" arg3="2"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/show_string_number_ctrl.v(38): " arg1="show_string_number_ctrl" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/show_string_number_ctrl.v" arg3="38"  />
Last elaborated design is spi_lcd()
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = spi_lcd.
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd_write_inst/cnt1" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\show_string_number_ctrl_inst/cnt_ascii_num" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00000 -> 00000000000000000000000000000001

 00001 -> 00000000000000000000000000000010

 00010 -> 00000000000000000000000000000100

 00011 -> 00000000000000000000000000001000

 00100 -> 00000000000000000000000000010000

 00101 -> 00000000000000000000000000100000

 00110 -> 00000000000000000000000001000000

 00111 -> 00000000000000000000000010000000

 01000 -> 00000000000000000000000100000000

 01001 -> 00000000000000000000001000000000

 01010 -> 00000000000000000000010000000000

 01011 -> 00000000000000000000100000000000

 01100 -> 00000000000000000001000000000000

 01101 -> 00000000000000000010000000000000

 01110 -> 00000000000000000100000000000000

 01111 -> 00000000000000001000000000000000

 10000 -> 00000000000000010000000000000000

 10001 -> 00000000000000100000000000000000

 10010 -> 00000000000001000000000000000000

 10011 -> 00000000000010000000000000000000

 10100 -> 00000000000100000000000000000000

 10101 -> 00000000001000000000000000000000

 10110 -> 00000000010000000000000000000000

 10111 -> 00000000100000000000000000000000

 11000 -> 00000001000000000000000000000000

 11001 -> 00000010000000000000000000000000

 11010 -> 00000100000000000000000000000000

 11011 -> 00001000000000000000000000000000

 11100 -> 00010000000000000000000000000000

 11101 -> 00100000000000000000000000000000

 11110 -> 01000000000000000000000000000000

 11111 -> 10000000000000000000000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd_show_char_inst/cnt_set_windows" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd_write_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0001 -> 0001

 0010 -> 0010

 0100 -> 0100

 1000 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd_init_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000001 -> 000001

 000010 -> 000010

 000100 -> 000100

 001000 -> 001000

 010000 -> 010000

 100000 -> 100000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd_show_char_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0001 -> 0001

 0010 -> 0010

 0100 -> 0100

 1000 -> 1000




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\show_string_number_ctrl_inst/ascii_num"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\show_string_number_ctrl_inst/start_x_"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\show_string_number_ctrl_inst/start_x_"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\show_string_number_ctrl_inst/start_x_"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\show_string_number_ctrl_inst/start_x_"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/show_string_number_ctrl.v(84): " arg1="\show_string_number_ctrl_inst/cnt_ascii_num_FSM_i20" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/show_string_number_ctrl.v" arg3="84"  />
GSR instance connected to net sys_rst_n_c.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in spi_lcd_drc.log.
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
   2034 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file spi_lcd_impl1.ngd.

################### Begin Area Report (spi_lcd)######################
Number of register bits => 217 of 4635 (4 % )
CCU2D => 31
EHXPLLJ => 1
FD1P3AX => 38
FD1P3IX => 84
FD1P3JX => 2
FD1S3AX => 33
FD1S3AY => 1
FD1S3IX => 56
FD1S3JX => 3
GSR => 1
IB => 2
L6MUX21 => 98
LUT4 => 1360
OB => 17
PFUMX => 300
ROM128X1A => 4
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : pll_u1/sys_clk_50MHz, loads : 112
  Net : sys_clk_c, loads : 103
  Net : lcd_show_char_inst/debug_led2_c_3, loads : 11
Clock Enable Nets
Number of Clock Enables: 18
Top 10 highest fanout Clock Enables:
  Net : show_string_number_ctrl_inst/sys_clk_c_enable_65, loads : 18
  Net : lcd_show_char_inst/sys_clk_c_enable_33, loads : 15
  Net : lcd_write_inst/sys_clk_50MHz_enable_28, loads : 15
  Net : lcd_show_char_inst/sys_clk_c_enable_45, loads : 13
  Net : lcd_show_char_inst/sys_clk_c_enable_46, loads : 9
  Net : lcd_show_char_inst/sys_clk_c_enable_28, loads : 8
  Net : lcd_init_inst/sys_clk_50MHz_enable_8, loads : 6
  Net : lcd_show_char_inst/sys_clk_c_enable_72, loads : 5
  Net : lcd_init_inst/debug_led1_c_5, loads : 1
  Net : lcd_init_inst/lcd_rst_high_flag, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : lcd_show_char_inst/rom_addr_3, loads : 508
  Net : lcd_show_char_inst/rom_addr_0, loads : 497
  Net : lcd_show_char_inst/rom_addr_4, loads : 448
  Net : lcd_show_char_inst/rom_addr_2, loads : 412
  Net : lcd_show_char_inst/rom_addr_1, loads : 303
  Net : lcd_show_char_inst/rom_addr_5, loads : 282
  Net : lcd_show_char_inst/rom_addr_6, loads : 151
  Net : lcd_show_char_inst/n15518, loads : 83
  Net : lcd_show_char_inst/rom_addr_7, loads : 79
  Net : lcd_show_char_inst/rom_addr_8, loads : 40
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets debug_led2_c_3]          |  200.000 MHz|  281.770 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets sys_clk_50MHz]           |  200.000 MHz|   99.602 MHz|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sys_clk_c]               |  200.000 MHz|   69.507 MHz|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 168.449  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.172  secs
--------------------------------------------------------------
