<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p429" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_429{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_429{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_429{left:761px;bottom:1141px;letter-spacing:-0.14px;}
#t4_429{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#t5_429{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_429{left:70px;bottom:1054px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t7_429{left:401px;bottom:1061px;}
#t8_429{left:416px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_429{left:70px;bottom:1037px;letter-spacing:-0.24px;word-spacing:-0.33px;}
#ta_429{left:70px;bottom:969px;letter-spacing:0.16px;}
#tb_429{left:151px;bottom:969px;letter-spacing:0.19px;word-spacing:0.06px;}
#tc_429{left:70px;bottom:944px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_429{left:70px;bottom:927px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_429{left:70px;bottom:901px;}
#tf_429{left:96px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_429{left:96px;bottom:888px;letter-spacing:-0.36px;}
#th_429{left:70px;bottom:861px;}
#ti_429{left:96px;bottom:865px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tj_429{left:96px;bottom:848px;letter-spacing:-0.37px;}
#tk_429{left:70px;bottom:823px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_429{left:70px;bottom:807px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#tm_429{left:70px;bottom:790px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tn_429{left:70px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_429{left:70px;bottom:749px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tp_429{left:70px;bottom:732px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tq_429{left:70px;bottom:707px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_429{left:70px;bottom:690px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#ts_429{left:70px;bottom:674px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#tt_429{left:70px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tu_429{left:70px;bottom:640px;letter-spacing:-0.39px;}
#tv_429{left:70px;bottom:616px;letter-spacing:-0.17px;word-spacing:-1.17px;}
#tw_429{left:651px;bottom:622px;}
#tx_429{left:665px;bottom:616px;letter-spacing:-0.13px;word-spacing:-1.22px;}
#ty_429{left:70px;bottom:599px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tz_429{left:70px;bottom:531px;letter-spacing:0.15px;}
#t10_429{left:151px;bottom:531px;letter-spacing:0.2px;word-spacing:-0.03px;}
#t11_429{left:70px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_429{left:70px;bottom:489px;letter-spacing:-0.14px;}
#t13_429{left:70px;bottom:462px;}
#t14_429{left:96px;bottom:466px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_429{left:96px;bottom:441px;}
#t16_429{left:122px;bottom:441px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t17_429{left:96px;bottom:417px;}
#t18_429{left:122px;bottom:417px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t19_429{left:70px;bottom:391px;}
#t1a_429{left:96px;bottom:394px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1b_429{left:96px;bottom:377px;letter-spacing:-0.13px;word-spacing:-0.96px;}
#t1c_429{left:96px;bottom:360px;letter-spacing:-0.14px;word-spacing:-1.54px;}
#t1d_429{left:344px;bottom:367px;}
#t1e_429{left:358px;bottom:360px;letter-spacing:-0.15px;word-spacing:-1.52px;}
#t1f_429{left:96px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_429{left:70px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_429{left:70px;bottom:302px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1i_429{left:70px;bottom:244px;letter-spacing:0.13px;}
#t1j_429{left:152px;bottom:244px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1k_429{left:70px;bottom:220px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1l_429{left:70px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t1m_429{left:70px;bottom:186px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t1n_429{left:70px;bottom:169px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1o_429{left:70px;bottom:153px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1p_429{left:70px;bottom:136px;letter-spacing:-0.15px;word-spacing:-0.47px;}

.s1_429{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_429{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_429{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_429{font-size:11px;font-family:Verdana_13-;color:#000;}
.s5_429{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_429{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s7_429{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts429" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg429Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg429" style="-webkit-user-select: none;"><object width="935" height="1210" data="429/429.svg" type="image/svg+xml" id="pdf429" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_429" class="t s1_429">Vol. 1 </span><span id="t2_429" class="t s1_429">19-3 </span>
<span id="t3_429" class="t s2_429">INPUT/OUTPUT </span>
<span id="t4_429" class="t s3_429">All the IA-32 processors that have on-chip caches also provide the PCD (page-level cache disable) flag in page table </span>
<span id="t5_429" class="t s3_429">and page directory entries. This flag allows caching to be disabled on a page-by-page basis. See “Page-Directory </span>
<span id="t6_429" class="t s3_429">and Page-Table Entries” in Chapter 4 of the Intel </span>
<span id="t7_429" class="t s4_429">® </span>
<span id="t8_429" class="t s3_429">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t9_429" class="t s3_429">Volume 3A. </span>
<span id="ta_429" class="t s5_429">19.4 </span><span id="tb_429" class="t s5_429">I/O INSTRUCTIONS </span>
<span id="tc_429" class="t s3_429">The processor’s I/O instructions provide access to I/O ports through the I/O address space. (These instructions </span>
<span id="td_429" class="t s3_429">cannot be used to access memory-mapped I/O ports.) There are two groups of I/O instructions: </span>
<span id="te_429" class="t s6_429">• </span><span id="tf_429" class="t s3_429">Those that transfer a single item (byte, word, or doubleword) between an I/O port and a general-purpose </span>
<span id="tg_429" class="t s3_429">register. </span>
<span id="th_429" class="t s6_429">• </span><span id="ti_429" class="t s3_429">Those that transfer strings of items (strings of bytes, words, or doublewords) between an I/O port and </span>
<span id="tj_429" class="t s3_429">memory. </span>
<span id="tk_429" class="t s3_429">The register I/O instructions IN (input from I/O port) and OUT (output to I/O port) move data between I/O ports </span>
<span id="tl_429" class="t s3_429">and the EAX register (32-bit I/O), the AX register (16-bit I/O), or the AL (8-bit I/O) register. The address of the I/O </span>
<span id="tm_429" class="t s3_429">port can be given with an immediate value or a value in the DX register. </span>
<span id="tn_429" class="t s3_429">The string I/O instructions INS (input string from I/O port) and OUTS (output string to I/O port) move data </span>
<span id="to_429" class="t s3_429">between an I/O port and a memory location. The address of the I/O port being accessed is given in the DX register; </span>
<span id="tp_429" class="t s3_429">the source or destination memory address is given in the DS:ESI or ES:EDI register, respectively. </span>
<span id="tq_429" class="t s3_429">When used with the repeat prefix REP, the INS and OUTS instructions perform string (or block) input or output </span>
<span id="tr_429" class="t s3_429">operations. The repeat prefix REP modifies the INS and OUTS instructions to transfer blocks of data between an I/O </span>
<span id="ts_429" class="t s3_429">port and memory. Here, the ESI or EDI register is incremented or decremented (according to the setting of the DF </span>
<span id="tt_429" class="t s3_429">flag in the EFLAGS register) after each byte, word, or doubleword is transferred between the selected I/O port and </span>
<span id="tu_429" class="t s3_429">memory. </span>
<span id="tv_429" class="t s3_429">See the references for IN, INS, OUT, and OUTS in Chapter 3 and Chapter 4 of the Intel </span>
<span id="tw_429" class="t s4_429">® </span>
<span id="tx_429" class="t s3_429">64 and IA-32 Architectures </span>
<span id="ty_429" class="t s3_429">Software Developer’s Manual, Volumes 2A, 2B, 2C, &amp; 2D, for more information on these instructions. </span>
<span id="tz_429" class="t s5_429">19.5 </span><span id="t10_429" class="t s5_429">PROTECTED-MODE I/O </span>
<span id="t11_429" class="t s3_429">When the processor is running in protected mode, the following protection mechanisms regulate access to I/O </span>
<span id="t12_429" class="t s3_429">ports: </span>
<span id="t13_429" class="t s6_429">• </span><span id="t14_429" class="t s3_429">When accessing I/O ports through the I/O address space, two protection devices control access: </span>
<span id="t15_429" class="t s3_429">— </span><span id="t16_429" class="t s3_429">The I/O privilege level (IOPL) field in the EFLAGS register. </span>
<span id="t17_429" class="t s3_429">— </span><span id="t18_429" class="t s3_429">The I/O permission bit map of a task state segment (TSS). </span>
<span id="t19_429" class="t s6_429">• </span><span id="t1a_429" class="t s3_429">When accessing memory-mapped I/O ports, the normal segmentation and paging protection and the MTRRs </span>
<span id="t1b_429" class="t s3_429">(in processors that support them) also affect access to I/O ports. See Chapter 5, “Protection,” and Chapter 12, </span>
<span id="t1c_429" class="t s3_429">“Memory Cache Control,” in the Intel </span>
<span id="t1d_429" class="t s4_429">® </span>
<span id="t1e_429" class="t s3_429">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A, for </span>
<span id="t1f_429" class="t s3_429">a complete discussion of memory protection. </span>
<span id="t1g_429" class="t s3_429">The following sections describe the protection mechanisms available when accessing I/O ports in the I/O address </span>
<span id="t1h_429" class="t s3_429">space with the I/O instructions. </span>
<span id="t1i_429" class="t s7_429">19.5.1 </span><span id="t1j_429" class="t s7_429">I/O Privilege Level </span>
<span id="t1k_429" class="t s3_429">In systems where I/O protection is used, the IOPL field in the EFLAGS register controls access to the I/O address </span>
<span id="t1l_429" class="t s3_429">space by restricting use of selected instructions. This protection mechanism permits the operating system or exec- </span>
<span id="t1m_429" class="t s3_429">utive to set the privilege level needed to perform I/O. In a typical protection ring model, access to the I/O address </span>
<span id="t1n_429" class="t s3_429">space is restricted to privilege levels 0 and 1. Here, the kernel and the device drivers are allowed to perform I/O, </span>
<span id="t1o_429" class="t s3_429">while less privileged device drivers and application programs are denied access to the I/O address space. Applica- </span>
<span id="t1p_429" class="t s3_429">tion programs must then make calls to the operating system to perform I/O. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
