// Seed: 503539363
module module_0 (
    input  supply1 id_0,
    output supply1 id_1,
    input  supply1 id_2
);
  wire id_4;
  assign id_1 = -1;
  wire id_5 = id_5;
endmodule
module module_1 #(
    parameter id_13 = 32'd57,
    parameter id_15 = 32'd29
) (
    input wor id_0,
    output uwire id_1,
    input supply1 id_2,
    output wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output wand id_7,
    output uwire id_8,
    input uwire id_9,
    input supply1 id_10,
    output wire id_11,
    input supply1 id_12,
    input supply1 _id_13,
    output wire id_14,
    input tri0 _id_15
);
  logic [id_13 : id_15  +  -1] id_17;
  always @(-1'b0) $signed(49);
  ;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4
  );
endmodule
