$date
	Wed Jan 29 20:25:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module MUX $end
$var wire 4 ! i_a [3:0] $end
$var wire 4 " i_b [3:0] $end
$var wire 4 # i_c [3:0] $end
$var wire 4 $ i_d [3:0] $end
$var wire 2 % i_sel [1:0] $end
$var reg 4 & o_y [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 &
b11 %
b100 $
b1001 #
b1 "
b111 !
$end
#1000
b1000 &
b1 %
b11 $
b10 #
b1000 "
b1010 !
#2000
b0 &
b10 %
b0 $
b0 #
b1110 "
b100 !
#3000
b110 &
b0 %
b1011 $
b1110 #
b1100 "
b110 !
#4000
b111 &
b1 %
b1 $
b101 #
b111 "
b101 !
#5001
