"""Core architecture agnostic implementation of hybrid loss and training loop."""
