
Game_Start2_STM32F411CE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006fc0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00006708  08007160  08007160  00008160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d868  0800d868  0000f080  2**0
                  CONTENTS
  4 .ARM          00000008  0800d868  0800d868  0000e868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d870  0800d870  0000f080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d870  0800d870  0000e870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d874  0800d874  0000e874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800d878  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004cf0  20000080  0800d8f8  0000f080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d70  0800d8f8  0000fd70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019a6e  00000000  00000000  0000f0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e5f  00000000  00000000  00028b1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016f8  00000000  00000000  0002c980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001186  00000000  00000000  0002e078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000062c6  00000000  00000000  0002f1fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aeca  00000000  00000000  000354c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4b97  00000000  00000000  0005038e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f4f25  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006208  00000000  00000000  000f4f68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000083  00000000  00000000  000fb170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007148 	.word	0x08007148

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	08007148 	.word	0x08007148

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b96a 	b.w	80004cc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	460c      	mov	r4, r1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d14e      	bne.n	80002ba <__udivmoddi4+0xaa>
 800021c:	4694      	mov	ip, r2
 800021e:	458c      	cmp	ip, r1
 8000220:	4686      	mov	lr, r0
 8000222:	fab2 f282 	clz	r2, r2
 8000226:	d962      	bls.n	80002ee <__udivmoddi4+0xde>
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0320 	rsb	r3, r2, #32
 800022e:	4091      	lsls	r1, r2
 8000230:	fa20 f303 	lsr.w	r3, r0, r3
 8000234:	fa0c fc02 	lsl.w	ip, ip, r2
 8000238:	4319      	orrs	r1, r3
 800023a:	fa00 fe02 	lsl.w	lr, r0, r2
 800023e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000242:	fa1f f68c 	uxth.w	r6, ip
 8000246:	fbb1 f4f7 	udiv	r4, r1, r7
 800024a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800024e:	fb07 1114 	mls	r1, r7, r4, r1
 8000252:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000256:	fb04 f106 	mul.w	r1, r4, r6
 800025a:	4299      	cmp	r1, r3
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x64>
 800025e:	eb1c 0303 	adds.w	r3, ip, r3
 8000262:	f104 30ff 	add.w	r0, r4, #4294967295
 8000266:	f080 8112 	bcs.w	800048e <__udivmoddi4+0x27e>
 800026a:	4299      	cmp	r1, r3
 800026c:	f240 810f 	bls.w	800048e <__udivmoddi4+0x27e>
 8000270:	3c02      	subs	r4, #2
 8000272:	4463      	add	r3, ip
 8000274:	1a59      	subs	r1, r3, r1
 8000276:	fa1f f38e 	uxth.w	r3, lr
 800027a:	fbb1 f0f7 	udiv	r0, r1, r7
 800027e:	fb07 1110 	mls	r1, r7, r0, r1
 8000282:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000286:	fb00 f606 	mul.w	r6, r0, r6
 800028a:	429e      	cmp	r6, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x94>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f100 31ff 	add.w	r1, r0, #4294967295
 8000296:	f080 80fc 	bcs.w	8000492 <__udivmoddi4+0x282>
 800029a:	429e      	cmp	r6, r3
 800029c:	f240 80f9 	bls.w	8000492 <__udivmoddi4+0x282>
 80002a0:	4463      	add	r3, ip
 80002a2:	3802      	subs	r0, #2
 80002a4:	1b9b      	subs	r3, r3, r6
 80002a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002aa:	2100      	movs	r1, #0
 80002ac:	b11d      	cbz	r5, 80002b6 <__udivmoddi4+0xa6>
 80002ae:	40d3      	lsrs	r3, r2
 80002b0:	2200      	movs	r2, #0
 80002b2:	e9c5 3200 	strd	r3, r2, [r5]
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d905      	bls.n	80002ca <__udivmoddi4+0xba>
 80002be:	b10d      	cbz	r5, 80002c4 <__udivmoddi4+0xb4>
 80002c0:	e9c5 0100 	strd	r0, r1, [r5]
 80002c4:	2100      	movs	r1, #0
 80002c6:	4608      	mov	r0, r1
 80002c8:	e7f5      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ca:	fab3 f183 	clz	r1, r3
 80002ce:	2900      	cmp	r1, #0
 80002d0:	d146      	bne.n	8000360 <__udivmoddi4+0x150>
 80002d2:	42a3      	cmp	r3, r4
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xcc>
 80002d6:	4290      	cmp	r0, r2
 80002d8:	f0c0 80f0 	bcc.w	80004bc <__udivmoddi4+0x2ac>
 80002dc:	1a86      	subs	r6, r0, r2
 80002de:	eb64 0303 	sbc.w	r3, r4, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	2d00      	cmp	r5, #0
 80002e6:	d0e6      	beq.n	80002b6 <__udivmoddi4+0xa6>
 80002e8:	e9c5 6300 	strd	r6, r3, [r5]
 80002ec:	e7e3      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	f040 8090 	bne.w	8000414 <__udivmoddi4+0x204>
 80002f4:	eba1 040c 	sub.w	r4, r1, ip
 80002f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002fc:	fa1f f78c 	uxth.w	r7, ip
 8000300:	2101      	movs	r1, #1
 8000302:	fbb4 f6f8 	udiv	r6, r4, r8
 8000306:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030a:	fb08 4416 	mls	r4, r8, r6, r4
 800030e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000312:	fb07 f006 	mul.w	r0, r7, r6
 8000316:	4298      	cmp	r0, r3
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x11c>
 800031a:	eb1c 0303 	adds.w	r3, ip, r3
 800031e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x11a>
 8000324:	4298      	cmp	r0, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 800032a:	4626      	mov	r6, r4
 800032c:	1a1c      	subs	r4, r3, r0
 800032e:	fa1f f38e 	uxth.w	r3, lr
 8000332:	fbb4 f0f8 	udiv	r0, r4, r8
 8000336:	fb08 4410 	mls	r4, r8, r0, r4
 800033a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033e:	fb00 f707 	mul.w	r7, r0, r7
 8000342:	429f      	cmp	r7, r3
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x148>
 8000346:	eb1c 0303 	adds.w	r3, ip, r3
 800034a:	f100 34ff 	add.w	r4, r0, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x146>
 8000350:	429f      	cmp	r7, r3
 8000352:	f200 80b0 	bhi.w	80004b6 <__udivmoddi4+0x2a6>
 8000356:	4620      	mov	r0, r4
 8000358:	1bdb      	subs	r3, r3, r7
 800035a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800035e:	e7a5      	b.n	80002ac <__udivmoddi4+0x9c>
 8000360:	f1c1 0620 	rsb	r6, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 f706 	lsr.w	r7, r2, r6
 800036a:	431f      	orrs	r7, r3
 800036c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000370:	fa04 f301 	lsl.w	r3, r4, r1
 8000374:	ea43 030c 	orr.w	r3, r3, ip
 8000378:	40f4      	lsrs	r4, r6
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	0c38      	lsrs	r0, r7, #16
 8000380:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000384:	fbb4 fef0 	udiv	lr, r4, r0
 8000388:	fa1f fc87 	uxth.w	ip, r7
 800038c:	fb00 441e 	mls	r4, r0, lr, r4
 8000390:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000394:	fb0e f90c 	mul.w	r9, lr, ip
 8000398:	45a1      	cmp	r9, r4
 800039a:	fa02 f201 	lsl.w	r2, r2, r1
 800039e:	d90a      	bls.n	80003b6 <__udivmoddi4+0x1a6>
 80003a0:	193c      	adds	r4, r7, r4
 80003a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003a6:	f080 8084 	bcs.w	80004b2 <__udivmoddi4+0x2a2>
 80003aa:	45a1      	cmp	r9, r4
 80003ac:	f240 8081 	bls.w	80004b2 <__udivmoddi4+0x2a2>
 80003b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003b4:	443c      	add	r4, r7
 80003b6:	eba4 0409 	sub.w	r4, r4, r9
 80003ba:	fa1f f983 	uxth.w	r9, r3
 80003be:	fbb4 f3f0 	udiv	r3, r4, r0
 80003c2:	fb00 4413 	mls	r4, r0, r3, r4
 80003c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d907      	bls.n	80003e2 <__udivmoddi4+0x1d2>
 80003d2:	193c      	adds	r4, r7, r4
 80003d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003d8:	d267      	bcs.n	80004aa <__udivmoddi4+0x29a>
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d965      	bls.n	80004aa <__udivmoddi4+0x29a>
 80003de:	3b02      	subs	r3, #2
 80003e0:	443c      	add	r4, r7
 80003e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003e6:	fba0 9302 	umull	r9, r3, r0, r2
 80003ea:	eba4 040c 	sub.w	r4, r4, ip
 80003ee:	429c      	cmp	r4, r3
 80003f0:	46ce      	mov	lr, r9
 80003f2:	469c      	mov	ip, r3
 80003f4:	d351      	bcc.n	800049a <__udivmoddi4+0x28a>
 80003f6:	d04e      	beq.n	8000496 <__udivmoddi4+0x286>
 80003f8:	b155      	cbz	r5, 8000410 <__udivmoddi4+0x200>
 80003fa:	ebb8 030e 	subs.w	r3, r8, lr
 80003fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000402:	fa04 f606 	lsl.w	r6, r4, r6
 8000406:	40cb      	lsrs	r3, r1
 8000408:	431e      	orrs	r6, r3
 800040a:	40cc      	lsrs	r4, r1
 800040c:	e9c5 6400 	strd	r6, r4, [r5]
 8000410:	2100      	movs	r1, #0
 8000412:	e750      	b.n	80002b6 <__udivmoddi4+0xa6>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f103 	lsr.w	r1, r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa24 f303 	lsr.w	r3, r4, r3
 8000424:	4094      	lsls	r4, r2
 8000426:	430c      	orrs	r4, r1
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000430:	fa1f f78c 	uxth.w	r7, ip
 8000434:	fbb3 f0f8 	udiv	r0, r3, r8
 8000438:	fb08 3110 	mls	r1, r8, r0, r3
 800043c:	0c23      	lsrs	r3, r4, #16
 800043e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000442:	fb00 f107 	mul.w	r1, r0, r7
 8000446:	4299      	cmp	r1, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x24c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000452:	d22c      	bcs.n	80004ae <__udivmoddi4+0x29e>
 8000454:	4299      	cmp	r1, r3
 8000456:	d92a      	bls.n	80004ae <__udivmoddi4+0x29e>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b2a4      	uxth	r4, r4
 8000460:	fbb3 f1f8 	udiv	r1, r3, r8
 8000464:	fb08 3311 	mls	r3, r8, r1, r3
 8000468:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800046c:	fb01 f307 	mul.w	r3, r1, r7
 8000470:	42a3      	cmp	r3, r4
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x276>
 8000474:	eb1c 0404 	adds.w	r4, ip, r4
 8000478:	f101 36ff 	add.w	r6, r1, #4294967295
 800047c:	d213      	bcs.n	80004a6 <__udivmoddi4+0x296>
 800047e:	42a3      	cmp	r3, r4
 8000480:	d911      	bls.n	80004a6 <__udivmoddi4+0x296>
 8000482:	3902      	subs	r1, #2
 8000484:	4464      	add	r4, ip
 8000486:	1ae4      	subs	r4, r4, r3
 8000488:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800048c:	e739      	b.n	8000302 <__udivmoddi4+0xf2>
 800048e:	4604      	mov	r4, r0
 8000490:	e6f0      	b.n	8000274 <__udivmoddi4+0x64>
 8000492:	4608      	mov	r0, r1
 8000494:	e706      	b.n	80002a4 <__udivmoddi4+0x94>
 8000496:	45c8      	cmp	r8, r9
 8000498:	d2ae      	bcs.n	80003f8 <__udivmoddi4+0x1e8>
 800049a:	ebb9 0e02 	subs.w	lr, r9, r2
 800049e:	eb63 0c07 	sbc.w	ip, r3, r7
 80004a2:	3801      	subs	r0, #1
 80004a4:	e7a8      	b.n	80003f8 <__udivmoddi4+0x1e8>
 80004a6:	4631      	mov	r1, r6
 80004a8:	e7ed      	b.n	8000486 <__udivmoddi4+0x276>
 80004aa:	4603      	mov	r3, r0
 80004ac:	e799      	b.n	80003e2 <__udivmoddi4+0x1d2>
 80004ae:	4630      	mov	r0, r6
 80004b0:	e7d4      	b.n	800045c <__udivmoddi4+0x24c>
 80004b2:	46d6      	mov	lr, sl
 80004b4:	e77f      	b.n	80003b6 <__udivmoddi4+0x1a6>
 80004b6:	4463      	add	r3, ip
 80004b8:	3802      	subs	r0, #2
 80004ba:	e74d      	b.n	8000358 <__udivmoddi4+0x148>
 80004bc:	4606      	mov	r6, r0
 80004be:	4623      	mov	r3, r4
 80004c0:	4608      	mov	r0, r1
 80004c2:	e70f      	b.n	80002e4 <__udivmoddi4+0xd4>
 80004c4:	3e02      	subs	r6, #2
 80004c6:	4463      	add	r3, ip
 80004c8:	e730      	b.n	800032c <__udivmoddi4+0x11c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <init_LFSR>:
//--------------------------------------------------------------------------------
/*
 * FunÁ„o que passa o valor "semente" para a variavel utilizada na funÁ„o prng_LFSR()
 */
void init_LFSR(uint32_t valor)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
	lfsr = valor;
 80004d8:	4a04      	ldr	r2, [pc, #16]	@ (80004ec <init_LFSR+0x1c>)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6013      	str	r3, [r2, #0]
}
 80004de:	bf00      	nop
 80004e0:	370c      	adds	r7, #12
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	2000009c 	.word	0x2000009c

080004f0 <InitObject>:
#include "game_entities.h"
#include "game_map.h"
#include "st7735.h"

// Inicializa o objeto
void InitObject(GameObject *obj, int32_t start_x, int32_t start_y, int32_t vel_x, int32_t vel_y, uint16_t obj_width, uint16_t obj_height, uint16_t obj_color) {
 80004f0:	b480      	push	{r7}
 80004f2:	b085      	sub	sp, #20
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	60f8      	str	r0, [r7, #12]
 80004f8:	60b9      	str	r1, [r7, #8]
 80004fa:	607a      	str	r2, [r7, #4]
 80004fc:	603b      	str	r3, [r7, #0]
    obj->x = start_x;
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	68ba      	ldr	r2, [r7, #8]
 8000502:	601a      	str	r2, [r3, #0]
    obj->y = start_y;
 8000504:	68fb      	ldr	r3, [r7, #12]
 8000506:	687a      	ldr	r2, [r7, #4]
 8000508:	605a      	str	r2, [r3, #4]
    obj->dx = vel_x;
 800050a:	68fb      	ldr	r3, [r7, #12]
 800050c:	683a      	ldr	r2, [r7, #0]
 800050e:	609a      	str	r2, [r3, #8]
    obj->dy = vel_y;
 8000510:	68fb      	ldr	r3, [r7, #12]
 8000512:	69ba      	ldr	r2, [r7, #24]
 8000514:	60da      	str	r2, [r3, #12]
    obj->width = obj_width;
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	8bba      	ldrh	r2, [r7, #28]
 800051a:	821a      	strh	r2, [r3, #16]
    obj->height = obj_height;
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	8c3a      	ldrh	r2, [r7, #32]
 8000520:	825a      	strh	r2, [r3, #18]
    obj->color = obj_color;
 8000522:	68fb      	ldr	r3, [r7, #12]
 8000524:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000526:	829a      	strh	r2, [r3, #20]
}
 8000528:	bf00      	nop
 800052a:	3714      	adds	r7, #20
 800052c:	46bd      	mov	sp, r7
 800052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000532:	4770      	bx	lr

08000534 <CheckReboundX>:

// Verifica rebote entre dois limites no eixo X
void CheckReboundX(GameObject *obj, int32_t x_min, int32_t x_max) {
 8000534:	b480      	push	{r7}
 8000536:	b085      	sub	sp, #20
 8000538:	af00      	add	r7, sp, #0
 800053a:	60f8      	str	r0, [r7, #12]
 800053c:	60b9      	str	r1, [r7, #8]
 800053e:	607a      	str	r2, [r7, #4]
    if (obj->x < x_min) {
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	68ba      	ldr	r2, [r7, #8]
 8000546:	429a      	cmp	r2, r3
 8000548:	dd07      	ble.n	800055a <CheckReboundX+0x26>
        obj->x = x_min;
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	68ba      	ldr	r2, [r7, #8]
 800054e:	601a      	str	r2, [r3, #0]
        obj->dx *= -1;
 8000550:	68fb      	ldr	r3, [r7, #12]
 8000552:	689b      	ldr	r3, [r3, #8]
 8000554:	425a      	negs	r2, r3
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	609a      	str	r2, [r3, #8]
    }
    if (obj->x + obj->width > x_max) {
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	68fa      	ldr	r2, [r7, #12]
 8000560:	8a12      	ldrh	r2, [r2, #16]
 8000562:	4413      	add	r3, r2
 8000564:	687a      	ldr	r2, [r7, #4]
 8000566:	429a      	cmp	r2, r3
 8000568:	da0b      	bge.n	8000582 <CheckReboundX+0x4e>
        obj->x = x_max - obj->width;
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	8a1b      	ldrh	r3, [r3, #16]
 800056e:	461a      	mov	r2, r3
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	1a9a      	subs	r2, r3, r2
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	601a      	str	r2, [r3, #0]
        obj->dx *= -1;
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	689b      	ldr	r3, [r3, #8]
 800057c:	425a      	negs	r2, r3
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	609a      	str	r2, [r3, #8]
    }
}
 8000582:	bf00      	nop
 8000584:	3714      	adds	r7, #20
 8000586:	46bd      	mov	sp, r7
 8000588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058c:	4770      	bx	lr

0800058e <UpdateObject>:

// Atualiza a posi√ß√£o do objeto apenas no eixo X com rebote
void UpdateObject(GameObject *obj) {
 800058e:	b590      	push	{r4, r7, lr}
 8000590:	b085      	sub	sp, #20
 8000592:	af02      	add	r7, sp, #8
 8000594:	6078      	str	r0, [r7, #4]
    // Apaga o objeto antigo
    ST7735_FillRectangle(obj->x, obj->y, obj->width, obj->height, ST7735_BLACK);
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	b298      	uxth	r0, r3
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	685b      	ldr	r3, [r3, #4]
 80005a0:	b299      	uxth	r1, r3
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	8a1a      	ldrh	r2, [r3, #16]
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	8a5b      	ldrh	r3, [r3, #18]
 80005aa:	2400      	movs	r4, #0
 80005ac:	9400      	str	r4, [sp, #0]
 80005ae:	f001 f813 	bl	80015d8 <ST7735_FillRectangle>

    // Atualiza apenas o eixo X
    obj->x += obj->dx;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681a      	ldr	r2, [r3, #0]
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	689b      	ldr	r3, [r3, #8]
 80005ba:	441a      	add	r2, r3
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	601a      	str	r2, [r3, #0]

    // Rebote apenas entre x = 20 e x = 100 (exemplo)
    CheckReboundX(obj, 40, 120);
 80005c0:	2278      	movs	r2, #120	@ 0x78
 80005c2:	2128      	movs	r1, #40	@ 0x28
 80005c4:	6878      	ldr	r0, [r7, #4]
 80005c6:	f7ff ffb5 	bl	8000534 <CheckReboundX>

    // Desenha na nova posi√ß√£o
    DrawObject(obj);
 80005ca:	6878      	ldr	r0, [r7, #4]
 80005cc:	f000 f804 	bl	80005d8 <DrawObject>
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd90      	pop	{r4, r7, pc}

080005d8 <DrawObject>:

// Desenha o objeto na tela
void DrawObject(GameObject *obj) {
 80005d8:	b590      	push	{r4, r7, lr}
 80005da:	b085      	sub	sp, #20
 80005dc:	af02      	add	r7, sp, #8
 80005de:	6078      	str	r0, [r7, #4]
    ST7735_FillRectangle(obj->x, obj->y, obj->width, obj->height, obj->color);
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	b298      	uxth	r0, r3
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	685b      	ldr	r3, [r3, #4]
 80005ea:	b299      	uxth	r1, r3
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	8a1a      	ldrh	r2, [r3, #16]
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	8a5c      	ldrh	r4, [r3, #18]
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	8a9b      	ldrh	r3, [r3, #20]
 80005f8:	9300      	str	r3, [sp, #0]
 80005fa:	4623      	mov	r3, r4
 80005fc:	f000 ffec 	bl	80015d8 <ST7735_FillRectangle>
}
 8000600:	bf00      	nop
 8000602:	370c      	adds	r7, #12
 8000604:	46bd      	mov	sp, r7
 8000606:	bd90      	pop	{r4, r7, pc}

08000608 <CheckTileAt>:
extern const uint8_t PLAYER_SIZE;

// --- FUN√á√ïES DE L√ìGICA DO JOGO ---

// Helper para verificar um √∫nico pixel do jogador contra um tipo de tile
static uint8_t CheckTileAt(int32_t px, int32_t py, uint8_t tile_type_to_check) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	60f8      	str	r0, [r7, #12]
 8000610:	60b9      	str	r1, [r7, #8]
 8000612:	4613      	mov	r3, r2
 8000614:	71fb      	strb	r3, [r7, #7]
    if (GetTileType(px, py) == tile_type_to_check) {
 8000616:	68b9      	ldr	r1, [r7, #8]
 8000618:	68f8      	ldr	r0, [r7, #12]
 800061a:	f000 f9e7 	bl	80009ec <GetTileType>
 800061e:	4603      	mov	r3, r0
 8000620:	461a      	mov	r2, r3
 8000622:	79fb      	ldrb	r3, [r7, #7]
 8000624:	4293      	cmp	r3, r2
 8000626:	d101      	bne.n	800062c <CheckTileAt+0x24>
        return 1;
 8000628:	2301      	movs	r3, #1
 800062a:	e000      	b.n	800062e <CheckTileAt+0x26>
    }
    return 0;
 800062c:	2300      	movs	r3, #0
}
 800062e:	4618      	mov	r0, r3
 8000630:	3710      	adds	r7, #16
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}

08000636 <CheckWallCollision>:

// Verifica se o jogador (caixa) colide com um tile de parede.
// Verifica os 4 cantos do quadrado do jogador.
uint8_t CheckWallCollision(int32_t px, int32_t py, uint8_t p_width, uint8_t p_height) {
 8000636:	b580      	push	{r7, lr}
 8000638:	b084      	sub	sp, #16
 800063a:	af00      	add	r7, sp, #0
 800063c:	60f8      	str	r0, [r7, #12]
 800063e:	60b9      	str	r1, [r7, #8]
 8000640:	4611      	mov	r1, r2
 8000642:	461a      	mov	r2, r3
 8000644:	460b      	mov	r3, r1
 8000646:	71fb      	strb	r3, [r7, #7]
 8000648:	4613      	mov	r3, r2
 800064a:	71bb      	strb	r3, [r7, #6]
    // Canto superior esquerdo
    if (CheckTileAt(px, py, TILE_WALL)) return 1;
 800064c:	2201      	movs	r2, #1
 800064e:	68b9      	ldr	r1, [r7, #8]
 8000650:	68f8      	ldr	r0, [r7, #12]
 8000652:	f7ff ffd9 	bl	8000608 <CheckTileAt>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <CheckWallCollision+0x2a>
 800065c:	2301      	movs	r3, #1
 800065e:	e02d      	b.n	80006bc <CheckWallCollision+0x86>
    // Canto superior direito
    if (CheckTileAt(px + p_width - 1, py, TILE_WALL)) return 1;
 8000660:	79fa      	ldrb	r2, [r7, #7]
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	4413      	add	r3, r2
 8000666:	3b01      	subs	r3, #1
 8000668:	2201      	movs	r2, #1
 800066a:	68b9      	ldr	r1, [r7, #8]
 800066c:	4618      	mov	r0, r3
 800066e:	f7ff ffcb 	bl	8000608 <CheckTileAt>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <CheckWallCollision+0x46>
 8000678:	2301      	movs	r3, #1
 800067a:	e01f      	b.n	80006bc <CheckWallCollision+0x86>
    // Canto inferior esquerdo
    if (CheckTileAt(px, py + p_height - 1, TILE_WALL)) return 1;
 800067c:	79ba      	ldrb	r2, [r7, #6]
 800067e:	68bb      	ldr	r3, [r7, #8]
 8000680:	4413      	add	r3, r2
 8000682:	3b01      	subs	r3, #1
 8000684:	2201      	movs	r2, #1
 8000686:	4619      	mov	r1, r3
 8000688:	68f8      	ldr	r0, [r7, #12]
 800068a:	f7ff ffbd 	bl	8000608 <CheckTileAt>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <CheckWallCollision+0x62>
 8000694:	2301      	movs	r3, #1
 8000696:	e011      	b.n	80006bc <CheckWallCollision+0x86>
    // Canto inferior direito
    if (CheckTileAt(px + p_width - 1, py + p_height - 1, TILE_WALL)) return 1;
 8000698:	79fa      	ldrb	r2, [r7, #7]
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	4413      	add	r3, r2
 800069e:	1e58      	subs	r0, r3, #1
 80006a0:	79ba      	ldrb	r2, [r7, #6]
 80006a2:	68bb      	ldr	r3, [r7, #8]
 80006a4:	4413      	add	r3, r2
 80006a6:	3b01      	subs	r3, #1
 80006a8:	2201      	movs	r2, #1
 80006aa:	4619      	mov	r1, r3
 80006ac:	f7ff ffac 	bl	8000608 <CheckTileAt>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <CheckWallCollision+0x84>
 80006b6:	2301      	movs	r3, #1
 80006b8:	e000      	b.n	80006bc <CheckWallCollision+0x86>

    return 0; // Nenhuma colis√£o com parede
 80006ba:	2300      	movs	r3, #0
}
 80006bc:	4618      	mov	r0, r3
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}

080006c4 <CheckGoal>:

// Verifica se o jogador (caixa) colide com um tile de objetivo.
uint8_t CheckGoal(int32_t px, int32_t py, uint8_t p_width, uint8_t p_height) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	60f8      	str	r0, [r7, #12]
 80006cc:	60b9      	str	r1, [r7, #8]
 80006ce:	4611      	mov	r1, r2
 80006d0:	461a      	mov	r2, r3
 80006d2:	460b      	mov	r3, r1
 80006d4:	71fb      	strb	r3, [r7, #7]
 80006d6:	4613      	mov	r3, r2
 80006d8:	71bb      	strb	r3, [r7, #6]
    // Canto superior esquerdo
    if (CheckTileAt(px, py, TILE_GOAL)) return 1;
 80006da:	2202      	movs	r2, #2
 80006dc:	68b9      	ldr	r1, [r7, #8]
 80006de:	68f8      	ldr	r0, [r7, #12]
 80006e0:	f7ff ff92 	bl	8000608 <CheckTileAt>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <CheckGoal+0x2a>
 80006ea:	2301      	movs	r3, #1
 80006ec:	e02d      	b.n	800074a <CheckGoal+0x86>
    // Canto superior direito
    if (CheckTileAt(px + p_width - 1, py, TILE_GOAL)) return 1;
 80006ee:	79fa      	ldrb	r2, [r7, #7]
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	4413      	add	r3, r2
 80006f4:	3b01      	subs	r3, #1
 80006f6:	2202      	movs	r2, #2
 80006f8:	68b9      	ldr	r1, [r7, #8]
 80006fa:	4618      	mov	r0, r3
 80006fc:	f7ff ff84 	bl	8000608 <CheckTileAt>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <CheckGoal+0x46>
 8000706:	2301      	movs	r3, #1
 8000708:	e01f      	b.n	800074a <CheckGoal+0x86>
    // Canto inferior esquerdo
    if (CheckTileAt(px, py + p_height - 1, TILE_GOAL)) return 1;
 800070a:	79ba      	ldrb	r2, [r7, #6]
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	4413      	add	r3, r2
 8000710:	3b01      	subs	r3, #1
 8000712:	2202      	movs	r2, #2
 8000714:	4619      	mov	r1, r3
 8000716:	68f8      	ldr	r0, [r7, #12]
 8000718:	f7ff ff76 	bl	8000608 <CheckTileAt>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <CheckGoal+0x62>
 8000722:	2301      	movs	r3, #1
 8000724:	e011      	b.n	800074a <CheckGoal+0x86>
    // Canto inferior direito
    if (CheckTileAt(px + p_width - 1, py + p_height - 1, TILE_GOAL)) return 1;
 8000726:	79fa      	ldrb	r2, [r7, #7]
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	4413      	add	r3, r2
 800072c:	1e58      	subs	r0, r3, #1
 800072e:	79ba      	ldrb	r2, [r7, #6]
 8000730:	68bb      	ldr	r3, [r7, #8]
 8000732:	4413      	add	r3, r2
 8000734:	3b01      	subs	r3, #1
 8000736:	2202      	movs	r2, #2
 8000738:	4619      	mov	r1, r3
 800073a:	f7ff ff65 	bl	8000608 <CheckTileAt>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <CheckGoal+0x84>
 8000744:	2301      	movs	r3, #1
 8000746:	e000      	b.n	800074a <CheckGoal+0x86>

    return 0; // Nenhuma colis√£o com objetivo
 8000748:	2300      	movs	r3, #0
}
 800074a:	4618      	mov	r0, r3
 800074c:	3710      	adds	r7, #16
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}

08000752 <CheckDanger>:

// Verifica se o jogador (caixa) colide com um tile de perigo.
uint8_t CheckDanger(int32_t px, int32_t py, uint8_t p_width, uint8_t p_height) {
 8000752:	b580      	push	{r7, lr}
 8000754:	b084      	sub	sp, #16
 8000756:	af00      	add	r7, sp, #0
 8000758:	60f8      	str	r0, [r7, #12]
 800075a:	60b9      	str	r1, [r7, #8]
 800075c:	4611      	mov	r1, r2
 800075e:	461a      	mov	r2, r3
 8000760:	460b      	mov	r3, r1
 8000762:	71fb      	strb	r3, [r7, #7]
 8000764:	4613      	mov	r3, r2
 8000766:	71bb      	strb	r3, [r7, #6]
    // Canto superior esquerdo
    if (CheckTileAt(px, py, TILE_DANGER)) return 1;
 8000768:	2204      	movs	r2, #4
 800076a:	68b9      	ldr	r1, [r7, #8]
 800076c:	68f8      	ldr	r0, [r7, #12]
 800076e:	f7ff ff4b 	bl	8000608 <CheckTileAt>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <CheckDanger+0x2a>
 8000778:	2301      	movs	r3, #1
 800077a:	e02d      	b.n	80007d8 <CheckDanger+0x86>
    // Canto superior direito
    if (CheckTileAt(px + p_width - 1, py, TILE_DANGER)) return 1;
 800077c:	79fa      	ldrb	r2, [r7, #7]
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	4413      	add	r3, r2
 8000782:	3b01      	subs	r3, #1
 8000784:	2204      	movs	r2, #4
 8000786:	68b9      	ldr	r1, [r7, #8]
 8000788:	4618      	mov	r0, r3
 800078a:	f7ff ff3d 	bl	8000608 <CheckTileAt>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <CheckDanger+0x46>
 8000794:	2301      	movs	r3, #1
 8000796:	e01f      	b.n	80007d8 <CheckDanger+0x86>
    // Canto inferior esquerdo
    if (CheckTileAt(px, py + p_height - 1, TILE_DANGER)) return 1;
 8000798:	79ba      	ldrb	r2, [r7, #6]
 800079a:	68bb      	ldr	r3, [r7, #8]
 800079c:	4413      	add	r3, r2
 800079e:	3b01      	subs	r3, #1
 80007a0:	2204      	movs	r2, #4
 80007a2:	4619      	mov	r1, r3
 80007a4:	68f8      	ldr	r0, [r7, #12]
 80007a6:	f7ff ff2f 	bl	8000608 <CheckTileAt>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <CheckDanger+0x62>
 80007b0:	2301      	movs	r3, #1
 80007b2:	e011      	b.n	80007d8 <CheckDanger+0x86>
    // Canto inferior direito
    if (CheckTileAt(px + p_width - 1, py + p_height - 1, TILE_DANGER)) return 1;
 80007b4:	79fa      	ldrb	r2, [r7, #7]
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	4413      	add	r3, r2
 80007ba:	1e58      	subs	r0, r3, #1
 80007bc:	79ba      	ldrb	r2, [r7, #6]
 80007be:	68bb      	ldr	r3, [r7, #8]
 80007c0:	4413      	add	r3, r2
 80007c2:	3b01      	subs	r3, #1
 80007c4:	2204      	movs	r2, #4
 80007c6:	4619      	mov	r1, r3
 80007c8:	f7ff ff1e 	bl	8000608 <CheckTileAt>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <CheckDanger+0x84>
 80007d2:	2301      	movs	r3, #1
 80007d4:	e000      	b.n	80007d8 <CheckDanger+0x86>

    return 0; // Nenhuma colis√£o com perigo
 80007d6:	2300      	movs	r3, #0
}
 80007d8:	4618      	mov	r0, r3
 80007da:	3710      	adds	r7, #16
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}

080007e0 <Game_RestartLevel>:

// --- FUN√á√ïES DE GERENCIAMENTO DE ESTADO DO JOGO ---

void Game_RestartLevel(void) {
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af04      	add	r7, sp, #16
    // Mostra mensagem e reinicia o jogador para a posi√ß√£o inicial.
    ST7735_FillScreen(ST7735_BLACK);
 80007e6:	2000      	movs	r0, #0
 80007e8:	f000 ff6a 	bl	80016c0 <ST7735_FillScreen>
    ST7735_WriteString(20, (ST7735_HEIGHT / 2) - 10, "Reiniciando...", Font_7x10, ST7735_RED, ST7735_BLACK);
 80007ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000828 <Game_RestartLevel+0x48>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	9202      	str	r2, [sp, #8]
 80007f2:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80007f6:	9201      	str	r2, [sp, #4]
 80007f8:	685a      	ldr	r2, [r3, #4]
 80007fa:	9200      	str	r2, [sp, #0]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	4a0b      	ldr	r2, [pc, #44]	@ (800082c <Game_RestartLevel+0x4c>)
 8000800:	2136      	movs	r1, #54	@ 0x36
 8000802:	2014      	movs	r0, #20
 8000804:	f000 feb8 	bl	8001578 <ST7735_WriteString>
    HAL_Delay(500); // Pequena pausa para a mensagem
 8000808:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800080c:	f001 f9f2 	bl	8001bf4 <HAL_Delay>
    player_x = PLAYER_START_X;
 8000810:	4b07      	ldr	r3, [pc, #28]	@ (8000830 <Game_RestartLevel+0x50>)
 8000812:	2214      	movs	r2, #20
 8000814:	601a      	str	r2, [r3, #0]
    player_y = PLAYER_START_Y;
 8000816:	4b07      	ldr	r3, [pc, #28]	@ (8000834 <Game_RestartLevel+0x54>)
 8000818:	223c      	movs	r2, #60	@ 0x3c
 800081a:	601a      	str	r2, [r3, #0]
    DrawGameMap(); // Redesenha o mapa completo
 800081c:	f000 f890 	bl	8000940 <DrawGameMap>
}
 8000820:	bf00      	nop
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	20000010 	.word	0x20000010
 800082c:	08007160 	.word	0x08007160
 8000830:	200001ac 	.word	0x200001ac
 8000834:	200001b0 	.word	0x200001b0

08000838 <Game_NextLevel>:

void Game_NextLevel(void) {
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af04      	add	r7, sp, #16
    // L√≥gica para avan√ßar para o pr√≥ximo n√≠vel.
    // Por enquanto, apenas mostra uma mensagem e reinicia o n√≠vel atual.
    ST7735_FillScreen(ST7735_BLACK);
 800083e:	2000      	movs	r0, #0
 8000840:	f000 ff3e 	bl	80016c0 <ST7735_FillScreen>
    ST7735_WriteString(20, (ST7735_HEIGHT / 2) - 10, "Nivel Completo!", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8000844:	4b0b      	ldr	r3, [pc, #44]	@ (8000874 <Game_NextLevel+0x3c>)
 8000846:	2200      	movs	r2, #0
 8000848:	9202      	str	r2, [sp, #8]
 800084a:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800084e:	9201      	str	r2, [sp, #4]
 8000850:	685a      	ldr	r2, [r3, #4]
 8000852:	9200      	str	r2, [sp, #0]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a08      	ldr	r2, [pc, #32]	@ (8000878 <Game_NextLevel+0x40>)
 8000858:	2136      	movs	r1, #54	@ 0x36
 800085a:	2014      	movs	r0, #20
 800085c:	f000 fe8c 	bl	8001578 <ST7735_WriteString>
    HAL_Delay(1000); // Pausa para a mensagem
 8000860:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000864:	f001 f9c6 	bl	8001bf4 <HAL_Delay>
    Game_RestartLevel(); // Por enquanto, apenas reinicia o n√≠vel atual
 8000868:	f7ff ffba 	bl	80007e0 <Game_RestartLevel>
    // No futuro, carregar um novo mapa e novos inimigos.
}
 800086c:	bf00      	nop
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	20000010 	.word	0x20000010
 8000878:	08007170 	.word	0x08007170

0800087c <Game_GameOver>:

void Game_GameOver(void) {
 800087c:	b580      	push	{r7, lr}
 800087e:	b084      	sub	sp, #16
 8000880:	af04      	add	r7, sp, #16
    // L√≥gica para Game Over.
    ST7735_FillScreen(ST7735_BLACK);
 8000882:	2000      	movs	r0, #0
 8000884:	f000 ff1c 	bl	80016c0 <ST7735_FillScreen>
    ST7735_WriteString(20, (ST7735_HEIGHT / 2) - 20, "GAME OVER", Font_11x18, ST7735_RED, ST7735_BLACK);
 8000888:	4b12      	ldr	r3, [pc, #72]	@ (80008d4 <Game_GameOver+0x58>)
 800088a:	2200      	movs	r2, #0
 800088c:	9202      	str	r2, [sp, #8]
 800088e:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8000892:	9201      	str	r2, [sp, #4]
 8000894:	685a      	ldr	r2, [r3, #4]
 8000896:	9200      	str	r2, [sp, #0]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	4a0f      	ldr	r2, [pc, #60]	@ (80008d8 <Game_GameOver+0x5c>)
 800089c:	212c      	movs	r1, #44	@ 0x2c
 800089e:	2014      	movs	r0, #20
 80008a0:	f000 fe6a 	bl	8001578 <ST7735_WriteString>
    ST7735_WriteString(10, (ST7735_HEIGHT / 2), "Tocou no Perigo!", Font_7x10, ST7735_RED, ST7735_BLACK);
 80008a4:	4b0d      	ldr	r3, [pc, #52]	@ (80008dc <Game_GameOver+0x60>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	9202      	str	r2, [sp, #8]
 80008aa:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80008ae:	9201      	str	r2, [sp, #4]
 80008b0:	685a      	ldr	r2, [r3, #4]
 80008b2:	9200      	str	r2, [sp, #0]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4a0a      	ldr	r2, [pc, #40]	@ (80008e0 <Game_GameOver+0x64>)
 80008b8:	2140      	movs	r1, #64	@ 0x40
 80008ba:	200a      	movs	r0, #10
 80008bc:	f000 fe5c 	bl	8001578 <ST7735_WriteString>
    HAL_Delay(2000); // Pausa para a mensagem
 80008c0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80008c4:	f001 f996 	bl	8001bf4 <HAL_Delay>
    Game_RestartLevel(); // Reinicia o n√≠vel ap√≥s Game Over
 80008c8:	f7ff ff8a 	bl	80007e0 <Game_RestartLevel>
}
 80008cc:	bf00      	nop
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	20000018 	.word	0x20000018
 80008d8:	08007180 	.word	0x08007180
 80008dc:	20000010 	.word	0x20000010
 80008e0:	0800718c 	.word	0x0800718c

080008e4 <CheckCollision>:

uint8_t CheckCollision(int32_t x1, int32_t y1, uint16_t w1, uint16_t h1,
                       int32_t x2, int32_t y2, uint16_t w2, uint16_t h2)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b085      	sub	sp, #20
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	4611      	mov	r1, r2
 80008f0:	461a      	mov	r2, r3
 80008f2:	460b      	mov	r3, r1
 80008f4:	80fb      	strh	r3, [r7, #6]
 80008f6:	4613      	mov	r3, r2
 80008f8:	80bb      	strh	r3, [r7, #4]
    return !(x1 + w1 <= x2 || x1 >= x2 + w2 ||
 80008fa:	88fa      	ldrh	r2, [r7, #6]
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	4413      	add	r3, r2
 8000900:	69ba      	ldr	r2, [r7, #24]
 8000902:	429a      	cmp	r2, r3
 8000904:	da13      	bge.n	800092e <CheckCollision+0x4a>
 8000906:	8c3a      	ldrh	r2, [r7, #32]
 8000908:	69bb      	ldr	r3, [r7, #24]
 800090a:	4413      	add	r3, r2
 800090c:	68fa      	ldr	r2, [r7, #12]
 800090e:	429a      	cmp	r2, r3
 8000910:	da0d      	bge.n	800092e <CheckCollision+0x4a>
             y1 + h1 <= y2 || y1 >= y2 + h2);
 8000912:	88ba      	ldrh	r2, [r7, #4]
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	4413      	add	r3, r2
    return !(x1 + w1 <= x2 || x1 >= x2 + w2 ||
 8000918:	69fa      	ldr	r2, [r7, #28]
 800091a:	429a      	cmp	r2, r3
 800091c:	da07      	bge.n	800092e <CheckCollision+0x4a>
             y1 + h1 <= y2 || y1 >= y2 + h2);
 800091e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000920:	69fb      	ldr	r3, [r7, #28]
 8000922:	4413      	add	r3, r2
    return !(x1 + w1 <= x2 || x1 >= x2 + w2 ||
 8000924:	68ba      	ldr	r2, [r7, #8]
 8000926:	429a      	cmp	r2, r3
 8000928:	da01      	bge.n	800092e <CheckCollision+0x4a>
 800092a:	2301      	movs	r3, #1
 800092c:	e000      	b.n	8000930 <CheckCollision+0x4c>
 800092e:	2300      	movs	r3, #0
 8000930:	b2db      	uxtb	r3, r3
}
 8000932:	4618      	mov	r0, r3
 8000934:	3714      	adds	r7, #20
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr
	...

08000940 <DrawGameMap>:
*/


// --- IMPLEMENTA√á√ÉO DAS FUN√á√ïES DO MAPA (mant√™m-se as mesmas) ---

void DrawGameMap(void) {
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
    // Desenha cada pixel do mapa na tela.
    for (int y = 0; y < ST7735_HEIGHT; y++) {
 8000946:	2300      	movs	r3, #0
 8000948:	60fb      	str	r3, [r7, #12]
 800094a:	e044      	b.n	80009d6 <DrawGameMap+0x96>
        for (int x = 0; x < ST7735_WIDTH; x++) {
 800094c:	2300      	movs	r3, #0
 800094e:	60bb      	str	r3, [r7, #8]
 8000950:	e03b      	b.n	80009ca <DrawGameMap+0x8a>
            uint8_t tile_type = game_map[y][x]; // Obt√©m o tipo de tile
 8000952:	4925      	ldr	r1, [pc, #148]	@ (80009e8 <DrawGameMap+0xa8>)
 8000954:	68fa      	ldr	r2, [r7, #12]
 8000956:	4613      	mov	r3, r2
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	4413      	add	r3, r2
 800095c:	015b      	lsls	r3, r3, #5
 800095e:	18ca      	adds	r2, r1, r3
 8000960:	68bb      	ldr	r3, [r7, #8]
 8000962:	4413      	add	r3, r2
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	717b      	strb	r3, [r7, #5]

            uint16_t color;
            switch (tile_type) {
 8000968:	797b      	ldrb	r3, [r7, #5]
 800096a:	2b04      	cmp	r3, #4
 800096c:	d81e      	bhi.n	80009ac <DrawGameMap+0x6c>
 800096e:	a201      	add	r2, pc, #4	@ (adr r2, 8000974 <DrawGameMap+0x34>)
 8000970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000974:	08000989 	.word	0x08000989
 8000978:	0800098f 	.word	0x0800098f
 800097c:	08000997 	.word	0x08000997
 8000980:	0800099d 	.word	0x0800099d
 8000984:	080009a5 	.word	0x080009a5
                case TILE_EMPTY:   color = ST7735_BLACK;   break;
 8000988:	2300      	movs	r3, #0
 800098a:	80fb      	strh	r3, [r7, #6]
 800098c:	e012      	b.n	80009b4 <DrawGameMap+0x74>
                case TILE_WALL:    color = ST7735_WHITE;   break;
 800098e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000992:	80fb      	strh	r3, [r7, #6]
 8000994:	e00e      	b.n	80009b4 <DrawGameMap+0x74>
                case TILE_GOAL:    color = ST7735_BLUE;    break;
 8000996:	231f      	movs	r3, #31
 8000998:	80fb      	strh	r3, [r7, #6]
 800099a:	e00b      	b.n	80009b4 <DrawGameMap+0x74>
                case TILE_START:   color = ST7735_GREEN;   break;
 800099c:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80009a0:	80fb      	strh	r3, [r7, #6]
 80009a2:	e007      	b.n	80009b4 <DrawGameMap+0x74>
                case TILE_DANGER:  color = ST7735_RED;     break;
 80009a4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80009a8:	80fb      	strh	r3, [r7, #6]
 80009aa:	e003      	b.n	80009b4 <DrawGameMap+0x74>
                default:           color = ST7735_MAGENTA; break; // Cor de erro
 80009ac:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80009b0:	80fb      	strh	r3, [r7, #6]
 80009b2:	bf00      	nop
            }
            ST7735_DrawPixel(x, y, color);
 80009b4:	68bb      	ldr	r3, [r7, #8]
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	68fa      	ldr	r2, [r7, #12]
 80009ba:	b291      	uxth	r1, r2
 80009bc:	88fa      	ldrh	r2, [r7, #6]
 80009be:	4618      	mov	r0, r3
 80009c0:	f000 fd2c 	bl	800141c <ST7735_DrawPixel>
        for (int x = 0; x < ST7735_WIDTH; x++) {
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	3301      	adds	r3, #1
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	2b9f      	cmp	r3, #159	@ 0x9f
 80009ce:	ddc0      	ble.n	8000952 <DrawGameMap+0x12>
    for (int y = 0; y < ST7735_HEIGHT; y++) {
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	3301      	adds	r3, #1
 80009d4:	60fb      	str	r3, [r7, #12]
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80009da:	ddb7      	ble.n	800094c <DrawGameMap+0xc>
        }
    }
}
 80009dc:	bf00      	nop
 80009de:	bf00      	nop
 80009e0:	3710      	adds	r7, #16
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	080087ac 	.word	0x080087ac

080009ec <GetTileType>:

uint8_t GetTileType(int x, int y) {
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	6039      	str	r1, [r7, #0]
    // Retorna o tipo de tile na coordenada especificada.
    if (x >= 0 && x < ST7735_WIDTH && y >= 0 && y < ST7735_HEIGHT) {
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	db13      	blt.n	8000a24 <GetTileType+0x38>
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	2b9f      	cmp	r3, #159	@ 0x9f
 8000a00:	dc10      	bgt.n	8000a24 <GetTileType+0x38>
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	db0d      	blt.n	8000a24 <GetTileType+0x38>
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a0c:	dc0a      	bgt.n	8000a24 <GetTileType+0x38>
        return game_map[y][x];
 8000a0e:	4909      	ldr	r1, [pc, #36]	@ (8000a34 <GetTileType+0x48>)
 8000a10:	683a      	ldr	r2, [r7, #0]
 8000a12:	4613      	mov	r3, r2
 8000a14:	009b      	lsls	r3, r3, #2
 8000a16:	4413      	add	r3, r2
 8000a18:	015b      	lsls	r3, r3, #5
 8000a1a:	18ca      	adds	r2, r1, r3
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4413      	add	r3, r2
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	e000      	b.n	8000a26 <GetTileType+0x3a>
    }
    // Fora dos limites do mapa √© considerado parede para evitar que o jogador saia.
    return TILE_WALL;
 8000a24:	2301      	movs	r3, #1
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	370c      	adds	r7, #12
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	080087ac 	.word	0x080087ac

08000a38 <HAL_ADC_ConvCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
	    valor_ADC[0]=ADC_buffer[0];
 8000a40:	4b06      	ldr	r3, [pc, #24]	@ (8000a5c <HAL_ADC_ConvCpltCallback+0x24>)
 8000a42:	881a      	ldrh	r2, [r3, #0]
 8000a44:	4b06      	ldr	r3, [pc, #24]	@ (8000a60 <HAL_ADC_ConvCpltCallback+0x28>)
 8000a46:	801a      	strh	r2, [r3, #0]
		valor_ADC[1]=ADC_buffer[1];
 8000a48:	4b04      	ldr	r3, [pc, #16]	@ (8000a5c <HAL_ADC_ConvCpltCallback+0x24>)
 8000a4a:	885a      	ldrh	r2, [r3, #2]
 8000a4c:	4b04      	ldr	r3, [pc, #16]	@ (8000a60 <HAL_ADC_ConvCpltCallback+0x28>)
 8000a4e:	805a      	strh	r2, [r3, #2]
}
 8000a50:	bf00      	nop
 8000a52:	370c      	adds	r7, #12
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr
 8000a5c:	200001a4 	.word	0x200001a4
 8000a60:	200001a8 	.word	0x200001a8

08000a64 <vTask_Move_Balls>:

//---------------------------------------------------------------------------------------------------

void vTask_Move_Balls(void *pvParameters)
{
 8000a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a66:	b089      	sub	sp, #36	@ 0x24
 8000a68:	af04      	add	r7, sp, #16
 8000a6a:	6078      	str	r0, [r7, #4]
    while (1)
    {
        for (int i = 0; i < NUM_BALLS; i++)
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	60fb      	str	r3, [r7, #12]
 8000a70:	e052      	b.n	8000b18 <vTask_Move_Balls+0xb4>
        {
            UpdateObject(&red_balls[i]);
 8000a72:	68fa      	ldr	r2, [r7, #12]
 8000a74:	4613      	mov	r3, r2
 8000a76:	005b      	lsls	r3, r3, #1
 8000a78:	4413      	add	r3, r2
 8000a7a:	00db      	lsls	r3, r3, #3
 8000a7c:	4a2a      	ldr	r2, [pc, #168]	@ (8000b28 <vTask_Move_Balls+0xc4>)
 8000a7e:	4413      	add	r3, r2
 8000a80:	4618      	mov	r0, r3
 8000a82:	f7ff fd84 	bl	800058e <UpdateObject>
            DrawObject(&red_balls[i]);
 8000a86:	68fa      	ldr	r2, [r7, #12]
 8000a88:	4613      	mov	r3, r2
 8000a8a:	005b      	lsls	r3, r3, #1
 8000a8c:	4413      	add	r3, r2
 8000a8e:	00db      	lsls	r3, r3, #3
 8000a90:	4a25      	ldr	r2, [pc, #148]	@ (8000b28 <vTask_Move_Balls+0xc4>)
 8000a92:	4413      	add	r3, r2
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff fd9f 	bl	80005d8 <DrawObject>

            if (CheckCollision(player_x, player_y, PLAYER_SIZE, PLAYER_SIZE,
 8000a9a:	4b24      	ldr	r3, [pc, #144]	@ (8000b2c <vTask_Move_Balls+0xc8>)
 8000a9c:	681d      	ldr	r5, [r3, #0]
 8000a9e:	4b24      	ldr	r3, [pc, #144]	@ (8000b30 <vTask_Move_Balls+0xcc>)
 8000aa0:	681e      	ldr	r6, [r3, #0]
 8000aa2:	2308      	movs	r3, #8
 8000aa4:	469c      	mov	ip, r3
 8000aa6:	2308      	movs	r3, #8
 8000aa8:	469e      	mov	lr, r3
 8000aaa:	491f      	ldr	r1, [pc, #124]	@ (8000b28 <vTask_Move_Balls+0xc4>)
 8000aac:	68fa      	ldr	r2, [r7, #12]
 8000aae:	4613      	mov	r3, r2
 8000ab0:	005b      	lsls	r3, r3, #1
 8000ab2:	4413      	add	r3, r2
 8000ab4:	00db      	lsls	r3, r3, #3
 8000ab6:	440b      	add	r3, r1
 8000ab8:	6819      	ldr	r1, [r3, #0]
 8000aba:	481b      	ldr	r0, [pc, #108]	@ (8000b28 <vTask_Move_Balls+0xc4>)
 8000abc:	68fa      	ldr	r2, [r7, #12]
 8000abe:	4613      	mov	r3, r2
 8000ac0:	005b      	lsls	r3, r3, #1
 8000ac2:	4413      	add	r3, r2
 8000ac4:	00db      	lsls	r3, r3, #3
 8000ac6:	4403      	add	r3, r0
 8000ac8:	3304      	adds	r3, #4
 8000aca:	6818      	ldr	r0, [r3, #0]
 8000acc:	4c16      	ldr	r4, [pc, #88]	@ (8000b28 <vTask_Move_Balls+0xc4>)
 8000ace:	68fa      	ldr	r2, [r7, #12]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	4413      	add	r3, r2
 8000ad6:	00db      	lsls	r3, r3, #3
 8000ad8:	4423      	add	r3, r4
 8000ada:	3310      	adds	r3, #16
 8000adc:	881c      	ldrh	r4, [r3, #0]
 8000ade:	4b12      	ldr	r3, [pc, #72]	@ (8000b28 <vTask_Move_Balls+0xc4>)
 8000ae0:	603b      	str	r3, [r7, #0]
 8000ae2:	68fa      	ldr	r2, [r7, #12]
 8000ae4:	4613      	mov	r3, r2
 8000ae6:	005b      	lsls	r3, r3, #1
 8000ae8:	4413      	add	r3, r2
 8000aea:	00db      	lsls	r3, r3, #3
 8000aec:	683a      	ldr	r2, [r7, #0]
 8000aee:	4413      	add	r3, r2
 8000af0:	3312      	adds	r3, #18
 8000af2:	881b      	ldrh	r3, [r3, #0]
 8000af4:	9303      	str	r3, [sp, #12]
 8000af6:	9402      	str	r4, [sp, #8]
 8000af8:	9001      	str	r0, [sp, #4]
 8000afa:	9100      	str	r1, [sp, #0]
 8000afc:	4673      	mov	r3, lr
 8000afe:	4662      	mov	r2, ip
 8000b00:	4631      	mov	r1, r6
 8000b02:	4628      	mov	r0, r5
 8000b04:	f7ff feee 	bl	80008e4 <CheckCollision>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <vTask_Move_Balls+0xae>
                               red_balls[i].x, red_balls[i].y, red_balls[i].width, red_balls[i].height))
            {
                Game_GameOver();
 8000b0e:	f7ff feb5 	bl	800087c <Game_GameOver>
        for (int i = 0; i < NUM_BALLS; i++)
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	3301      	adds	r3, #1
 8000b16:	60fb      	str	r3, [r7, #12]
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	dda9      	ble.n	8000a72 <vTask_Move_Balls+0xe>
            }
        }
        vTaskDelay(20);
 8000b1e:	2014      	movs	r0, #20
 8000b20:	f004 fd14 	bl	800554c <vTaskDelay>
        for (int i = 0; i < NUM_BALLS; i++)
 8000b24:	e7a2      	b.n	8000a6c <vTask_Move_Balls+0x8>
 8000b26:	bf00      	nop
 8000b28:	200001b4 	.word	0x200001b4
 8000b2c:	200001ac 	.word	0x200001ac
 8000b30:	200001b0 	.word	0x200001b0

08000b34 <vTask_Move_Soldado>:
    }
}


void vTask_Move_Soldado(void *pvParameters)
{
 8000b34:	b590      	push	{r4, r7, lr}
 8000b36:	b08b      	sub	sp, #44	@ 0x2c
 8000b38:	af02      	add	r7, sp, #8
 8000b3a:	6078      	str	r0, [r7, #4]
	int32_t current_player_x, current_player_y; // Guarda a posi√ß√£o atual do jogador
	int32_t next_player_x, next_player_y;     // Posi√ß√£o para onde o jogador tentar√° se mover

	while(1)
	{
		current_player_x = player_x; // Salva a posi√ß√£o X atual antes de calcular a pr√≥xima
 8000b3c:	4b51      	ldr	r3, [pc, #324]	@ (8000c84 <vTask_Move_Soldado+0x150>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	617b      	str	r3, [r7, #20]
		current_player_y = player_y; // Salva a posi√ß√£o Y atual antes de calcular a pr√≥xima
 8000b42:	4b51      	ldr	r3, [pc, #324]	@ (8000c88 <vTask_Move_Soldado+0x154>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	613b      	str	r3, [r7, #16]

		next_player_x = player_x; // Come√ßa a pr√≥xima posi√ß√£o como a atual
 8000b48:	4b4e      	ldr	r3, [pc, #312]	@ (8000c84 <vTask_Move_Soldado+0x150>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	61fb      	str	r3, [r7, #28]
		next_player_y = player_y; // Come√ßa a pr√≥xima posi√ß√£o como a atual
 8000b4e:	4b4e      	ldr	r3, [pc, #312]	@ (8000c88 <vTask_Move_Soldado+0x154>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	61bb      	str	r3, [r7, #24]

		// Apaga o player na posi√ß√£o anterior (pinta de preto).
		ST7735_FillRectangle(current_player_x, current_player_y, PLAYER_SIZE, PLAYER_SIZE, ST7735_BLACK);
 8000b54:	697b      	ldr	r3, [r7, #20]
 8000b56:	b298      	uxth	r0, r3
 8000b58:	693b      	ldr	r3, [r7, #16]
 8000b5a:	b299      	uxth	r1, r3
 8000b5c:	2308      	movs	r3, #8
 8000b5e:	461a      	mov	r2, r3
 8000b60:	2308      	movs	r3, #8
 8000b62:	461c      	mov	r4, r3
 8000b64:	2300      	movs	r3, #0
 8000b66:	9300      	str	r3, [sp, #0]
 8000b68:	4623      	mov	r3, r4
 8000b6a:	f000 fd35 	bl	80015d8 <ST7735_FillRectangle>

		// Leitura do Joystick
		uint32_t dif_eixoX = valor_ADC[1];
 8000b6e:	4b47      	ldr	r3, [pc, #284]	@ (8000c8c <vTask_Move_Soldado+0x158>)
 8000b70:	885b      	ldrh	r3, [r3, #2]
 8000b72:	60fb      	str	r3, [r7, #12]
		uint32_t dif_eixoY = valor_ADC[0];
 8000b74:	4b45      	ldr	r3, [pc, #276]	@ (8000c8c <vTask_Move_Soldado+0x158>)
 8000b76:	881b      	ldrh	r3, [r3, #0]
 8000b78:	60bb      	str	r3, [r7, #8]

		// Ajuste os thresholds (1800, 3800) conforme a sensibilidade do seu joystick
		if(dif_eixoX < 1800)
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8000b80:	d203      	bcs.n	8000b8a <vTask_Move_Soldado+0x56>
		{
			next_player_x--;
 8000b82:	69fb      	ldr	r3, [r7, #28]
 8000b84:	3b01      	subs	r3, #1
 8000b86:	61fb      	str	r3, [r7, #28]
 8000b88:	e007      	b.n	8000b9a <vTask_Move_Soldado+0x66>
		}
		else if(dif_eixoX > 3800)
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	f640 62d8 	movw	r2, #3800	@ 0xed8
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d902      	bls.n	8000b9a <vTask_Move_Soldado+0x66>
		{
			next_player_x++;
 8000b94:	69fb      	ldr	r3, [r7, #28]
 8000b96:	3301      	adds	r3, #1
 8000b98:	61fb      	str	r3, [r7, #28]
		}
		// ------------------------------------------------------------------------
		if(dif_eixoY < 1800)
 8000b9a:	68bb      	ldr	r3, [r7, #8]
 8000b9c:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8000ba0:	d203      	bcs.n	8000baa <vTask_Move_Soldado+0x76>
		{
			next_player_y--;
 8000ba2:	69bb      	ldr	r3, [r7, #24]
 8000ba4:	3b01      	subs	r3, #1
 8000ba6:	61bb      	str	r3, [r7, #24]
 8000ba8:	e007      	b.n	8000bba <vTask_Move_Soldado+0x86>
		}
		else if(dif_eixoY > 3800)
 8000baa:	68bb      	ldr	r3, [r7, #8]
 8000bac:	f640 62d8 	movw	r2, #3800	@ 0xed8
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d902      	bls.n	8000bba <vTask_Move_Soldado+0x86>
		{
			next_player_y++;
 8000bb4:	69bb      	ldr	r3, [r7, #24]
 8000bb6:	3301      	adds	r3, #1
 8000bb8:	61bb      	str	r3, [r7, #24]
		}
		// ------------------------------------------------------------------------

		// Limites da Tela: Garante que o jogador n√£o tente sair da √°rea vis√≠vel do LCD
		if (next_player_x < 0) next_player_x = 0;
 8000bba:	69fb      	ldr	r3, [r7, #28]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	da01      	bge.n	8000bc4 <vTask_Move_Soldado+0x90>
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	61fb      	str	r3, [r7, #28]
		if (next_player_x > (ST7735_WIDTH - PLAYER_SIZE)) next_player_x = (ST7735_WIDTH - PLAYER_SIZE);
 8000bc4:	2308      	movs	r3, #8
 8000bc6:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8000bca:	69fa      	ldr	r2, [r7, #28]
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	dd03      	ble.n	8000bd8 <vTask_Move_Soldado+0xa4>
 8000bd0:	2308      	movs	r3, #8
 8000bd2:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8000bd6:	61fb      	str	r3, [r7, #28]
		if (next_player_y < 0) next_player_y = 0;
 8000bd8:	69bb      	ldr	r3, [r7, #24]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	da01      	bge.n	8000be2 <vTask_Move_Soldado+0xae>
 8000bde:	2300      	movs	r3, #0
 8000be0:	61bb      	str	r3, [r7, #24]
		if (next_player_y > (ST7735_HEIGHT - PLAYER_SIZE)) next_player_y = (ST7735_HEIGHT - PLAYER_SIZE);
 8000be2:	2308      	movs	r3, #8
 8000be4:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000be8:	69ba      	ldr	r2, [r7, #24]
 8000bea:	429a      	cmp	r2, r3
 8000bec:	dd03      	ble.n	8000bf6 <vTask_Move_Soldado+0xc2>
 8000bee:	2308      	movs	r3, #8
 8000bf0:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000bf4:	61bb      	str	r3, [r7, #24]

        // --- L√ìGICA DE JOGO: COLIS√ïES E ESTADO ---
		// Paredes bloqueiam o movimento.
		if (CheckWallCollision(next_player_x, next_player_y, PLAYER_SIZE, PLAYER_SIZE)) {
 8000bf6:	2208      	movs	r2, #8
 8000bf8:	2308      	movs	r3, #8
 8000bfa:	69b9      	ldr	r1, [r7, #24]
 8000bfc:	69f8      	ldr	r0, [r7, #28]
 8000bfe:	f7ff fd1a 	bl	8000636 <CheckWallCollision>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d006      	beq.n	8000c16 <vTask_Move_Soldado+0xe2>
			player_x = current_player_x; // Volta para a posi√ß√£o anterior
 8000c08:	4a1e      	ldr	r2, [pc, #120]	@ (8000c84 <vTask_Move_Soldado+0x150>)
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	6013      	str	r3, [r2, #0]
			player_y = current_player_y; // Volta para a posi√ß√£o anterior
 8000c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8000c88 <vTask_Move_Soldado+0x154>)
 8000c10:	693b      	ldr	r3, [r7, #16]
 8000c12:	6013      	str	r3, [r2, #0]
 8000c14:	e005      	b.n	8000c22 <vTask_Move_Soldado+0xee>
		} else {
			// Se n√£o colidir com parede, a nova posi√ß√£o √© v√°lida
			player_x = next_player_x;
 8000c16:	4a1b      	ldr	r2, [pc, #108]	@ (8000c84 <vTask_Move_Soldado+0x150>)
 8000c18:	69fb      	ldr	r3, [r7, #28]
 8000c1a:	6013      	str	r3, [r2, #0]
			player_y = next_player_y;
 8000c1c:	4a1a      	ldr	r2, [pc, #104]	@ (8000c88 <vTask_Move_Soldado+0x154>)
 8000c1e:	69bb      	ldr	r3, [r7, #24]
 8000c20:	6013      	str	r3, [r2, #0]
		}

        // 2. Colis√£o com √Åreas de Perigo (Tiles vermelhos)
		UpdateObject(red_balls);
 8000c22:	481b      	ldr	r0, [pc, #108]	@ (8000c90 <vTask_Move_Soldado+0x15c>)
 8000c24:	f7ff fcb3 	bl	800058e <UpdateObject>
		DrawObject(red_balls);
 8000c28:	4819      	ldr	r0, [pc, #100]	@ (8000c90 <vTask_Move_Soldado+0x15c>)
 8000c2a:	f7ff fcd5 	bl	80005d8 <DrawObject>
		// A colis√£o com esses objetos causa o Game Over.
        if (CheckDanger(player_x, player_y, PLAYER_SIZE, PLAYER_SIZE)) {
 8000c2e:	4b15      	ldr	r3, [pc, #84]	@ (8000c84 <vTask_Move_Soldado+0x150>)
 8000c30:	6818      	ldr	r0, [r3, #0]
 8000c32:	4b15      	ldr	r3, [pc, #84]	@ (8000c88 <vTask_Move_Soldado+0x154>)
 8000c34:	6819      	ldr	r1, [r3, #0]
 8000c36:	2208      	movs	r2, #8
 8000c38:	2308      	movs	r3, #8
 8000c3a:	f7ff fd8a 	bl	8000752 <CheckDanger>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <vTask_Move_Soldado+0x114>
            Game_GameOver();
 8000c44:	f7ff fe1a 	bl	800087c <Game_GameOver>
        }

        // 3. Chegou ao Objetivo (Tiles azuis)
        // A colis√£o com esses objetos passa o jogador para outro n√≠vel
        if (CheckGoal(player_x, player_y, PLAYER_SIZE, PLAYER_SIZE)) {
 8000c48:	4b0e      	ldr	r3, [pc, #56]	@ (8000c84 <vTask_Move_Soldado+0x150>)
 8000c4a:	6818      	ldr	r0, [r3, #0]
 8000c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000c88 <vTask_Move_Soldado+0x154>)
 8000c4e:	6819      	ldr	r1, [r3, #0]
 8000c50:	2208      	movs	r2, #8
 8000c52:	2308      	movs	r3, #8
 8000c54:	f7ff fd36 	bl	80006c4 <CheckGoal>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <vTask_Move_Soldado+0x12e>
            Game_NextLevel();
 8000c5e:	f7ff fdeb 	bl	8000838 <Game_NextLevel>
        }

		// Redesenha o soldado na nova posi√ß√£o
		ST7735_draw_figure(player_x, player_y, soldado, ST7735_GREEN);
 8000c62:	4b08      	ldr	r3, [pc, #32]	@ (8000c84 <vTask_Move_Soldado+0x150>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4618      	mov	r0, r3
 8000c68:	4b07      	ldr	r3, [pc, #28]	@ (8000c88 <vTask_Move_Soldado+0x154>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4b09      	ldr	r3, [pc, #36]	@ (8000c94 <vTask_Move_Soldado+0x160>)
 8000c70:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000c74:	9200      	str	r2, [sp, #0]
 8000c76:	cb0c      	ldmia	r3, {r2, r3}
 8000c78:	f000 fd33 	bl	80016e2 <ST7735_draw_figure>

		vTaskDelay(20); // 50 quadros por segundo (ajuste para fluidez vs. processamento)
 8000c7c:	2014      	movs	r0, #20
 8000c7e:	f004 fc65 	bl	800554c <vTaskDelay>
	{
 8000c82:	e75b      	b.n	8000b3c <vTask_Move_Soldado+0x8>
 8000c84:	200001ac 	.word	0x200001ac
 8000c88:	200001b0 	.word	0x200001b0
 8000c8c:	200001a8 	.word	0x200001a8
 8000c90:	200001b4 	.word	0x200001b4
 8000c94:	20000008 	.word	0x20000008

08000c98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b08c      	sub	sp, #48	@ 0x30
 8000c9c:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
  uint32_t semente_PRNG=1;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	61fb      	str	r3, [r7, #28]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ca2:	f000 ff65 	bl	8001b70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ca6:	f000 f8f3 	bl	8000e90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000caa:	f000 fa0f 	bl	80010cc <MX_GPIO_Init>
  MX_DMA_Init();
 8000cae:	f000 f9ed 	bl	800108c <MX_DMA_Init>
  MX_SPI1_Init();
 8000cb2:	f000 f9b5 	bl	8001020 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000cb6:	f000 f953 	bl	8000f60 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	// inicializa LCD

  HAL_Delay(100);
 8000cba:	2064      	movs	r0, #100	@ 0x64
 8000cbc:	f000 ff9a 	bl	8001bf4 <HAL_Delay>
  ST7735_Init();
 8000cc0:	f000 fb92 	bl	80013e8 <ST7735_Init>

  // --- PREPARA√á√ÉO DO JOGO ---
  ST7735_FillScreen(ST7735_BLACK); // Limpa a tela antes de desenhar o mapa
 8000cc4:	2000      	movs	r0, #0
 8000cc6:	f000 fcfb 	bl	80016c0 <ST7735_FillScreen>

  // Voc√™ pode ter uma tela de introdu√ß√£o antes do jogo come√ßar.
  ST7735_draw_figure(0, 8, fig_campo_minado, ST7735_WHITE); // Sua figura existente
 8000cca:	4b5e      	ldr	r3, [pc, #376]	@ (8000e44 <main+0x1ac>)
 8000ccc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cd0:	9200      	str	r2, [sp, #0]
 8000cd2:	cb0c      	ldmia	r3, {r2, r3}
 8000cd4:	2108      	movs	r1, #8
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	f000 fd03 	bl	80016e2 <ST7735_draw_figure>
  //ST7735_WriteString(20, 28,"World's Hardest Game", Font_7x10, ST7735_CYAN, ST7735_BLACK);
  ST7735_WriteString(32, 48,"Pressione Start!", Font_7x10, ST7735_CYAN, ST7735_BLACK);
 8000cdc:	4b5a      	ldr	r3, [pc, #360]	@ (8000e48 <main+0x1b0>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	9202      	str	r2, [sp, #8]
 8000ce2:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000ce6:	9201      	str	r2, [sp, #4]
 8000ce8:	685a      	ldr	r2, [r3, #4]
 8000cea:	9200      	str	r2, [sp, #0]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a57      	ldr	r2, [pc, #348]	@ (8000e4c <main+0x1b4>)
 8000cf0:	2130      	movs	r1, #48	@ 0x30
 8000cf2:	2020      	movs	r0, #32
 8000cf4:	f000 fc40 	bl	8001578 <ST7735_WriteString>


  // --------------------------------------------------------------------------------------
  // inicializa nr. aleatorio e segue program√ß√£o

  while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))// quando pressionar a tecla comea o jogo
 8000cf8:	e002      	b.n	8000d00 <main+0x68>
  {
	  semente_PRNG++;
 8000cfa:	69fb      	ldr	r3, [r7, #28]
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	61fb      	str	r3, [r7, #28]
  while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))// quando pressionar a tecla comea o jogo
 8000d00:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d04:	4852      	ldr	r0, [pc, #328]	@ (8000e50 <main+0x1b8>)
 8000d06:	f002 f967 	bl	8002fd8 <HAL_GPIO_ReadPin>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d1f4      	bne.n	8000cfa <main+0x62>
  }
  init_LFSR(semente_PRNG);	// inicializacao para geracao de numeros pseudoaleatorios
 8000d10:	69f8      	ldr	r0, [r7, #28]
 8000d12:	f7ff fbdd 	bl	80004d0 <init_LFSR>

  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_buffer,2);
 8000d16:	2202      	movs	r2, #2
 8000d18:	494e      	ldr	r1, [pc, #312]	@ (8000e54 <main+0x1bc>)
 8000d1a:	484f      	ldr	r0, [pc, #316]	@ (8000e58 <main+0x1c0>)
 8000d1c:	f000 ffd2 	bl	8001cc4 <HAL_ADC_Start_DMA>
  // --- INICIA O JOGO AQUI ---
  // O mapa 'game_map' j√° est√° pronto porque foi inicializado como 'const' na Flash.
  // N√£o h√° necessidade de chamar InitGameMap() aqui.

  // Desenha o mapa do jogo pela primeira vez
  DrawGameMap();
 8000d20:	f7ff fe0e 	bl	8000940 <DrawGameMap>
  // Inicializa bolinhas vermelhas
  InitObject(&red_balls[0], 60, 85,  1,  1, 8, 8, ST7735_RED);
 8000d24:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000d28:	9303      	str	r3, [sp, #12]
 8000d2a:	2308      	movs	r3, #8
 8000d2c:	9302      	str	r3, [sp, #8]
 8000d2e:	2308      	movs	r3, #8
 8000d30:	9301      	str	r3, [sp, #4]
 8000d32:	2301      	movs	r3, #1
 8000d34:	9300      	str	r3, [sp, #0]
 8000d36:	2301      	movs	r3, #1
 8000d38:	2255      	movs	r2, #85	@ 0x55
 8000d3a:	213c      	movs	r1, #60	@ 0x3c
 8000d3c:	4847      	ldr	r0, [pc, #284]	@ (8000e5c <main+0x1c4>)
 8000d3e:	f7ff fbd7 	bl	80004f0 <InitObject>
  InitObject(&red_balls[1], 60, 65, 1,  1, 8, 8, ST7735_RED);
 8000d42:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000d46:	9303      	str	r3, [sp, #12]
 8000d48:	2308      	movs	r3, #8
 8000d4a:	9302      	str	r3, [sp, #8]
 8000d4c:	2308      	movs	r3, #8
 8000d4e:	9301      	str	r3, [sp, #4]
 8000d50:	2301      	movs	r3, #1
 8000d52:	9300      	str	r3, [sp, #0]
 8000d54:	2301      	movs	r3, #1
 8000d56:	2241      	movs	r2, #65	@ 0x41
 8000d58:	213c      	movs	r1, #60	@ 0x3c
 8000d5a:	4841      	ldr	r0, [pc, #260]	@ (8000e60 <main+0x1c8>)
 8000d5c:	f7ff fbc8 	bl	80004f0 <InitObject>
  InitObject(&red_balls[2], 60, 45,  1, -1, 8, 8, ST7735_RED);
 8000d60:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000d64:	9303      	str	r3, [sp, #12]
 8000d66:	2308      	movs	r3, #8
 8000d68:	9302      	str	r3, [sp, #8]
 8000d6a:	2308      	movs	r3, #8
 8000d6c:	9301      	str	r3, [sp, #4]
 8000d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	2301      	movs	r3, #1
 8000d76:	222d      	movs	r2, #45	@ 0x2d
 8000d78:	213c      	movs	r1, #60	@ 0x3c
 8000d7a:	483a      	ldr	r0, [pc, #232]	@ (8000e64 <main+0x1cc>)
 8000d7c:	f7ff fbb8 	bl	80004f0 <InitObject>


  // Define a posi√ß√£o inicial do jogador
  player_x = PLAYER_START_X;
 8000d80:	4b39      	ldr	r3, [pc, #228]	@ (8000e68 <main+0x1d0>)
 8000d82:	2214      	movs	r2, #20
 8000d84:	601a      	str	r2, [r3, #0]
  player_y = PLAYER_START_Y;
 8000d86:	4b39      	ldr	r3, [pc, #228]	@ (8000e6c <main+0x1d4>)
 8000d88:	223c      	movs	r2, #60	@ 0x3c
 8000d8a:	601a      	str	r2, [r3, #0]

  ST7735_draw_figure(player_x, player_y, soldado, ST7735_GREEN);
 8000d8c:	4b36      	ldr	r3, [pc, #216]	@ (8000e68 <main+0x1d0>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4618      	mov	r0, r3
 8000d92:	4b36      	ldr	r3, [pc, #216]	@ (8000e6c <main+0x1d4>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4619      	mov	r1, r3
 8000d98:	4b35      	ldr	r3, [pc, #212]	@ (8000e70 <main+0x1d8>)
 8000d9a:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000d9e:	9200      	str	r2, [sp, #0]
 8000da0:	cb0c      	ldmia	r3, {r2, r3}
 8000da2:	f000 fc9e 	bl	80016e2 <ST7735_draw_figure>

  DrawObject(red_balls);
 8000da6:	482d      	ldr	r0, [pc, #180]	@ (8000e5c <main+0x1c4>)
 8000da8:	f7ff fc16 	bl	80005d8 <DrawObject>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000dac:	f003 fb36 	bl	800441c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000db0:	4a30      	ldr	r2, [pc, #192]	@ (8000e74 <main+0x1dc>)
 8000db2:	2100      	movs	r1, #0
 8000db4:	4830      	ldr	r0, [pc, #192]	@ (8000e78 <main+0x1e0>)
 8000db6:	f003 fb7b 	bl	80044b0 <osThreadNew>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	4a2f      	ldr	r2, [pc, #188]	@ (8000e7c <main+0x1e4>)
 8000dbe:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  // --- CRIA√á√ÉO DAS TASKS ---

  xTaskCreate(vTask_Move_Soldado, "SoldadoAnda", 256, NULL, osPriorityAboveNormal, NULL);
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	9301      	str	r3, [sp, #4]
 8000dc4:	2320      	movs	r3, #32
 8000dc6:	9300      	str	r3, [sp, #0]
 8000dc8:	2300      	movs	r3, #0
 8000dca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000dce:	492c      	ldr	r1, [pc, #176]	@ (8000e80 <main+0x1e8>)
 8000dd0:	482c      	ldr	r0, [pc, #176]	@ (8000e84 <main+0x1ec>)
 8000dd2:	f004 fa5d 	bl	8005290 <xTaskCreate>
  xTaskCreate(vTask_Move_Balls, "Bolinhas", 256, NULL, osPriorityNormal, NULL);
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	9301      	str	r3, [sp, #4]
 8000dda:	2318      	movs	r3, #24
 8000ddc:	9300      	str	r3, [sp, #0]
 8000dde:	2300      	movs	r3, #0
 8000de0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000de4:	4928      	ldr	r1, [pc, #160]	@ (8000e88 <main+0x1f0>)
 8000de6:	4829      	ldr	r0, [pc, #164]	@ (8000e8c <main+0x1f4>)
 8000de8:	f004 fa52 	bl	8005290 <xTaskCreate>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000dec:	f003 fb3a 	bl	8004464 <osKernelStart>

  // Declara√ß√£o de objetos (como fizemos para enemy_balls)
  GameObject meuObjeto;

  // No in√≠cio da task (ap√≥s InitGameMap e DrawGameMap):
  InitObject(&meuObjeto, 50, 50, 2, 1, 10, 10, ST7735_RED); // Inicializa um quadrado vermelho 10x10
 8000df0:	1d38      	adds	r0, r7, #4
 8000df2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000df6:	9303      	str	r3, [sp, #12]
 8000df8:	230a      	movs	r3, #10
 8000dfa:	9302      	str	r3, [sp, #8]
 8000dfc:	230a      	movs	r3, #10
 8000dfe:	9301      	str	r3, [sp, #4]
 8000e00:	2301      	movs	r3, #1
 8000e02:	9300      	str	r3, [sp, #0]
 8000e04:	2302      	movs	r3, #2
 8000e06:	2232      	movs	r2, #50	@ 0x32
 8000e08:	2132      	movs	r1, #50	@ 0x32
 8000e0a:	f7ff fb71 	bl	80004f0 <InitObject>
	    // 1. Apaga a posi√ß√£o antiga do jogador (j√° est√° l√°)
	    // 2. Apaga a posi√ß√£o antiga do(s) objeto(s) em movimento
	    //    (UpdateObject() j√° faz isso, mas se tiver muitos, pode ser melhor antes de todos updates)

	    // 3. Atualiza a l√≥gica de cada objeto em movimento
	    UpdateObject(&meuObjeto); // Atualiza a posi√ß√£o da bolinha/objeto
 8000e0e:	1d3b      	adds	r3, r7, #4
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff fbbc 	bl	800058e <UpdateObject>

	    // 4. Desenha o objeto em sua nova posi√ß√£o
	    DrawObject(&meuObjeto); // Desenha a bolinha/objeto
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff fbdd 	bl	80005d8 <DrawObject>
	    // }

	    // ... (Suas outras verifica√ß√µes de colis√£o do jogador) ...

	    // Redesenha o jogador (j√° est√° l√°)
	    ST7735_draw_figure(player_x, player_y, soldado, ST7735_GREEN);
 8000e1e:	4b12      	ldr	r3, [pc, #72]	@ (8000e68 <main+0x1d0>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4618      	mov	r0, r3
 8000e24:	4b11      	ldr	r3, [pc, #68]	@ (8000e6c <main+0x1d4>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <main+0x1d8>)
 8000e2c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000e30:	9200      	str	r2, [sp, #0]
 8000e32:	cb0c      	ldmia	r3, {r2, r3}
 8000e34:	f000 fc55 	bl	80016e2 <ST7735_draw_figure>

	    vTaskDelay(20);
 8000e38:	2014      	movs	r0, #20
 8000e3a:	f004 fb87 	bl	800554c <vTaskDelay>
	    UpdateObject(&meuObjeto); // Atualiza a posi√ß√£o da bolinha/objeto
 8000e3e:	bf00      	nop
 8000e40:	e7e5      	b.n	8000e0e <main+0x176>
 8000e42:	bf00      	nop
 8000e44:	20000000 	.word	0x20000000
 8000e48:	20000010 	.word	0x20000010
 8000e4c:	080071b4 	.word	0x080071b4
 8000e50:	40020800 	.word	0x40020800
 8000e54:	200001a4 	.word	0x200001a4
 8000e58:	200000a0 	.word	0x200000a0
 8000e5c:	200001b4 	.word	0x200001b4
 8000e60:	200001cc 	.word	0x200001cc
 8000e64:	200001e4 	.word	0x200001e4
 8000e68:	200001ac 	.word	0x200001ac
 8000e6c:	200001b0 	.word	0x200001b0
 8000e70:	20000008 	.word	0x20000008
 8000e74:	0800d7ac 	.word	0x0800d7ac
 8000e78:	080011d5 	.word	0x080011d5
 8000e7c:	200001a0 	.word	0x200001a0
 8000e80:	080071c8 	.word	0x080071c8
 8000e84:	08000b35 	.word	0x08000b35
 8000e88:	080071d4 	.word	0x080071d4
 8000e8c:	08000a65 	.word	0x08000a65

08000e90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b094      	sub	sp, #80	@ 0x50
 8000e94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e96:	f107 0320 	add.w	r3, r7, #32
 8000e9a:	2230      	movs	r2, #48	@ 0x30
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f006 f876 	bl	8006f90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ea4:	f107 030c 	add.w	r3, r7, #12
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	60da      	str	r2, [r3, #12]
 8000eb2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	60bb      	str	r3, [r7, #8]
 8000eb8:	4b27      	ldr	r3, [pc, #156]	@ (8000f58 <SystemClock_Config+0xc8>)
 8000eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ebc:	4a26      	ldr	r2, [pc, #152]	@ (8000f58 <SystemClock_Config+0xc8>)
 8000ebe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ec2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ec4:	4b24      	ldr	r3, [pc, #144]	@ (8000f58 <SystemClock_Config+0xc8>)
 8000ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ecc:	60bb      	str	r3, [r7, #8]
 8000ece:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	607b      	str	r3, [r7, #4]
 8000ed4:	4b21      	ldr	r3, [pc, #132]	@ (8000f5c <SystemClock_Config+0xcc>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a20      	ldr	r2, [pc, #128]	@ (8000f5c <SystemClock_Config+0xcc>)
 8000eda:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000ede:	6013      	str	r3, [r2, #0]
 8000ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8000f5c <SystemClock_Config+0xcc>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ee8:	607b      	str	r3, [r7, #4]
 8000eea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000eec:	2302      	movs	r3, #2
 8000eee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ef4:	2310      	movs	r3, #16
 8000ef6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000efc:	2300      	movs	r3, #0
 8000efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000f00:	2310      	movs	r3, #16
 8000f02:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000f04:	23c0      	movs	r3, #192	@ 0xc0
 8000f06:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f08:	2302      	movs	r3, #2
 8000f0a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f0c:	2304      	movs	r3, #4
 8000f0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f10:	f107 0320 	add.w	r3, r7, #32
 8000f14:	4618      	mov	r0, r3
 8000f16:	f002 f8ab 	bl	8003070 <HAL_RCC_OscConfig>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f20:	f000 f97a 	bl	8001218 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f24:	230f      	movs	r3, #15
 8000f26:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f34:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000f3a:	f107 030c 	add.w	r3, r7, #12
 8000f3e:	2103      	movs	r1, #3
 8000f40:	4618      	mov	r0, r3
 8000f42:	f002 fb0d 	bl	8003560 <HAL_RCC_ClockConfig>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000f4c:	f000 f964 	bl	8001218 <Error_Handler>
  }
}
 8000f50:	bf00      	nop
 8000f52:	3750      	adds	r7, #80	@ 0x50
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	40023800 	.word	0x40023800
 8000f5c:	40007000 	.word	0x40007000

08000f60 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f66:	463b      	mov	r3, r7
 8000f68:	2200      	movs	r2, #0
 8000f6a:	601a      	str	r2, [r3, #0]
 8000f6c:	605a      	str	r2, [r3, #4]
 8000f6e:	609a      	str	r2, [r3, #8]
 8000f70:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f72:	4b28      	ldr	r3, [pc, #160]	@ (8001014 <MX_ADC1_Init+0xb4>)
 8000f74:	4a28      	ldr	r2, [pc, #160]	@ (8001018 <MX_ADC1_Init+0xb8>)
 8000f76:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f78:	4b26      	ldr	r3, [pc, #152]	@ (8001014 <MX_ADC1_Init+0xb4>)
 8000f7a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000f7e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f80:	4b24      	ldr	r3, [pc, #144]	@ (8001014 <MX_ADC1_Init+0xb4>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f86:	4b23      	ldr	r3, [pc, #140]	@ (8001014 <MX_ADC1_Init+0xb4>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f8c:	4b21      	ldr	r3, [pc, #132]	@ (8001014 <MX_ADC1_Init+0xb4>)
 8000f8e:	2201      	movs	r2, #1
 8000f90:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f92:	4b20      	ldr	r3, [pc, #128]	@ (8001014 <MX_ADC1_Init+0xb4>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f9a:	4b1e      	ldr	r3, [pc, #120]	@ (8001014 <MX_ADC1_Init+0xb4>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fa0:	4b1c      	ldr	r3, [pc, #112]	@ (8001014 <MX_ADC1_Init+0xb4>)
 8000fa2:	4a1e      	ldr	r2, [pc, #120]	@ (800101c <MX_ADC1_Init+0xbc>)
 8000fa4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fa6:	4b1b      	ldr	r3, [pc, #108]	@ (8001014 <MX_ADC1_Init+0xb4>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000fac:	4b19      	ldr	r3, [pc, #100]	@ (8001014 <MX_ADC1_Init+0xb4>)
 8000fae:	2202      	movs	r2, #2
 8000fb0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000fb2:	4b18      	ldr	r3, [pc, #96]	@ (8001014 <MX_ADC1_Init+0xb4>)
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fba:	4b16      	ldr	r3, [pc, #88]	@ (8001014 <MX_ADC1_Init+0xb4>)
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fc0:	4814      	ldr	r0, [pc, #80]	@ (8001014 <MX_ADC1_Init+0xb4>)
 8000fc2:	f000 fe3b 	bl	8001c3c <HAL_ADC_Init>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000fcc:	f000 f924 	bl	8001218 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000fd8:	2307      	movs	r3, #7
 8000fda:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fdc:	463b      	mov	r3, r7
 8000fde:	4619      	mov	r1, r3
 8000fe0:	480c      	ldr	r0, [pc, #48]	@ (8001014 <MX_ADC1_Init+0xb4>)
 8000fe2:	f000 ff73 	bl	8001ecc <HAL_ADC_ConfigChannel>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000fec:	f000 f914 	bl	8001218 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ff8:	463b      	mov	r3, r7
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4805      	ldr	r0, [pc, #20]	@ (8001014 <MX_ADC1_Init+0xb4>)
 8000ffe:	f000 ff65 	bl	8001ecc <HAL_ADC_ConfigChannel>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001008:	f000 f906 	bl	8001218 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200000a0 	.word	0x200000a0
 8001018:	40012000 	.word	0x40012000
 800101c:	0f000001 	.word	0x0f000001

08001020 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001024:	4b17      	ldr	r3, [pc, #92]	@ (8001084 <MX_SPI1_Init+0x64>)
 8001026:	4a18      	ldr	r2, [pc, #96]	@ (8001088 <MX_SPI1_Init+0x68>)
 8001028:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800102a:	4b16      	ldr	r3, [pc, #88]	@ (8001084 <MX_SPI1_Init+0x64>)
 800102c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001030:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001032:	4b14      	ldr	r3, [pc, #80]	@ (8001084 <MX_SPI1_Init+0x64>)
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001038:	4b12      	ldr	r3, [pc, #72]	@ (8001084 <MX_SPI1_Init+0x64>)
 800103a:	2200      	movs	r2, #0
 800103c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800103e:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <MX_SPI1_Init+0x64>)
 8001040:	2200      	movs	r2, #0
 8001042:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001044:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <MX_SPI1_Init+0x64>)
 8001046:	2200      	movs	r2, #0
 8001048:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800104a:	4b0e      	ldr	r3, [pc, #56]	@ (8001084 <MX_SPI1_Init+0x64>)
 800104c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001050:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001052:	4b0c      	ldr	r3, [pc, #48]	@ (8001084 <MX_SPI1_Init+0x64>)
 8001054:	2210      	movs	r2, #16
 8001056:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001058:	4b0a      	ldr	r3, [pc, #40]	@ (8001084 <MX_SPI1_Init+0x64>)
 800105a:	2200      	movs	r2, #0
 800105c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800105e:	4b09      	ldr	r3, [pc, #36]	@ (8001084 <MX_SPI1_Init+0x64>)
 8001060:	2200      	movs	r2, #0
 8001062:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001064:	4b07      	ldr	r3, [pc, #28]	@ (8001084 <MX_SPI1_Init+0x64>)
 8001066:	2200      	movs	r2, #0
 8001068:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800106a:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <MX_SPI1_Init+0x64>)
 800106c:	220a      	movs	r2, #10
 800106e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001070:	4804      	ldr	r0, [pc, #16]	@ (8001084 <MX_SPI1_Init+0x64>)
 8001072:	f002 fc73 	bl	800395c <HAL_SPI_Init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800107c:	f000 f8cc 	bl	8001218 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000148 	.word	0x20000148
 8001088:	40013000 	.word	0x40013000

0800108c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	607b      	str	r3, [r7, #4]
 8001096:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <MX_DMA_Init+0x3c>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109a:	4a0b      	ldr	r2, [pc, #44]	@ (80010c8 <MX_DMA_Init+0x3c>)
 800109c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a2:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <MX_DMA_Init+0x3c>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2105      	movs	r1, #5
 80010b2:	2038      	movs	r0, #56	@ 0x38
 80010b4:	f001 fa72 	bl	800259c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80010b8:	2038      	movs	r0, #56	@ 0x38
 80010ba:	f001 fa8b 	bl	80025d4 <HAL_NVIC_EnableIRQ>

}
 80010be:	bf00      	nop
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40023800 	.word	0x40023800

080010cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	@ 0x28
 80010d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
 80010de:	60da      	str	r2, [r3, #12]
 80010e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e2:	2300      	movs	r3, #0
 80010e4:	613b      	str	r3, [r7, #16]
 80010e6:	4b38      	ldr	r3, [pc, #224]	@ (80011c8 <MX_GPIO_Init+0xfc>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ea:	4a37      	ldr	r2, [pc, #220]	@ (80011c8 <MX_GPIO_Init+0xfc>)
 80010ec:	f043 0304 	orr.w	r3, r3, #4
 80010f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f2:	4b35      	ldr	r3, [pc, #212]	@ (80011c8 <MX_GPIO_Init+0xfc>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f6:	f003 0304 	and.w	r3, r3, #4
 80010fa:	613b      	str	r3, [r7, #16]
 80010fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	4b31      	ldr	r3, [pc, #196]	@ (80011c8 <MX_GPIO_Init+0xfc>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001106:	4a30      	ldr	r2, [pc, #192]	@ (80011c8 <MX_GPIO_Init+0xfc>)
 8001108:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800110c:	6313      	str	r3, [r2, #48]	@ 0x30
 800110e:	4b2e      	ldr	r3, [pc, #184]	@ (80011c8 <MX_GPIO_Init+0xfc>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	60bb      	str	r3, [r7, #8]
 800111e:	4b2a      	ldr	r3, [pc, #168]	@ (80011c8 <MX_GPIO_Init+0xfc>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001122:	4a29      	ldr	r2, [pc, #164]	@ (80011c8 <MX_GPIO_Init+0xfc>)
 8001124:	f043 0301 	orr.w	r3, r3, #1
 8001128:	6313      	str	r3, [r2, #48]	@ 0x30
 800112a:	4b27      	ldr	r3, [pc, #156]	@ (80011c8 <MX_GPIO_Init+0xfc>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	f003 0301 	and.w	r3, r3, #1
 8001132:	60bb      	str	r3, [r7, #8]
 8001134:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
 800113a:	4b23      	ldr	r3, [pc, #140]	@ (80011c8 <MX_GPIO_Init+0xfc>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	4a22      	ldr	r2, [pc, #136]	@ (80011c8 <MX_GPIO_Init+0xfc>)
 8001140:	f043 0302 	orr.w	r3, r3, #2
 8001144:	6313      	str	r3, [r2, #48]	@ 0x30
 8001146:	4b20      	ldr	r3, [pc, #128]	@ (80011c8 <MX_GPIO_Init+0xfc>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001152:	2200      	movs	r2, #0
 8001154:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001158:	481c      	ldr	r0, [pc, #112]	@ (80011cc <MX_GPIO_Init+0x100>)
 800115a:	f001 ff55 	bl	8003008 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_Pin|RST_Pin|DC_Pin, GPIO_PIN_RESET);
 800115e:	2200      	movs	r2, #0
 8001160:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8001164:	481a      	ldr	r0, [pc, #104]	@ (80011d0 <MX_GPIO_Init+0x104>)
 8001166:	f001 ff4f 	bl	8003008 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800116a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800116e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001170:	2301      	movs	r3, #1
 8001172:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001174:	2300      	movs	r3, #0
 8001176:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001178:	2300      	movs	r3, #0
 800117a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800117c:	f107 0314 	add.w	r3, r7, #20
 8001180:	4619      	mov	r1, r3
 8001182:	4812      	ldr	r0, [pc, #72]	@ (80011cc <MX_GPIO_Init+0x100>)
 8001184:	f001 fda4 	bl	8002cd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001188:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800118c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800118e:	2300      	movs	r3, #0
 8001190:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001192:	2301      	movs	r3, #1
 8001194:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001196:	f107 0314 	add.w	r3, r7, #20
 800119a:	4619      	mov	r1, r3
 800119c:	480b      	ldr	r0, [pc, #44]	@ (80011cc <MX_GPIO_Init+0x100>)
 800119e:	f001 fd97 	bl	8002cd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin RST_Pin DC_Pin */
  GPIO_InitStruct.Pin = CS_Pin|RST_Pin|DC_Pin;
 80011a2:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80011a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a8:	2301      	movs	r3, #1
 80011aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b0:	2300      	movs	r3, #0
 80011b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b4:	f107 0314 	add.w	r3, r7, #20
 80011b8:	4619      	mov	r1, r3
 80011ba:	4805      	ldr	r0, [pc, #20]	@ (80011d0 <MX_GPIO_Init+0x104>)
 80011bc:	f001 fd88 	bl	8002cd0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80011c0:	bf00      	nop
 80011c2:	3728      	adds	r7, #40	@ 0x28
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40023800 	.word	0x40023800
 80011cc:	40020800 	.word	0x40020800
 80011d0:	40020400 	.word	0x40020400

080011d4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	while(1)
	{
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80011dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011e0:	4803      	ldr	r0, [pc, #12]	@ (80011f0 <StartDefaultTask+0x1c>)
 80011e2:	f001 ff2a 	bl	800303a <HAL_GPIO_TogglePin>

		  osDelay(200);
 80011e6:	20c8      	movs	r0, #200	@ 0xc8
 80011e8:	f003 f9f4 	bl	80045d4 <osDelay>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80011ec:	bf00      	nop
 80011ee:	e7f5      	b.n	80011dc <StartDefaultTask+0x8>
 80011f0:	40020800 	.word	0x40020800

080011f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d101      	bne.n	800120a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001206:	f000 fcd5 	bl	8001bb4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40000800 	.word	0x40000800

08001218 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800121c:	b672      	cpsid	i
}
 800121e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001220:	bf00      	nop
 8001222:	e7fd      	b.n	8001220 <Error_Handler+0x8>

08001224 <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8001228:	2200      	movs	r2, #0
 800122a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800122e:	4802      	ldr	r0, [pc, #8]	@ (8001238 <ST7735_Select+0x14>)
 8001230:	f001 feea 	bl	8003008 <HAL_GPIO_WritePin>
}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}
 8001238:	40020400 	.word	0x40020400

0800123c <ST7735_Unselect>:

void ST7735_Unselect() {
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8001240:	2201      	movs	r2, #1
 8001242:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001246:	4802      	ldr	r0, [pc, #8]	@ (8001250 <ST7735_Unselect+0x14>)
 8001248:	f001 fede 	bl	8003008 <HAL_GPIO_WritePin>
}
 800124c:	bf00      	nop
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40020400 	.word	0x40020400

08001254 <ST7735_Reset>:

static void ST7735_Reset() {
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8001258:	2200      	movs	r2, #0
 800125a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800125e:	4807      	ldr	r0, [pc, #28]	@ (800127c <ST7735_Reset+0x28>)
 8001260:	f001 fed2 	bl	8003008 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001264:	2005      	movs	r0, #5
 8001266:	f000 fcc5 	bl	8001bf4 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 800126a:	2201      	movs	r2, #1
 800126c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001270:	4802      	ldr	r0, [pc, #8]	@ (800127c <ST7735_Reset+0x28>)
 8001272:	f001 fec9 	bl	8003008 <HAL_GPIO_WritePin>
}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40020400 	.word	0x40020400

08001280 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 800128a:	2200      	movs	r2, #0
 800128c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001290:	4806      	ldr	r0, [pc, #24]	@ (80012ac <ST7735_WriteCommand+0x2c>)
 8001292:	f001 feb9 	bl	8003008 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001296:	1df9      	adds	r1, r7, #7
 8001298:	f04f 33ff 	mov.w	r3, #4294967295
 800129c:	2201      	movs	r2, #1
 800129e:	4804      	ldr	r0, [pc, #16]	@ (80012b0 <ST7735_WriteCommand+0x30>)
 80012a0:	f002 fbe5 	bl	8003a6e <HAL_SPI_Transmit>
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	40020400 	.word	0x40020400
 80012b0:	20000148 	.word	0x20000148

080012b4 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80012be:	2201      	movs	r2, #1
 80012c0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80012c4:	4807      	ldr	r0, [pc, #28]	@ (80012e4 <ST7735_WriteData+0x30>)
 80012c6:	f001 fe9f 	bl	8003008 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	b29a      	uxth	r2, r3
 80012ce:	f04f 33ff 	mov.w	r3, #4294967295
 80012d2:	6879      	ldr	r1, [r7, #4]
 80012d4:	4804      	ldr	r0, [pc, #16]	@ (80012e8 <ST7735_WriteData+0x34>)
 80012d6:	f002 fbca 	bl	8003a6e <HAL_SPI_Transmit>
}
 80012da:	bf00      	nop
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	40020400 	.word	0x40020400
 80012e8:	20000148 	.word	0x20000148

080012ec <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	1c5a      	adds	r2, r3, #1
 80012f8:	607a      	str	r2, [r7, #4]
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 80012fe:	e034      	b.n	800136a <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	1c5a      	adds	r2, r3, #1
 8001304:	607a      	str	r2, [r7, #4]
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 800130a:	7afb      	ldrb	r3, [r7, #11]
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff ffb7 	bl	8001280 <ST7735_WriteCommand>

        numArgs = *addr++;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	1c5a      	adds	r2, r3, #1
 8001316:	607a      	str	r2, [r7, #4]
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 800131c:	7abb      	ldrb	r3, [r7, #10]
 800131e:	b29b      	uxth	r3, r3
 8001320:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001324:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8001326:	7abb      	ldrb	r3, [r7, #10]
 8001328:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800132c:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 800132e:	7abb      	ldrb	r3, [r7, #10]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d008      	beq.n	8001346 <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8001334:	7abb      	ldrb	r3, [r7, #10]
 8001336:	4619      	mov	r1, r3
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f7ff ffbb 	bl	80012b4 <ST7735_WriteData>
            addr += numArgs;
 800133e:	7abb      	ldrb	r3, [r7, #10]
 8001340:	687a      	ldr	r2, [r7, #4]
 8001342:	4413      	add	r3, r2
 8001344:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8001346:	89bb      	ldrh	r3, [r7, #12]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d00e      	beq.n	800136a <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	1c5a      	adds	r2, r3, #1
 8001350:	607a      	str	r2, [r7, #4]
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8001356:	89bb      	ldrh	r3, [r7, #12]
 8001358:	2bff      	cmp	r3, #255	@ 0xff
 800135a:	d102      	bne.n	8001362 <ST7735_ExecuteCommandList+0x76>
 800135c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001360:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8001362:	89bb      	ldrh	r3, [r7, #12]
 8001364:	4618      	mov	r0, r3
 8001366:	f000 fc45 	bl	8001bf4 <HAL_Delay>
    while(numCommands--) {
 800136a:	7bfb      	ldrb	r3, [r7, #15]
 800136c:	1e5a      	subs	r2, r3, #1
 800136e:	73fa      	strb	r2, [r7, #15]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d1c5      	bne.n	8001300 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8001374:	bf00      	nop
 8001376:	bf00      	nop
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 800137e:	b590      	push	{r4, r7, lr}
 8001380:	b085      	sub	sp, #20
 8001382:	af00      	add	r7, sp, #0
 8001384:	4604      	mov	r4, r0
 8001386:	4608      	mov	r0, r1
 8001388:	4611      	mov	r1, r2
 800138a:	461a      	mov	r2, r3
 800138c:	4623      	mov	r3, r4
 800138e:	71fb      	strb	r3, [r7, #7]
 8001390:	4603      	mov	r3, r0
 8001392:	71bb      	strb	r3, [r7, #6]
 8001394:	460b      	mov	r3, r1
 8001396:	717b      	strb	r3, [r7, #5]
 8001398:	4613      	mov	r3, r2
 800139a:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 800139c:	202a      	movs	r0, #42	@ 0x2a
 800139e:	f7ff ff6f 	bl	8001280 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 80013a2:	2300      	movs	r3, #0
 80013a4:	733b      	strb	r3, [r7, #12]
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	737b      	strb	r3, [r7, #13]
 80013aa:	2300      	movs	r3, #0
 80013ac:	73bb      	strb	r3, [r7, #14]
 80013ae:	797b      	ldrb	r3, [r7, #5]
 80013b0:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80013b2:	f107 030c 	add.w	r3, r7, #12
 80013b6:	2104      	movs	r1, #4
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff ff7b 	bl	80012b4 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80013be:	202b      	movs	r0, #43	@ 0x2b
 80013c0:	f7ff ff5e 	bl	8001280 <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 80013c4:	79bb      	ldrb	r3, [r7, #6]
 80013c6:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 80013c8:	793b      	ldrb	r3, [r7, #4]
 80013ca:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80013cc:	f107 030c 	add.w	r3, r7, #12
 80013d0:	2104      	movs	r1, #4
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff ff6e 	bl	80012b4 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80013d8:	202c      	movs	r0, #44	@ 0x2c
 80013da:	f7ff ff51 	bl	8001280 <ST7735_WriteCommand>
}
 80013de:	bf00      	nop
 80013e0:	3714      	adds	r7, #20
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd90      	pop	{r4, r7, pc}
	...

080013e8 <ST7735_Init>:

void ST7735_Init() {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
    ST7735_Select();
 80013ec:	f7ff ff1a 	bl	8001224 <ST7735_Select>
    ST7735_Reset();
 80013f0:	f7ff ff30 	bl	8001254 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 80013f4:	4806      	ldr	r0, [pc, #24]	@ (8001410 <ST7735_Init+0x28>)
 80013f6:	f7ff ff79 	bl	80012ec <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 80013fa:	4806      	ldr	r0, [pc, #24]	@ (8001414 <ST7735_Init+0x2c>)
 80013fc:	f7ff ff76 	bl	80012ec <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8001400:	4805      	ldr	r0, [pc, #20]	@ (8001418 <ST7735_Init+0x30>)
 8001402:	f7ff ff73 	bl	80012ec <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 8001406:	f7ff ff19 	bl	800123c <ST7735_Unselect>
}
 800140a:	bf00      	nop
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	0800d7d0 	.word	0x0800d7d0
 8001414:	0800d80c 	.word	0x0800d80c
 8001418:	0800d81c 	.word	0x0800d81c

0800141c <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	80fb      	strh	r3, [r7, #6]
 8001426:	460b      	mov	r3, r1
 8001428:	80bb      	strh	r3, [r7, #4]
 800142a:	4613      	mov	r3, r2
 800142c:	807b      	strh	r3, [r7, #2]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT))
 800142e:	88fb      	ldrh	r3, [r7, #6]
 8001430:	2b9f      	cmp	r3, #159	@ 0x9f
 8001432:	d823      	bhi.n	800147c <ST7735_DrawPixel+0x60>
 8001434:	88bb      	ldrh	r3, [r7, #4]
 8001436:	2b7f      	cmp	r3, #127	@ 0x7f
 8001438:	d820      	bhi.n	800147c <ST7735_DrawPixel+0x60>
        return;

    ST7735_Select();
 800143a:	f7ff fef3 	bl	8001224 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 800143e:	88fb      	ldrh	r3, [r7, #6]
 8001440:	b2d8      	uxtb	r0, r3
 8001442:	88bb      	ldrh	r3, [r7, #4]
 8001444:	b2d9      	uxtb	r1, r3
 8001446:	88fb      	ldrh	r3, [r7, #6]
 8001448:	b2db      	uxtb	r3, r3
 800144a:	3301      	adds	r3, #1
 800144c:	b2da      	uxtb	r2, r3
 800144e:	88bb      	ldrh	r3, [r7, #4]
 8001450:	b2db      	uxtb	r3, r3
 8001452:	3301      	adds	r3, #1
 8001454:	b2db      	uxtb	r3, r3
 8001456:	f7ff ff92 	bl	800137e <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 800145a:	887b      	ldrh	r3, [r7, #2]
 800145c:	0a1b      	lsrs	r3, r3, #8
 800145e:	b29b      	uxth	r3, r3
 8001460:	b2db      	uxtb	r3, r3
 8001462:	733b      	strb	r3, [r7, #12]
 8001464:	887b      	ldrh	r3, [r7, #2]
 8001466:	b2db      	uxtb	r3, r3
 8001468:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 800146a:	f107 030c 	add.w	r3, r7, #12
 800146e:	2102      	movs	r1, #2
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff ff1f 	bl	80012b4 <ST7735_WriteData>

    ST7735_Unselect();
 8001476:	f7ff fee1 	bl	800123c <ST7735_Unselect>
 800147a:	e000      	b.n	800147e <ST7735_DrawPixel+0x62>
        return;
 800147c:	bf00      	nop
}
 800147e:	3710      	adds	r7, #16
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <ST7735_WriteChar>:

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001484:	b082      	sub	sp, #8
 8001486:	b590      	push	{r4, r7, lr}
 8001488:	b089      	sub	sp, #36	@ 0x24
 800148a:	af00      	add	r7, sp, #0
 800148c:	637b      	str	r3, [r7, #52]	@ 0x34
 800148e:	4603      	mov	r3, r0
 8001490:	80fb      	strh	r3, [r7, #6]
 8001492:	460b      	mov	r3, r1
 8001494:	80bb      	strh	r3, [r7, #4]
 8001496:	4613      	mov	r3, r2
 8001498:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_Select();
 800149a:	f7ff fec3 	bl	8001224 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800149e:	88fb      	ldrh	r3, [r7, #6]
 80014a0:	b2d8      	uxtb	r0, r3
 80014a2:	88bb      	ldrh	r3, [r7, #4]
 80014a4:	b2d9      	uxtb	r1, r3
 80014a6:	88fb      	ldrh	r3, [r7, #6]
 80014a8:	b2da      	uxtb	r2, r3
 80014aa:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80014ae:	4413      	add	r3, r2
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	3b01      	subs	r3, #1
 80014b4:	b2dc      	uxtb	r4, r3
 80014b6:	88bb      	ldrh	r3, [r7, #4]
 80014b8:	b2da      	uxtb	r2, r3
 80014ba:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80014be:	4413      	add	r3, r2
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	3b01      	subs	r3, #1
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	4622      	mov	r2, r4
 80014c8:	f7ff ff59 	bl	800137e <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 80014cc:	2300      	movs	r3, #0
 80014ce:	61fb      	str	r3, [r7, #28]
 80014d0:	e043      	b.n	800155a <ST7735_WriteChar+0xd6>
        b = font.data[(ch - 32) * font.height + i];
 80014d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80014d4:	78fb      	ldrb	r3, [r7, #3]
 80014d6:	3b20      	subs	r3, #32
 80014d8:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 80014dc:	fb01 f303 	mul.w	r3, r1, r3
 80014e0:	4619      	mov	r1, r3
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	440b      	add	r3, r1
 80014e6:	005b      	lsls	r3, r3, #1
 80014e8:	4413      	add	r3, r2
 80014ea:	881b      	ldrh	r3, [r3, #0]
 80014ec:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 80014ee:	2300      	movs	r3, #0
 80014f0:	61bb      	str	r3, [r7, #24]
 80014f2:	e029      	b.n	8001548 <ST7735_WriteChar+0xc4>
            if((b << j) & 0x8000)  {
 80014f4:	697a      	ldr	r2, [r7, #20]
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	fa02 f303 	lsl.w	r3, r2, r3
 80014fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001500:	2b00      	cmp	r3, #0
 8001502:	d00e      	beq.n	8001522 <ST7735_WriteChar+0x9e>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8001504:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001506:	0a1b      	lsrs	r3, r3, #8
 8001508:	b29b      	uxth	r3, r3
 800150a:	b2db      	uxtb	r3, r3
 800150c:	743b      	strb	r3, [r7, #16]
 800150e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001510:	b2db      	uxtb	r3, r3
 8001512:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8001514:	f107 0310 	add.w	r3, r7, #16
 8001518:	2102      	movs	r1, #2
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff feca 	bl	80012b4 <ST7735_WriteData>
 8001520:	e00f      	b.n	8001542 <ST7735_WriteChar+0xbe>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8001522:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001526:	0a1b      	lsrs	r3, r3, #8
 8001528:	b29b      	uxth	r3, r3
 800152a:	b2db      	uxtb	r3, r3
 800152c:	733b      	strb	r3, [r7, #12]
 800152e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001532:	b2db      	uxtb	r3, r3
 8001534:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 8001536:	f107 030c 	add.w	r3, r7, #12
 800153a:	2102      	movs	r1, #2
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff feb9 	bl	80012b4 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8001542:	69bb      	ldr	r3, [r7, #24]
 8001544:	3301      	adds	r3, #1
 8001546:	61bb      	str	r3, [r7, #24]
 8001548:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800154c:	461a      	mov	r2, r3
 800154e:	69bb      	ldr	r3, [r7, #24]
 8001550:	4293      	cmp	r3, r2
 8001552:	d3cf      	bcc.n	80014f4 <ST7735_WriteChar+0x70>
    for(i = 0; i < font.height; i++) {
 8001554:	69fb      	ldr	r3, [r7, #28]
 8001556:	3301      	adds	r3, #1
 8001558:	61fb      	str	r3, [r7, #28]
 800155a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800155e:	461a      	mov	r2, r3
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	4293      	cmp	r3, r2
 8001564:	d3b5      	bcc.n	80014d2 <ST7735_WriteChar+0x4e>
            }
        }
    }

    ST7735_Unselect();
 8001566:	f7ff fe69 	bl	800123c <ST7735_Unselect>
}
 800156a:	bf00      	nop
 800156c:	3724      	adds	r7, #36	@ 0x24
 800156e:	46bd      	mov	sp, r7
 8001570:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001574:	b002      	add	sp, #8
 8001576:	4770      	bx	lr

08001578 <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001578:	b082      	sub	sp, #8
 800157a:	b580      	push	{r7, lr}
 800157c:	b086      	sub	sp, #24
 800157e:	af04      	add	r7, sp, #16
 8001580:	603a      	str	r2, [r7, #0]
 8001582:	617b      	str	r3, [r7, #20]
 8001584:	4603      	mov	r3, r0
 8001586:	80fb      	strh	r3, [r7, #6]
 8001588:	460b      	mov	r3, r1
 800158a:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 800158c:	f7ff fe4a 	bl	8001224 <ST7735_Select>

    while(*str)
 8001590:	e014      	b.n	80015bc <ST7735_WriteString+0x44>
    {

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	781a      	ldrb	r2, [r3, #0]
 8001596:	88b9      	ldrh	r1, [r7, #4]
 8001598:	88f8      	ldrh	r0, [r7, #6]
 800159a:	8c3b      	ldrh	r3, [r7, #32]
 800159c:	9302      	str	r3, [sp, #8]
 800159e:	8bbb      	ldrh	r3, [r7, #28]
 80015a0:	9301      	str	r3, [sp, #4]
 80015a2:	69bb      	ldr	r3, [r7, #24]
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	f7ff ff6c 	bl	8001484 <ST7735_WriteChar>
        x += font.width;
 80015ac:	7d3b      	ldrb	r3, [r7, #20]
 80015ae:	461a      	mov	r2, r3
 80015b0:	88fb      	ldrh	r3, [r7, #6]
 80015b2:	4413      	add	r3, r2
 80015b4:	80fb      	strh	r3, [r7, #6]
        str++;
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	3301      	adds	r3, #1
 80015ba:	603b      	str	r3, [r7, #0]
    while(*str)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d1e6      	bne.n	8001592 <ST7735_WriteString+0x1a>
    }

    ST7735_Unselect();
 80015c4:	f7ff fe3a 	bl	800123c <ST7735_Unselect>
}
 80015c8:	bf00      	nop
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80015d2:	b002      	add	sp, #8
 80015d4:	4770      	bx	lr
	...

080015d8 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80015d8:	b590      	push	{r4, r7, lr}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4604      	mov	r4, r0
 80015e0:	4608      	mov	r0, r1
 80015e2:	4611      	mov	r1, r2
 80015e4:	461a      	mov	r2, r3
 80015e6:	4623      	mov	r3, r4
 80015e8:	80fb      	strh	r3, [r7, #6]
 80015ea:	4603      	mov	r3, r0
 80015ec:	80bb      	strh	r3, [r7, #4]
 80015ee:	460b      	mov	r3, r1
 80015f0:	807b      	strh	r3, [r7, #2]
 80015f2:	4613      	mov	r3, r2
 80015f4:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80015f6:	88fb      	ldrh	r3, [r7, #6]
 80015f8:	2b9f      	cmp	r3, #159	@ 0x9f
 80015fa:	d858      	bhi.n	80016ae <ST7735_FillRectangle+0xd6>
 80015fc:	88bb      	ldrh	r3, [r7, #4]
 80015fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8001600:	d855      	bhi.n	80016ae <ST7735_FillRectangle+0xd6>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8001602:	88fa      	ldrh	r2, [r7, #6]
 8001604:	887b      	ldrh	r3, [r7, #2]
 8001606:	4413      	add	r3, r2
 8001608:	2ba0      	cmp	r3, #160	@ 0xa0
 800160a:	dd03      	ble.n	8001614 <ST7735_FillRectangle+0x3c>
 800160c:	88fb      	ldrh	r3, [r7, #6]
 800160e:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8001612:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8001614:	88ba      	ldrh	r2, [r7, #4]
 8001616:	883b      	ldrh	r3, [r7, #0]
 8001618:	4413      	add	r3, r2
 800161a:	2b80      	cmp	r3, #128	@ 0x80
 800161c:	dd03      	ble.n	8001626 <ST7735_FillRectangle+0x4e>
 800161e:	88bb      	ldrh	r3, [r7, #4]
 8001620:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001624:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8001626:	f7ff fdfd 	bl	8001224 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800162a:	88fb      	ldrh	r3, [r7, #6]
 800162c:	b2d8      	uxtb	r0, r3
 800162e:	88bb      	ldrh	r3, [r7, #4]
 8001630:	b2d9      	uxtb	r1, r3
 8001632:	88fb      	ldrh	r3, [r7, #6]
 8001634:	b2da      	uxtb	r2, r3
 8001636:	887b      	ldrh	r3, [r7, #2]
 8001638:	b2db      	uxtb	r3, r3
 800163a:	4413      	add	r3, r2
 800163c:	b2db      	uxtb	r3, r3
 800163e:	3b01      	subs	r3, #1
 8001640:	b2dc      	uxtb	r4, r3
 8001642:	88bb      	ldrh	r3, [r7, #4]
 8001644:	b2da      	uxtb	r2, r3
 8001646:	883b      	ldrh	r3, [r7, #0]
 8001648:	b2db      	uxtb	r3, r3
 800164a:	4413      	add	r3, r2
 800164c:	b2db      	uxtb	r3, r3
 800164e:	3b01      	subs	r3, #1
 8001650:	b2db      	uxtb	r3, r3
 8001652:	4622      	mov	r2, r4
 8001654:	f7ff fe93 	bl	800137e <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8001658:	8c3b      	ldrh	r3, [r7, #32]
 800165a:	0a1b      	lsrs	r3, r3, #8
 800165c:	b29b      	uxth	r3, r3
 800165e:	b2db      	uxtb	r3, r3
 8001660:	733b      	strb	r3, [r7, #12]
 8001662:	8c3b      	ldrh	r3, [r7, #32]
 8001664:	b2db      	uxtb	r3, r3
 8001666:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001668:	2201      	movs	r2, #1
 800166a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800166e:	4812      	ldr	r0, [pc, #72]	@ (80016b8 <ST7735_FillRectangle+0xe0>)
 8001670:	f001 fcca 	bl	8003008 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8001674:	883b      	ldrh	r3, [r7, #0]
 8001676:	80bb      	strh	r3, [r7, #4]
 8001678:	e013      	b.n	80016a2 <ST7735_FillRectangle+0xca>
        for(x = w; x > 0; x--) {
 800167a:	887b      	ldrh	r3, [r7, #2]
 800167c:	80fb      	strh	r3, [r7, #6]
 800167e:	e00a      	b.n	8001696 <ST7735_FillRectangle+0xbe>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8001680:	f107 010c 	add.w	r1, r7, #12
 8001684:	f04f 33ff 	mov.w	r3, #4294967295
 8001688:	2202      	movs	r2, #2
 800168a:	480c      	ldr	r0, [pc, #48]	@ (80016bc <ST7735_FillRectangle+0xe4>)
 800168c:	f002 f9ef 	bl	8003a6e <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8001690:	88fb      	ldrh	r3, [r7, #6]
 8001692:	3b01      	subs	r3, #1
 8001694:	80fb      	strh	r3, [r7, #6]
 8001696:	88fb      	ldrh	r3, [r7, #6]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d1f1      	bne.n	8001680 <ST7735_FillRectangle+0xa8>
    for(y = h; y > 0; y--) {
 800169c:	88bb      	ldrh	r3, [r7, #4]
 800169e:	3b01      	subs	r3, #1
 80016a0:	80bb      	strh	r3, [r7, #4]
 80016a2:	88bb      	ldrh	r3, [r7, #4]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d1e8      	bne.n	800167a <ST7735_FillRectangle+0xa2>
        }
    }

    ST7735_Unselect();
 80016a8:	f7ff fdc8 	bl	800123c <ST7735_Unselect>
 80016ac:	e000      	b.n	80016b0 <ST7735_FillRectangle+0xd8>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80016ae:	bf00      	nop
}
 80016b0:	3714      	adds	r7, #20
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd90      	pop	{r4, r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40020400 	.word	0x40020400
 80016bc:	20000148 	.word	0x20000148

080016c0 <ST7735_FillScreen>:

    free(line);
    ST7735_Unselect();
}

void ST7735_FillScreen(uint16_t color) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af02      	add	r7, sp, #8
 80016c6:	4603      	mov	r3, r0
 80016c8:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 80016ca:	88fb      	ldrh	r3, [r7, #6]
 80016cc:	9300      	str	r3, [sp, #0]
 80016ce:	2380      	movs	r3, #128	@ 0x80
 80016d0:	22a0      	movs	r2, #160	@ 0xa0
 80016d2:	2100      	movs	r1, #0
 80016d4:	2000      	movs	r0, #0
 80016d6:	f7ff ff7f 	bl	80015d8 <ST7735_FillRectangle>
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <ST7735_draw_figure>:
}
//------------------------------------------------------------------------------
// desenha figura com uma unica cor
//------------------------------------------------------------------------------
void ST7735_draw_figure(uint32_t x, uint32_t y, FigDef fig, uint16_t color)
{
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b08c      	sub	sp, #48	@ 0x30
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	60f8      	str	r0, [r7, #12]
 80016ea:	60b9      	str	r1, [r7, #8]
 80016ec:	4639      	mov	r1, r7
 80016ee:	e881 000c 	stmia.w	r1, {r2, r3}
    uint32_t i,j,k,l,m=0, resto_w, nr_colunas, nr_rot;
 80016f2:	2300      	movs	r3, #0
 80016f4:	61fb      	str	r3, [r7, #28]

    resto_w = fig.width%16; 			// resto para uso caso nao tenha um nr multiplo de 16 pixels de largura
 80016f6:	783b      	ldrb	r3, [r7, #0]
 80016f8:	f003 030f 	and.w	r3, r3, #15
 80016fc:	613b      	str	r3, [r7, #16]

    nr_colunas = fig.width/16;
 80016fe:	783b      	ldrb	r3, [r7, #0]
 8001700:	091b      	lsrs	r3, r3, #4
 8001702:	b2db      	uxtb	r3, r3
 8001704:	61bb      	str	r3, [r7, #24]

    if (resto_w!=0)
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d002      	beq.n	8001712 <ST7735_draw_figure+0x30>
    	nr_colunas++;
 800170c:	69bb      	ldr	r3, [r7, #24]
 800170e:	3301      	adds	r3, #1
 8001710:	61bb      	str	r3, [r7, #24]

    for(k=0; k<(fig.height*nr_colunas); k+=nr_colunas)	// varre as linhas
 8001712:	2300      	movs	r3, #0
 8001714:	627b      	str	r3, [r7, #36]	@ 0x24
 8001716:	e04a      	b.n	80017ae <ST7735_draw_figure+0xcc>
    {
    	nr_rot = 16;			// 16 bits para uma linha de informa√ß√£o da figura
 8001718:	2310      	movs	r3, #16
 800171a:	617b      	str	r3, [r7, #20]
    	l = 0;
 800171c:	2300      	movs	r3, #0
 800171e:	623b      	str	r3, [r7, #32]


    	for(j=0; j<nr_colunas; j++) // varre as colunas
 8001720:	2300      	movs	r3, #0
 8001722:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001724:	e038      	b.n	8001798 <ST7735_draw_figure+0xb6>
    	{

    		if((j==(nr_colunas-1))&& (resto_w!=0)) // na ultima coluna muda nr de bits para rotacao se necessario
 8001726:	69bb      	ldr	r3, [r7, #24]
 8001728:	3b01      	subs	r3, #1
 800172a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800172c:	429a      	cmp	r2, r3
 800172e:	d104      	bne.n	800173a <ST7735_draw_figure+0x58>
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <ST7735_draw_figure+0x58>
    			  nr_rot = resto_w;
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	617b      	str	r3, [r7, #20]

    		for(i=0; i<nr_rot; i++)
 800173a:	2300      	movs	r3, #0
 800173c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800173e:	e024      	b.n	800178a <ST7735_draw_figure+0xa8>
    		{
    			if(fig.data[k+j]<<i & 0x8000) 			//if (bit == 1)
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001746:	440b      	add	r3, r1
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	4413      	add	r3, r2
 800174c:	881b      	ldrh	r3, [r3, #0]
 800174e:	461a      	mov	r2, r3
 8001750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001752:	fa02 f303 	lsl.w	r3, r2, r3
 8001756:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d00f      	beq.n	800177e <ST7735_draw_figure+0x9c>
    				ST7735_DrawPixel(x+l, y+m, color);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	b29a      	uxth	r2, r3
 8001762:	6a3b      	ldr	r3, [r7, #32]
 8001764:	b29b      	uxth	r3, r3
 8001766:	4413      	add	r3, r2
 8001768:	b298      	uxth	r0, r3
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	b29a      	uxth	r2, r3
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	b29b      	uxth	r3, r3
 8001772:	4413      	add	r3, r2
 8001774:	b29b      	uxth	r3, r3
 8001776:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8001778:	4619      	mov	r1, r3
 800177a:	f7ff fe4f 	bl	800141c <ST7735_DrawPixel>
    			l++;
 800177e:	6a3b      	ldr	r3, [r7, #32]
 8001780:	3301      	adds	r3, #1
 8001782:	623b      	str	r3, [r7, #32]
    		for(i=0; i<nr_rot; i++)
 8001784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001786:	3301      	adds	r3, #1
 8001788:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800178a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	429a      	cmp	r2, r3
 8001790:	d3d6      	bcc.n	8001740 <ST7735_draw_figure+0x5e>
    	for(j=0; j<nr_colunas; j++) // varre as colunas
 8001792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001794:	3301      	adds	r3, #1
 8001796:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001798:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	429a      	cmp	r2, r3
 800179e:	d3c2      	bcc.n	8001726 <ST7735_draw_figure+0x44>
    		}
    	}
    	m++;
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	3301      	adds	r3, #1
 80017a4:	61fb      	str	r3, [r7, #28]
    for(k=0; k<(fig.height*nr_colunas); k+=nr_colunas)	// varre as linhas
 80017a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	4413      	add	r3, r2
 80017ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80017ae:	787b      	ldrb	r3, [r7, #1]
 80017b0:	461a      	mov	r2, r3
 80017b2:	69bb      	ldr	r3, [r7, #24]
 80017b4:	fb02 f303 	mul.w	r3, r2, r3
 80017b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d3ac      	bcc.n	8001718 <ST7735_draw_figure+0x36>
  	}
}
 80017be:	bf00      	nop
 80017c0:	bf00      	nop
 80017c2:	3730      	adds	r7, #48	@ 0x30
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	607b      	str	r3, [r7, #4]
 80017d2:	4b12      	ldr	r3, [pc, #72]	@ (800181c <HAL_MspInit+0x54>)
 80017d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d6:	4a11      	ldr	r2, [pc, #68]	@ (800181c <HAL_MspInit+0x54>)
 80017d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80017de:	4b0f      	ldr	r3, [pc, #60]	@ (800181c <HAL_MspInit+0x54>)
 80017e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017e6:	607b      	str	r3, [r7, #4]
 80017e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	603b      	str	r3, [r7, #0]
 80017ee:	4b0b      	ldr	r3, [pc, #44]	@ (800181c <HAL_MspInit+0x54>)
 80017f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f2:	4a0a      	ldr	r2, [pc, #40]	@ (800181c <HAL_MspInit+0x54>)
 80017f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80017fa:	4b08      	ldr	r3, [pc, #32]	@ (800181c <HAL_MspInit+0x54>)
 80017fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001802:	603b      	str	r3, [r7, #0]
 8001804:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001806:	2200      	movs	r2, #0
 8001808:	210f      	movs	r1, #15
 800180a:	f06f 0001 	mvn.w	r0, #1
 800180e:	f000 fec5 	bl	800259c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001812:	bf00      	nop
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	40023800 	.word	0x40023800

08001820 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b08a      	sub	sp, #40	@ 0x28
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001828:	f107 0314 	add.w	r3, r7, #20
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
 8001836:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a2f      	ldr	r2, [pc, #188]	@ (80018fc <HAL_ADC_MspInit+0xdc>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d157      	bne.n	80018f2 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	613b      	str	r3, [r7, #16]
 8001846:	4b2e      	ldr	r3, [pc, #184]	@ (8001900 <HAL_ADC_MspInit+0xe0>)
 8001848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800184a:	4a2d      	ldr	r2, [pc, #180]	@ (8001900 <HAL_ADC_MspInit+0xe0>)
 800184c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001850:	6453      	str	r3, [r2, #68]	@ 0x44
 8001852:	4b2b      	ldr	r3, [pc, #172]	@ (8001900 <HAL_ADC_MspInit+0xe0>)
 8001854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001856:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800185a:	613b      	str	r3, [r7, #16]
 800185c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	4b27      	ldr	r3, [pc, #156]	@ (8001900 <HAL_ADC_MspInit+0xe0>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	4a26      	ldr	r2, [pc, #152]	@ (8001900 <HAL_ADC_MspInit+0xe0>)
 8001868:	f043 0301 	orr.w	r3, r3, #1
 800186c:	6313      	str	r3, [r2, #48]	@ 0x30
 800186e:	4b24      	ldr	r3, [pc, #144]	@ (8001900 <HAL_ADC_MspInit+0xe0>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800187a:	2303      	movs	r3, #3
 800187c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800187e:	2303      	movs	r3, #3
 8001880:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001886:	f107 0314 	add.w	r3, r7, #20
 800188a:	4619      	mov	r1, r3
 800188c:	481d      	ldr	r0, [pc, #116]	@ (8001904 <HAL_ADC_MspInit+0xe4>)
 800188e:	f001 fa1f 	bl	8002cd0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001892:	4b1d      	ldr	r3, [pc, #116]	@ (8001908 <HAL_ADC_MspInit+0xe8>)
 8001894:	4a1d      	ldr	r2, [pc, #116]	@ (800190c <HAL_ADC_MspInit+0xec>)
 8001896:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001898:	4b1b      	ldr	r3, [pc, #108]	@ (8001908 <HAL_ADC_MspInit+0xe8>)
 800189a:	2200      	movs	r2, #0
 800189c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800189e:	4b1a      	ldr	r3, [pc, #104]	@ (8001908 <HAL_ADC_MspInit+0xe8>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80018a4:	4b18      	ldr	r3, [pc, #96]	@ (8001908 <HAL_ADC_MspInit+0xe8>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80018aa:	4b17      	ldr	r3, [pc, #92]	@ (8001908 <HAL_ADC_MspInit+0xe8>)
 80018ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018b0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80018b2:	4b15      	ldr	r3, [pc, #84]	@ (8001908 <HAL_ADC_MspInit+0xe8>)
 80018b4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80018b8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018ba:	4b13      	ldr	r3, [pc, #76]	@ (8001908 <HAL_ADC_MspInit+0xe8>)
 80018bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018c0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80018c2:	4b11      	ldr	r3, [pc, #68]	@ (8001908 <HAL_ADC_MspInit+0xe8>)
 80018c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80018c8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80018ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001908 <HAL_ADC_MspInit+0xe8>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001908 <HAL_ADC_MspInit+0xe8>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80018d6:	480c      	ldr	r0, [pc, #48]	@ (8001908 <HAL_ADC_MspInit+0xe8>)
 80018d8:	f000 fe8a 	bl	80025f0 <HAL_DMA_Init>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80018e2:	f7ff fc99 	bl	8001218 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4a07      	ldr	r2, [pc, #28]	@ (8001908 <HAL_ADC_MspInit+0xe8>)
 80018ea:	639a      	str	r2, [r3, #56]	@ 0x38
 80018ec:	4a06      	ldr	r2, [pc, #24]	@ (8001908 <HAL_ADC_MspInit+0xe8>)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80018f2:	bf00      	nop
 80018f4:	3728      	adds	r7, #40	@ 0x28
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40012000 	.word	0x40012000
 8001900:	40023800 	.word	0x40023800
 8001904:	40020000 	.word	0x40020000
 8001908:	200000e8 	.word	0x200000e8
 800190c:	40026410 	.word	0x40026410

08001910 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b08a      	sub	sp, #40	@ 0x28
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001918:	f107 0314 	add.w	r3, r7, #20
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]
 8001920:	605a      	str	r2, [r3, #4]
 8001922:	609a      	str	r2, [r3, #8]
 8001924:	60da      	str	r2, [r3, #12]
 8001926:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a19      	ldr	r2, [pc, #100]	@ (8001994 <HAL_SPI_MspInit+0x84>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d12b      	bne.n	800198a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001932:	2300      	movs	r3, #0
 8001934:	613b      	str	r3, [r7, #16]
 8001936:	4b18      	ldr	r3, [pc, #96]	@ (8001998 <HAL_SPI_MspInit+0x88>)
 8001938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800193a:	4a17      	ldr	r2, [pc, #92]	@ (8001998 <HAL_SPI_MspInit+0x88>)
 800193c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001940:	6453      	str	r3, [r2, #68]	@ 0x44
 8001942:	4b15      	ldr	r3, [pc, #84]	@ (8001998 <HAL_SPI_MspInit+0x88>)
 8001944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001946:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800194a:	613b      	str	r3, [r7, #16]
 800194c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	4b11      	ldr	r3, [pc, #68]	@ (8001998 <HAL_SPI_MspInit+0x88>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001956:	4a10      	ldr	r2, [pc, #64]	@ (8001998 <HAL_SPI_MspInit+0x88>)
 8001958:	f043 0301 	orr.w	r3, r3, #1
 800195c:	6313      	str	r3, [r2, #48]	@ 0x30
 800195e:	4b0e      	ldr	r3, [pc, #56]	@ (8001998 <HAL_SPI_MspInit+0x88>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001962:	f003 0301 	and.w	r3, r3, #1
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800196a:	23a0      	movs	r3, #160	@ 0xa0
 800196c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196e:	2302      	movs	r3, #2
 8001970:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	2300      	movs	r3, #0
 8001974:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001976:	2303      	movs	r3, #3
 8001978:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800197a:	2305      	movs	r3, #5
 800197c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800197e:	f107 0314 	add.w	r3, r7, #20
 8001982:	4619      	mov	r1, r3
 8001984:	4805      	ldr	r0, [pc, #20]	@ (800199c <HAL_SPI_MspInit+0x8c>)
 8001986:	f001 f9a3 	bl	8002cd0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800198a:	bf00      	nop
 800198c:	3728      	adds	r7, #40	@ 0x28
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	40013000 	.word	0x40013000
 8001998:	40023800 	.word	0x40023800
 800199c:	40020000 	.word	0x40020000

080019a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08e      	sub	sp, #56	@ 0x38
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80019a8:	2300      	movs	r3, #0
 80019aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80019ac:	2300      	movs	r3, #0
 80019ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80019b0:	2300      	movs	r3, #0
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	4b33      	ldr	r3, [pc, #204]	@ (8001a84 <HAL_InitTick+0xe4>)
 80019b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b8:	4a32      	ldr	r2, [pc, #200]	@ (8001a84 <HAL_InitTick+0xe4>)
 80019ba:	f043 0304 	orr.w	r3, r3, #4
 80019be:	6413      	str	r3, [r2, #64]	@ 0x40
 80019c0:	4b30      	ldr	r3, [pc, #192]	@ (8001a84 <HAL_InitTick+0xe4>)
 80019c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c4:	f003 0304 	and.w	r3, r3, #4
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80019cc:	f107 0210 	add.w	r2, r7, #16
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	4611      	mov	r1, r2
 80019d6:	4618      	mov	r0, r3
 80019d8:	f001 ff8e 	bl	80038f8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80019dc:	6a3b      	ldr	r3, [r7, #32]
 80019de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80019e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d103      	bne.n	80019ee <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80019e6:	f001 ff73 	bl	80038d0 <HAL_RCC_GetPCLK1Freq>
 80019ea:	6378      	str	r0, [r7, #52]	@ 0x34
 80019ec:	e004      	b.n	80019f8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80019ee:	f001 ff6f 	bl	80038d0 <HAL_RCC_GetPCLK1Freq>
 80019f2:	4603      	mov	r3, r0
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019fa:	4a23      	ldr	r2, [pc, #140]	@ (8001a88 <HAL_InitTick+0xe8>)
 80019fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001a00:	0c9b      	lsrs	r3, r3, #18
 8001a02:	3b01      	subs	r3, #1
 8001a04:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001a06:	4b21      	ldr	r3, [pc, #132]	@ (8001a8c <HAL_InitTick+0xec>)
 8001a08:	4a21      	ldr	r2, [pc, #132]	@ (8001a90 <HAL_InitTick+0xf0>)
 8001a0a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001a0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001a8c <HAL_InitTick+0xec>)
 8001a0e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a12:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001a14:	4a1d      	ldr	r2, [pc, #116]	@ (8001a8c <HAL_InitTick+0xec>)
 8001a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a18:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001a8c <HAL_InitTick+0xec>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a20:	4b1a      	ldr	r3, [pc, #104]	@ (8001a8c <HAL_InitTick+0xec>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a26:	4b19      	ldr	r3, [pc, #100]	@ (8001a8c <HAL_InitTick+0xec>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001a2c:	4817      	ldr	r0, [pc, #92]	@ (8001a8c <HAL_InitTick+0xec>)
 8001a2e:	f002 fa3d 	bl	8003eac <HAL_TIM_Base_Init>
 8001a32:	4603      	mov	r3, r0
 8001a34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001a38:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d11b      	bne.n	8001a78 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001a40:	4812      	ldr	r0, [pc, #72]	@ (8001a8c <HAL_InitTick+0xec>)
 8001a42:	f002 fa8d 	bl	8003f60 <HAL_TIM_Base_Start_IT>
 8001a46:	4603      	mov	r3, r0
 8001a48:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001a4c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d111      	bne.n	8001a78 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001a54:	201e      	movs	r0, #30
 8001a56:	f000 fdbd 	bl	80025d4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2b0f      	cmp	r3, #15
 8001a5e:	d808      	bhi.n	8001a72 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001a60:	2200      	movs	r2, #0
 8001a62:	6879      	ldr	r1, [r7, #4]
 8001a64:	201e      	movs	r0, #30
 8001a66:	f000 fd99 	bl	800259c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a94 <HAL_InitTick+0xf4>)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6013      	str	r3, [r2, #0]
 8001a70:	e002      	b.n	8001a78 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001a78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3738      	adds	r7, #56	@ 0x38
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40023800 	.word	0x40023800
 8001a88:	431bde83 	.word	0x431bde83
 8001a8c:	200001fc 	.word	0x200001fc
 8001a90:	40000800 	.word	0x40000800
 8001a94:	20000024 	.word	0x20000024

08001a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a9c:	bf00      	nop
 8001a9e:	e7fd      	b.n	8001a9c <NMI_Handler+0x4>

08001aa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aa4:	bf00      	nop
 8001aa6:	e7fd      	b.n	8001aa4 <HardFault_Handler+0x4>

08001aa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aac:	bf00      	nop
 8001aae:	e7fd      	b.n	8001aac <MemManage_Handler+0x4>

08001ab0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ab4:	bf00      	nop
 8001ab6:	e7fd      	b.n	8001ab4 <BusFault_Handler+0x4>

08001ab8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001abc:	bf00      	nop
 8001abe:	e7fd      	b.n	8001abc <UsageFault_Handler+0x4>

08001ac0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ac4:	bf00      	nop
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
	...

08001ad0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001ad4:	4802      	ldr	r0, [pc, #8]	@ (8001ae0 <TIM4_IRQHandler+0x10>)
 8001ad6:	f002 faa5 	bl	8004024 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	200001fc 	.word	0x200001fc

08001ae4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ae8:	4802      	ldr	r0, [pc, #8]	@ (8001af4 <DMA2_Stream0_IRQHandler+0x10>)
 8001aea:	f000 fe87 	bl	80027fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	200000e8 	.word	0x200000e8

08001af8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001afc:	4b06      	ldr	r3, [pc, #24]	@ (8001b18 <SystemInit+0x20>)
 8001afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b02:	4a05      	ldr	r2, [pc, #20]	@ (8001b18 <SystemInit+0x20>)
 8001b04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b0c:	bf00      	nop
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	e000ed00 	.word	0xe000ed00

08001b1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b54 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b20:	f7ff ffea 	bl	8001af8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b24:	480c      	ldr	r0, [pc, #48]	@ (8001b58 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b26:	490d      	ldr	r1, [pc, #52]	@ (8001b5c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b28:	4a0d      	ldr	r2, [pc, #52]	@ (8001b60 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b2c:	e002      	b.n	8001b34 <LoopCopyDataInit>

08001b2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b32:	3304      	adds	r3, #4

08001b34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b38:	d3f9      	bcc.n	8001b2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b64 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b3c:	4c0a      	ldr	r4, [pc, #40]	@ (8001b68 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b40:	e001      	b.n	8001b46 <LoopFillZerobss>

08001b42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b44:	3204      	adds	r2, #4

08001b46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b48:	d3fb      	bcc.n	8001b42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b4a:	f005 fa7f 	bl	800704c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b4e:	f7ff f8a3 	bl	8000c98 <main>
  bx  lr    
 8001b52:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b5c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001b60:	0800d878 	.word	0x0800d878
  ldr r2, =_sbss
 8001b64:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001b68:	20004d70 	.word	0x20004d70

08001b6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b6c:	e7fe      	b.n	8001b6c <ADC_IRQHandler>
	...

08001b70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b74:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb0 <HAL_Init+0x40>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a0d      	ldr	r2, [pc, #52]	@ (8001bb0 <HAL_Init+0x40>)
 8001b7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b80:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb0 <HAL_Init+0x40>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a0a      	ldr	r2, [pc, #40]	@ (8001bb0 <HAL_Init+0x40>)
 8001b86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b8c:	4b08      	ldr	r3, [pc, #32]	@ (8001bb0 <HAL_Init+0x40>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a07      	ldr	r2, [pc, #28]	@ (8001bb0 <HAL_Init+0x40>)
 8001b92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b98:	2003      	movs	r0, #3
 8001b9a:	f000 fcf4 	bl	8002586 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b9e:	200f      	movs	r0, #15
 8001ba0:	f7ff fefe 	bl	80019a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ba4:	f7ff fe10 	bl	80017c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	40023c00 	.word	0x40023c00

08001bb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bb8:	4b06      	ldr	r3, [pc, #24]	@ (8001bd4 <HAL_IncTick+0x20>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4b06      	ldr	r3, [pc, #24]	@ (8001bd8 <HAL_IncTick+0x24>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	4a04      	ldr	r2, [pc, #16]	@ (8001bd8 <HAL_IncTick+0x24>)
 8001bc6:	6013      	str	r3, [r2, #0]
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	20000028 	.word	0x20000028
 8001bd8:	20000244 	.word	0x20000244

08001bdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  return uwTick;
 8001be0:	4b03      	ldr	r3, [pc, #12]	@ (8001bf0 <HAL_GetTick+0x14>)
 8001be2:	681b      	ldr	r3, [r3, #0]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	20000244 	.word	0x20000244

08001bf4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bfc:	f7ff ffee 	bl	8001bdc <HAL_GetTick>
 8001c00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c0c:	d005      	beq.n	8001c1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c38 <HAL_Delay+0x44>)
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	461a      	mov	r2, r3
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	4413      	add	r3, r2
 8001c18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c1a:	bf00      	nop
 8001c1c:	f7ff ffde 	bl	8001bdc <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	68fa      	ldr	r2, [r7, #12]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d8f7      	bhi.n	8001c1c <HAL_Delay+0x28>
  {
  }
}
 8001c2c:	bf00      	nop
 8001c2e:	bf00      	nop
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	20000028 	.word	0x20000028

08001c3c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c44:	2300      	movs	r3, #0
 8001c46:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e033      	b.n	8001cba <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d109      	bne.n	8001c6e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f7ff fde0 	bl	8001820 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2200      	movs	r2, #0
 8001c64:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c72:	f003 0310 	and.w	r3, r3, #16
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d118      	bne.n	8001cac <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c82:	f023 0302 	bic.w	r3, r3, #2
 8001c86:	f043 0202 	orr.w	r2, r3, #2
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f000 fa4e 	bl	8002130 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2200      	movs	r2, #0
 8001c98:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9e:	f023 0303 	bic.w	r3, r3, #3
 8001ca2:	f043 0201 	orr.w	r2, r3, #1
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	641a      	str	r2, [r3, #64]	@ 0x40
 8001caa:	e001      	b.n	8001cb0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3710      	adds	r7, #16
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
	...

08001cc4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b086      	sub	sp, #24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d101      	bne.n	8001ce2 <HAL_ADC_Start_DMA+0x1e>
 8001cde:	2302      	movs	r3, #2
 8001ce0:	e0ce      	b.n	8001e80 <HAL_ADC_Start_DMA+0x1bc>
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	f003 0301 	and.w	r3, r3, #1
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d018      	beq.n	8001d2a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	689a      	ldr	r2, [r3, #8]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f042 0201 	orr.w	r2, r2, #1
 8001d06:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d08:	4b5f      	ldr	r3, [pc, #380]	@ (8001e88 <HAL_ADC_Start_DMA+0x1c4>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a5f      	ldr	r2, [pc, #380]	@ (8001e8c <HAL_ADC_Start_DMA+0x1c8>)
 8001d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d12:	0c9a      	lsrs	r2, r3, #18
 8001d14:	4613      	mov	r3, r2
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	4413      	add	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001d1c:	e002      	b.n	8001d24 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	3b01      	subs	r3, #1
 8001d22:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1f9      	bne.n	8001d1e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d38:	d107      	bne.n	8001d4a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	689a      	ldr	r2, [r3, #8]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d48:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f003 0301 	and.w	r3, r3, #1
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	f040 8086 	bne.w	8001e66 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001d62:	f023 0301 	bic.w	r3, r3, #1
 8001d66:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d007      	beq.n	8001d8c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d80:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d84:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d98:	d106      	bne.n	8001da8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d9e:	f023 0206 	bic.w	r2, r3, #6
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	645a      	str	r2, [r3, #68]	@ 0x44
 8001da6:	e002      	b.n	8001dae <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2200      	movs	r2, #0
 8001dac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	2200      	movs	r2, #0
 8001db2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001db6:	4b36      	ldr	r3, [pc, #216]	@ (8001e90 <HAL_ADC_Start_DMA+0x1cc>)
 8001db8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dbe:	4a35      	ldr	r2, [pc, #212]	@ (8001e94 <HAL_ADC_Start_DMA+0x1d0>)
 8001dc0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dc6:	4a34      	ldr	r2, [pc, #208]	@ (8001e98 <HAL_ADC_Start_DMA+0x1d4>)
 8001dc8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dce:	4a33      	ldr	r2, [pc, #204]	@ (8001e9c <HAL_ADC_Start_DMA+0x1d8>)
 8001dd0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001dda:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	685a      	ldr	r2, [r3, #4]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001dea:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	689a      	ldr	r2, [r3, #8]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001dfa:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	334c      	adds	r3, #76	@ 0x4c
 8001e06:	4619      	mov	r1, r3
 8001e08:	68ba      	ldr	r2, [r7, #8]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f000 fc9e 	bl	800274c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f003 031f 	and.w	r3, r3, #31
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d10f      	bne.n	8001e3c <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d129      	bne.n	8001e7e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001e38:	609a      	str	r2, [r3, #8]
 8001e3a:	e020      	b.n	8001e7e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a17      	ldr	r2, [pc, #92]	@ (8001ea0 <HAL_ADC_Start_DMA+0x1dc>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d11b      	bne.n	8001e7e <HAL_ADC_Start_DMA+0x1ba>
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d114      	bne.n	8001e7e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	689a      	ldr	r2, [r3, #8]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	e00b      	b.n	8001e7e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6a:	f043 0210 	orr.w	r2, r3, #16
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e76:	f043 0201 	orr.w	r2, r3, #1
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001e7e:	2300      	movs	r3, #0
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20000020 	.word	0x20000020
 8001e8c:	431bde83 	.word	0x431bde83
 8001e90:	40012300 	.word	0x40012300
 8001e94:	08002329 	.word	0x08002329
 8001e98:	080023e3 	.word	0x080023e3
 8001e9c:	080023ff 	.word	0x080023ff
 8001ea0:	40012000 	.word	0x40012000

08001ea4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001ec0:	bf00      	nop
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b085      	sub	sp, #20
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d101      	bne.n	8001ee8 <HAL_ADC_ConfigChannel+0x1c>
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	e113      	b.n	8002110 <HAL_ADC_ConfigChannel+0x244>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2201      	movs	r2, #1
 8001eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2b09      	cmp	r3, #9
 8001ef6:	d925      	bls.n	8001f44 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	68d9      	ldr	r1, [r3, #12]
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	461a      	mov	r2, r3
 8001f06:	4613      	mov	r3, r2
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	4413      	add	r3, r2
 8001f0c:	3b1e      	subs	r3, #30
 8001f0e:	2207      	movs	r2, #7
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	43da      	mvns	r2, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	400a      	ands	r2, r1
 8001f1c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	68d9      	ldr	r1, [r3, #12]
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	689a      	ldr	r2, [r3, #8]
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	4618      	mov	r0, r3
 8001f30:	4603      	mov	r3, r0
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	4403      	add	r3, r0
 8001f36:	3b1e      	subs	r3, #30
 8001f38:	409a      	lsls	r2, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	60da      	str	r2, [r3, #12]
 8001f42:	e022      	b.n	8001f8a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	6919      	ldr	r1, [r3, #16]
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	461a      	mov	r2, r3
 8001f52:	4613      	mov	r3, r2
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	4413      	add	r3, r2
 8001f58:	2207      	movs	r2, #7
 8001f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5e:	43da      	mvns	r2, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	400a      	ands	r2, r1
 8001f66:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	6919      	ldr	r1, [r3, #16]
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	689a      	ldr	r2, [r3, #8]
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	b29b      	uxth	r3, r3
 8001f78:	4618      	mov	r0, r3
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	4403      	add	r3, r0
 8001f80:	409a      	lsls	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	430a      	orrs	r2, r1
 8001f88:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2b06      	cmp	r3, #6
 8001f90:	d824      	bhi.n	8001fdc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4413      	add	r3, r2
 8001fa2:	3b05      	subs	r3, #5
 8001fa4:	221f      	movs	r2, #31
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	43da      	mvns	r2, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	400a      	ands	r2, r1
 8001fb2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	4613      	mov	r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	4413      	add	r3, r2
 8001fcc:	3b05      	subs	r3, #5
 8001fce:	fa00 f203 	lsl.w	r2, r0, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	430a      	orrs	r2, r1
 8001fd8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fda:	e04c      	b.n	8002076 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2b0c      	cmp	r3, #12
 8001fe2:	d824      	bhi.n	800202e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685a      	ldr	r2, [r3, #4]
 8001fee:	4613      	mov	r3, r2
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	4413      	add	r3, r2
 8001ff4:	3b23      	subs	r3, #35	@ 0x23
 8001ff6:	221f      	movs	r2, #31
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	43da      	mvns	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	400a      	ands	r2, r1
 8002004:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	b29b      	uxth	r3, r3
 8002012:	4618      	mov	r0, r3
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685a      	ldr	r2, [r3, #4]
 8002018:	4613      	mov	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4413      	add	r3, r2
 800201e:	3b23      	subs	r3, #35	@ 0x23
 8002020:	fa00 f203 	lsl.w	r2, r0, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	430a      	orrs	r2, r1
 800202a:	631a      	str	r2, [r3, #48]	@ 0x30
 800202c:	e023      	b.n	8002076 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685a      	ldr	r2, [r3, #4]
 8002038:	4613      	mov	r3, r2
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	4413      	add	r3, r2
 800203e:	3b41      	subs	r3, #65	@ 0x41
 8002040:	221f      	movs	r2, #31
 8002042:	fa02 f303 	lsl.w	r3, r2, r3
 8002046:	43da      	mvns	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	400a      	ands	r2, r1
 800204e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	b29b      	uxth	r3, r3
 800205c:	4618      	mov	r0, r3
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685a      	ldr	r2, [r3, #4]
 8002062:	4613      	mov	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	4413      	add	r3, r2
 8002068:	3b41      	subs	r3, #65	@ 0x41
 800206a:	fa00 f203 	lsl.w	r2, r0, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	430a      	orrs	r2, r1
 8002074:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002076:	4b29      	ldr	r3, [pc, #164]	@ (800211c <HAL_ADC_ConfigChannel+0x250>)
 8002078:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a28      	ldr	r2, [pc, #160]	@ (8002120 <HAL_ADC_ConfigChannel+0x254>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d10f      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x1d8>
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2b12      	cmp	r3, #18
 800208a:	d10b      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a1d      	ldr	r2, [pc, #116]	@ (8002120 <HAL_ADC_ConfigChannel+0x254>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d12b      	bne.n	8002106 <HAL_ADC_ConfigChannel+0x23a>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a1c      	ldr	r2, [pc, #112]	@ (8002124 <HAL_ADC_ConfigChannel+0x258>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d003      	beq.n	80020c0 <HAL_ADC_ConfigChannel+0x1f4>
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2b11      	cmp	r3, #17
 80020be:	d122      	bne.n	8002106 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a11      	ldr	r2, [pc, #68]	@ (8002124 <HAL_ADC_ConfigChannel+0x258>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d111      	bne.n	8002106 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020e2:	4b11      	ldr	r3, [pc, #68]	@ (8002128 <HAL_ADC_ConfigChannel+0x25c>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a11      	ldr	r2, [pc, #68]	@ (800212c <HAL_ADC_ConfigChannel+0x260>)
 80020e8:	fba2 2303 	umull	r2, r3, r2, r3
 80020ec:	0c9a      	lsrs	r2, r3, #18
 80020ee:	4613      	mov	r3, r2
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	4413      	add	r3, r2
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80020f8:	e002      	b.n	8002100 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	3b01      	subs	r3, #1
 80020fe:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d1f9      	bne.n	80020fa <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800210e:	2300      	movs	r3, #0
}
 8002110:	4618      	mov	r0, r3
 8002112:	3714      	adds	r7, #20
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	40012300 	.word	0x40012300
 8002120:	40012000 	.word	0x40012000
 8002124:	10000012 	.word	0x10000012
 8002128:	20000020 	.word	0x20000020
 800212c:	431bde83 	.word	0x431bde83

08002130 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002138:	4b79      	ldr	r3, [pc, #484]	@ (8002320 <ADC_Init+0x1f0>)
 800213a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	685a      	ldr	r2, [r3, #4]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	431a      	orrs	r2, r3
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	685a      	ldr	r2, [r3, #4]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002164:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	6859      	ldr	r1, [r3, #4]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	691b      	ldr	r3, [r3, #16]
 8002170:	021a      	lsls	r2, r3, #8
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	430a      	orrs	r2, r1
 8002178:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	685a      	ldr	r2, [r3, #4]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002188:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	6859      	ldr	r1, [r3, #4]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689a      	ldr	r2, [r3, #8]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	430a      	orrs	r2, r1
 800219a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	689a      	ldr	r2, [r3, #8]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	6899      	ldr	r1, [r3, #8]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	68da      	ldr	r2, [r3, #12]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	430a      	orrs	r2, r1
 80021bc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c2:	4a58      	ldr	r2, [pc, #352]	@ (8002324 <ADC_Init+0x1f4>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d022      	beq.n	800220e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	689a      	ldr	r2, [r3, #8]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80021d6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	6899      	ldr	r1, [r3, #8]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80021f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	6899      	ldr	r1, [r3, #8]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	430a      	orrs	r2, r1
 800220a:	609a      	str	r2, [r3, #8]
 800220c:	e00f      	b.n	800222e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800221c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	689a      	ldr	r2, [r3, #8]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800222c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	689a      	ldr	r2, [r3, #8]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 0202 	bic.w	r2, r2, #2
 800223c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	6899      	ldr	r1, [r3, #8]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	7e1b      	ldrb	r3, [r3, #24]
 8002248:	005a      	lsls	r2, r3, #1
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	430a      	orrs	r2, r1
 8002250:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d01b      	beq.n	8002294 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	685a      	ldr	r2, [r3, #4]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800226a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	685a      	ldr	r2, [r3, #4]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800227a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	6859      	ldr	r1, [r3, #4]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002286:	3b01      	subs	r3, #1
 8002288:	035a      	lsls	r2, r3, #13
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	430a      	orrs	r2, r1
 8002290:	605a      	str	r2, [r3, #4]
 8002292:	e007      	b.n	80022a4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	685a      	ldr	r2, [r3, #4]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022a2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80022b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	69db      	ldr	r3, [r3, #28]
 80022be:	3b01      	subs	r3, #1
 80022c0:	051a      	lsls	r2, r3, #20
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	430a      	orrs	r2, r1
 80022c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80022d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	6899      	ldr	r1, [r3, #8]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80022e6:	025a      	lsls	r2, r3, #9
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	430a      	orrs	r2, r1
 80022ee:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	689a      	ldr	r2, [r3, #8]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	6899      	ldr	r1, [r3, #8]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	695b      	ldr	r3, [r3, #20]
 800230a:	029a      	lsls	r2, r3, #10
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	430a      	orrs	r2, r1
 8002312:	609a      	str	r2, [r3, #8]
}
 8002314:	bf00      	nop
 8002316:	3714      	adds	r7, #20
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr
 8002320:	40012300 	.word	0x40012300
 8002324:	0f000001 	.word	0x0f000001

08002328 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002334:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800233e:	2b00      	cmp	r3, #0
 8002340:	d13c      	bne.n	80023bc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002346:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002358:	2b00      	cmp	r3, #0
 800235a:	d12b      	bne.n	80023b4 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002360:	2b00      	cmp	r3, #0
 8002362:	d127      	bne.n	80023b4 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800236a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800236e:	2b00      	cmp	r3, #0
 8002370:	d006      	beq.n	8002380 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800237c:	2b00      	cmp	r3, #0
 800237e:	d119      	bne.n	80023b4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	685a      	ldr	r2, [r3, #4]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f022 0220 	bic.w	r2, r2, #32
 800238e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002394:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d105      	bne.n	80023b4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ac:	f043 0201 	orr.w	r2, r3, #1
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f7fe fb3f 	bl	8000a38 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80023ba:	e00e      	b.n	80023da <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c0:	f003 0310 	and.w	r3, r3, #16
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d003      	beq.n	80023d0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80023c8:	68f8      	ldr	r0, [r7, #12]
 80023ca:	f7ff fd75 	bl	8001eb8 <HAL_ADC_ErrorCallback>
}
 80023ce:	e004      	b.n	80023da <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	4798      	blx	r3
}
 80023da:	bf00      	nop
 80023dc:	3710      	adds	r7, #16
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b084      	sub	sp, #16
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023ee:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80023f0:	68f8      	ldr	r0, [r7, #12]
 80023f2:	f7ff fd57 	bl	8001ea4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80023f6:	bf00      	nop
 80023f8:	3710      	adds	r7, #16
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b084      	sub	sp, #16
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800240a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2240      	movs	r2, #64	@ 0x40
 8002410:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002416:	f043 0204 	orr.w	r2, r3, #4
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800241e:	68f8      	ldr	r0, [r7, #12]
 8002420:	f7ff fd4a 	bl	8001eb8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002424:	bf00      	nop
 8002426:	3710      	adds	r7, #16
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}

0800242c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800242c:	b480      	push	{r7}
 800242e:	b085      	sub	sp, #20
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f003 0307 	and.w	r3, r3, #7
 800243a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800243c:	4b0c      	ldr	r3, [pc, #48]	@ (8002470 <__NVIC_SetPriorityGrouping+0x44>)
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002442:	68ba      	ldr	r2, [r7, #8]
 8002444:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002448:	4013      	ands	r3, r2
 800244a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002454:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002458:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800245c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800245e:	4a04      	ldr	r2, [pc, #16]	@ (8002470 <__NVIC_SetPriorityGrouping+0x44>)
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	60d3      	str	r3, [r2, #12]
}
 8002464:	bf00      	nop
 8002466:	3714      	adds	r7, #20
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	e000ed00 	.word	0xe000ed00

08002474 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002478:	4b04      	ldr	r3, [pc, #16]	@ (800248c <__NVIC_GetPriorityGrouping+0x18>)
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	0a1b      	lsrs	r3, r3, #8
 800247e:	f003 0307 	and.w	r3, r3, #7
}
 8002482:	4618      	mov	r0, r3
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr
 800248c:	e000ed00 	.word	0xe000ed00

08002490 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	4603      	mov	r3, r0
 8002498:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800249a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	db0b      	blt.n	80024ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024a2:	79fb      	ldrb	r3, [r7, #7]
 80024a4:	f003 021f 	and.w	r2, r3, #31
 80024a8:	4907      	ldr	r1, [pc, #28]	@ (80024c8 <__NVIC_EnableIRQ+0x38>)
 80024aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ae:	095b      	lsrs	r3, r3, #5
 80024b0:	2001      	movs	r0, #1
 80024b2:	fa00 f202 	lsl.w	r2, r0, r2
 80024b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80024ba:	bf00      	nop
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	e000e100 	.word	0xe000e100

080024cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	6039      	str	r1, [r7, #0]
 80024d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	db0a      	blt.n	80024f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	b2da      	uxtb	r2, r3
 80024e4:	490c      	ldr	r1, [pc, #48]	@ (8002518 <__NVIC_SetPriority+0x4c>)
 80024e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ea:	0112      	lsls	r2, r2, #4
 80024ec:	b2d2      	uxtb	r2, r2
 80024ee:	440b      	add	r3, r1
 80024f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024f4:	e00a      	b.n	800250c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	b2da      	uxtb	r2, r3
 80024fa:	4908      	ldr	r1, [pc, #32]	@ (800251c <__NVIC_SetPriority+0x50>)
 80024fc:	79fb      	ldrb	r3, [r7, #7]
 80024fe:	f003 030f 	and.w	r3, r3, #15
 8002502:	3b04      	subs	r3, #4
 8002504:	0112      	lsls	r2, r2, #4
 8002506:	b2d2      	uxtb	r2, r2
 8002508:	440b      	add	r3, r1
 800250a:	761a      	strb	r2, [r3, #24]
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	e000e100 	.word	0xe000e100
 800251c:	e000ed00 	.word	0xe000ed00

08002520 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002520:	b480      	push	{r7}
 8002522:	b089      	sub	sp, #36	@ 0x24
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	f003 0307 	and.w	r3, r3, #7
 8002532:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	f1c3 0307 	rsb	r3, r3, #7
 800253a:	2b04      	cmp	r3, #4
 800253c:	bf28      	it	cs
 800253e:	2304      	movcs	r3, #4
 8002540:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	3304      	adds	r3, #4
 8002546:	2b06      	cmp	r3, #6
 8002548:	d902      	bls.n	8002550 <NVIC_EncodePriority+0x30>
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	3b03      	subs	r3, #3
 800254e:	e000      	b.n	8002552 <NVIC_EncodePriority+0x32>
 8002550:	2300      	movs	r3, #0
 8002552:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002554:	f04f 32ff 	mov.w	r2, #4294967295
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	43da      	mvns	r2, r3
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	401a      	ands	r2, r3
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002568:	f04f 31ff 	mov.w	r1, #4294967295
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	fa01 f303 	lsl.w	r3, r1, r3
 8002572:	43d9      	mvns	r1, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002578:	4313      	orrs	r3, r2
         );
}
 800257a:	4618      	mov	r0, r3
 800257c:	3724      	adds	r7, #36	@ 0x24
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr

08002586 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b082      	sub	sp, #8
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f7ff ff4c 	bl	800242c <__NVIC_SetPriorityGrouping>
}
 8002594:	bf00      	nop
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}

0800259c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	4603      	mov	r3, r0
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
 80025a8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025aa:	2300      	movs	r3, #0
 80025ac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025ae:	f7ff ff61 	bl	8002474 <__NVIC_GetPriorityGrouping>
 80025b2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	68b9      	ldr	r1, [r7, #8]
 80025b8:	6978      	ldr	r0, [r7, #20]
 80025ba:	f7ff ffb1 	bl	8002520 <NVIC_EncodePriority>
 80025be:	4602      	mov	r2, r0
 80025c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025c4:	4611      	mov	r1, r2
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7ff ff80 	bl	80024cc <__NVIC_SetPriority>
}
 80025cc:	bf00      	nop
 80025ce:	3718      	adds	r7, #24
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	4603      	mov	r3, r0
 80025dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7ff ff54 	bl	8002490 <__NVIC_EnableIRQ>
}
 80025e8:	bf00      	nop
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80025f8:	2300      	movs	r3, #0
 80025fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80025fc:	f7ff faee 	bl	8001bdc <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d101      	bne.n	800260c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e099      	b.n	8002740 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2202      	movs	r2, #2
 8002610:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f022 0201 	bic.w	r2, r2, #1
 800262a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800262c:	e00f      	b.n	800264e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800262e:	f7ff fad5 	bl	8001bdc <HAL_GetTick>
 8002632:	4602      	mov	r2, r0
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	2b05      	cmp	r3, #5
 800263a:	d908      	bls.n	800264e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2220      	movs	r2, #32
 8002640:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2203      	movs	r2, #3
 8002646:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e078      	b.n	8002740 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0301 	and.w	r3, r3, #1
 8002658:	2b00      	cmp	r3, #0
 800265a:	d1e8      	bne.n	800262e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002664:	697a      	ldr	r2, [r7, #20]
 8002666:	4b38      	ldr	r3, [pc, #224]	@ (8002748 <HAL_DMA_Init+0x158>)
 8002668:	4013      	ands	r3, r2
 800266a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685a      	ldr	r2, [r3, #4]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800267a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	691b      	ldr	r3, [r3, #16]
 8002680:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002686:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002692:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a1b      	ldr	r3, [r3, #32]
 8002698:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	4313      	orrs	r3, r2
 800269e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a4:	2b04      	cmp	r3, #4
 80026a6:	d107      	bne.n	80026b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b0:	4313      	orrs	r3, r2
 80026b2:	697a      	ldr	r2, [r7, #20]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	697a      	ldr	r2, [r7, #20]
 80026be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	f023 0307 	bic.w	r3, r3, #7
 80026ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d4:	697a      	ldr	r2, [r7, #20]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026de:	2b04      	cmp	r3, #4
 80026e0:	d117      	bne.n	8002712 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d00e      	beq.n	8002712 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f000 fa6f 	bl	8002bd8 <DMA_CheckFifoParam>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d008      	beq.n	8002712 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2240      	movs	r2, #64	@ 0x40
 8002704:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800270e:	2301      	movs	r3, #1
 8002710:	e016      	b.n	8002740 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	697a      	ldr	r2, [r7, #20]
 8002718:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 fa26 	bl	8002b6c <DMA_CalcBaseAndBitshift>
 8002720:	4603      	mov	r3, r0
 8002722:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002728:	223f      	movs	r2, #63	@ 0x3f
 800272a:	409a      	lsls	r2, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2201      	movs	r2, #1
 800273a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800273e:	2300      	movs	r3, #0
}
 8002740:	4618      	mov	r0, r3
 8002742:	3718      	adds	r7, #24
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	f010803f 	.word	0xf010803f

0800274c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b086      	sub	sp, #24
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
 8002758:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800275a:	2300      	movs	r3, #0
 800275c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002762:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800276a:	2b01      	cmp	r3, #1
 800276c:	d101      	bne.n	8002772 <HAL_DMA_Start_IT+0x26>
 800276e:	2302      	movs	r3, #2
 8002770:	e040      	b.n	80027f4 <HAL_DMA_Start_IT+0xa8>
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2201      	movs	r2, #1
 8002776:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002780:	b2db      	uxtb	r3, r3
 8002782:	2b01      	cmp	r3, #1
 8002784:	d12f      	bne.n	80027e6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2202      	movs	r2, #2
 800278a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	68b9      	ldr	r1, [r7, #8]
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f000 f9b8 	bl	8002b10 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a4:	223f      	movs	r2, #63	@ 0x3f
 80027a6:	409a      	lsls	r2, r3
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f042 0216 	orr.w	r2, r2, #22
 80027ba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d007      	beq.n	80027d4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f042 0208 	orr.w	r2, r2, #8
 80027d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f042 0201 	orr.w	r2, r2, #1
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	e005      	b.n	80027f2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80027ee:	2302      	movs	r3, #2
 80027f0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80027f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3718      	adds	r7, #24
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002804:	2300      	movs	r3, #0
 8002806:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002808:	4b8e      	ldr	r3, [pc, #568]	@ (8002a44 <HAL_DMA_IRQHandler+0x248>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a8e      	ldr	r2, [pc, #568]	@ (8002a48 <HAL_DMA_IRQHandler+0x24c>)
 800280e:	fba2 2303 	umull	r2, r3, r2, r3
 8002812:	0a9b      	lsrs	r3, r3, #10
 8002814:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800281a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002826:	2208      	movs	r2, #8
 8002828:	409a      	lsls	r2, r3
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	4013      	ands	r3, r2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d01a      	beq.n	8002868 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0304 	and.w	r3, r3, #4
 800283c:	2b00      	cmp	r3, #0
 800283e:	d013      	beq.n	8002868 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f022 0204 	bic.w	r2, r2, #4
 800284e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002854:	2208      	movs	r2, #8
 8002856:	409a      	lsls	r2, r3
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002860:	f043 0201 	orr.w	r2, r3, #1
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800286c:	2201      	movs	r2, #1
 800286e:	409a      	lsls	r2, r3
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	4013      	ands	r3, r2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d012      	beq.n	800289e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002882:	2b00      	cmp	r3, #0
 8002884:	d00b      	beq.n	800289e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800288a:	2201      	movs	r2, #1
 800288c:	409a      	lsls	r2, r3
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002896:	f043 0202 	orr.w	r2, r3, #2
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028a2:	2204      	movs	r2, #4
 80028a4:	409a      	lsls	r2, r3
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	4013      	ands	r3, r2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d012      	beq.n	80028d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0302 	and.w	r3, r3, #2
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d00b      	beq.n	80028d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028c0:	2204      	movs	r2, #4
 80028c2:	409a      	lsls	r2, r3
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028cc:	f043 0204 	orr.w	r2, r3, #4
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d8:	2210      	movs	r2, #16
 80028da:	409a      	lsls	r2, r3
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	4013      	ands	r3, r2
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d043      	beq.n	800296c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0308 	and.w	r3, r3, #8
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d03c      	beq.n	800296c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f6:	2210      	movs	r2, #16
 80028f8:	409a      	lsls	r2, r3
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d018      	beq.n	800293e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d108      	bne.n	800292c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291e:	2b00      	cmp	r3, #0
 8002920:	d024      	beq.n	800296c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	4798      	blx	r3
 800292a:	e01f      	b.n	800296c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002930:	2b00      	cmp	r3, #0
 8002932:	d01b      	beq.n	800296c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	4798      	blx	r3
 800293c:	e016      	b.n	800296c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002948:	2b00      	cmp	r3, #0
 800294a:	d107      	bne.n	800295c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f022 0208 	bic.w	r2, r2, #8
 800295a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002960:	2b00      	cmp	r3, #0
 8002962:	d003      	beq.n	800296c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002970:	2220      	movs	r2, #32
 8002972:	409a      	lsls	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	4013      	ands	r3, r2
 8002978:	2b00      	cmp	r3, #0
 800297a:	f000 808f 	beq.w	8002a9c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0310 	and.w	r3, r3, #16
 8002988:	2b00      	cmp	r3, #0
 800298a:	f000 8087 	beq.w	8002a9c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002992:	2220      	movs	r2, #32
 8002994:	409a      	lsls	r2, r3
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b05      	cmp	r3, #5
 80029a4:	d136      	bne.n	8002a14 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f022 0216 	bic.w	r2, r2, #22
 80029b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	695a      	ldr	r2, [r3, #20]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d103      	bne.n	80029d6 <HAL_DMA_IRQHandler+0x1da>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d007      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f022 0208 	bic.w	r2, r2, #8
 80029e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ea:	223f      	movs	r2, #63	@ 0x3f
 80029ec:	409a      	lsls	r2, r3
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2201      	movs	r2, #1
 80029f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d07e      	beq.n	8002b08 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	4798      	blx	r3
        }
        return;
 8002a12:	e079      	b.n	8002b08 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d01d      	beq.n	8002a5e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d10d      	bne.n	8002a4c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d031      	beq.n	8002a9c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	4798      	blx	r3
 8002a40:	e02c      	b.n	8002a9c <HAL_DMA_IRQHandler+0x2a0>
 8002a42:	bf00      	nop
 8002a44:	20000020 	.word	0x20000020
 8002a48:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d023      	beq.n	8002a9c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	4798      	blx	r3
 8002a5c:	e01e      	b.n	8002a9c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d10f      	bne.n	8002a8c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f022 0210 	bic.w	r2, r2, #16
 8002a7a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d003      	beq.n	8002a9c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d032      	beq.n	8002b0a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d022      	beq.n	8002af6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2205      	movs	r2, #5
 8002ab4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f022 0201 	bic.w	r2, r2, #1
 8002ac6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	3301      	adds	r3, #1
 8002acc:	60bb      	str	r3, [r7, #8]
 8002ace:	697a      	ldr	r2, [r7, #20]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d307      	bcc.n	8002ae4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d1f2      	bne.n	8002ac8 <HAL_DMA_IRQHandler+0x2cc>
 8002ae2:	e000      	b.n	8002ae6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ae4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2201      	movs	r2, #1
 8002aea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d005      	beq.n	8002b0a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	4798      	blx	r3
 8002b06:	e000      	b.n	8002b0a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002b08:	bf00      	nop
    }
  }
}
 8002b0a:	3718      	adds	r7, #24
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	607a      	str	r2, [r7, #4]
 8002b1c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002b2c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	683a      	ldr	r2, [r7, #0]
 8002b34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	2b40      	cmp	r3, #64	@ 0x40
 8002b3c:	d108      	bne.n	8002b50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	68ba      	ldr	r2, [r7, #8]
 8002b4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002b4e:	e007      	b.n	8002b60 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68ba      	ldr	r2, [r7, #8]
 8002b56:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	60da      	str	r2, [r3, #12]
}
 8002b60:	bf00      	nop
 8002b62:	3714      	adds	r7, #20
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	3b10      	subs	r3, #16
 8002b7c:	4a14      	ldr	r2, [pc, #80]	@ (8002bd0 <DMA_CalcBaseAndBitshift+0x64>)
 8002b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b82:	091b      	lsrs	r3, r3, #4
 8002b84:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b86:	4a13      	ldr	r2, [pc, #76]	@ (8002bd4 <DMA_CalcBaseAndBitshift+0x68>)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	4413      	add	r3, r2
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	461a      	mov	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2b03      	cmp	r3, #3
 8002b98:	d909      	bls.n	8002bae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002ba2:	f023 0303 	bic.w	r3, r3, #3
 8002ba6:	1d1a      	adds	r2, r3, #4
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	659a      	str	r2, [r3, #88]	@ 0x58
 8002bac:	e007      	b.n	8002bbe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002bb6:	f023 0303 	bic.w	r3, r3, #3
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3714      	adds	r7, #20
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	aaaaaaab 	.word	0xaaaaaaab
 8002bd4:	0800d860 	.word	0x0800d860

08002bd8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b085      	sub	sp, #20
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002be0:	2300      	movs	r3, #0
 8002be2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	699b      	ldr	r3, [r3, #24]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d11f      	bne.n	8002c32 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	2b03      	cmp	r3, #3
 8002bf6:	d856      	bhi.n	8002ca6 <DMA_CheckFifoParam+0xce>
 8002bf8:	a201      	add	r2, pc, #4	@ (adr r2, 8002c00 <DMA_CheckFifoParam+0x28>)
 8002bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bfe:	bf00      	nop
 8002c00:	08002c11 	.word	0x08002c11
 8002c04:	08002c23 	.word	0x08002c23
 8002c08:	08002c11 	.word	0x08002c11
 8002c0c:	08002ca7 	.word	0x08002ca7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d046      	beq.n	8002caa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c20:	e043      	b.n	8002caa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c26:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c2a:	d140      	bne.n	8002cae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c30:	e03d      	b.n	8002cae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c3a:	d121      	bne.n	8002c80 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	2b03      	cmp	r3, #3
 8002c40:	d837      	bhi.n	8002cb2 <DMA_CheckFifoParam+0xda>
 8002c42:	a201      	add	r2, pc, #4	@ (adr r2, 8002c48 <DMA_CheckFifoParam+0x70>)
 8002c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c48:	08002c59 	.word	0x08002c59
 8002c4c:	08002c5f 	.word	0x08002c5f
 8002c50:	08002c59 	.word	0x08002c59
 8002c54:	08002c71 	.word	0x08002c71
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c5c:	e030      	b.n	8002cc0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c62:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d025      	beq.n	8002cb6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c6e:	e022      	b.n	8002cb6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c74:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c78:	d11f      	bne.n	8002cba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002c7e:	e01c      	b.n	8002cba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d903      	bls.n	8002c8e <DMA_CheckFifoParam+0xb6>
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	2b03      	cmp	r3, #3
 8002c8a:	d003      	beq.n	8002c94 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002c8c:	e018      	b.n	8002cc0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	73fb      	strb	r3, [r7, #15]
      break;
 8002c92:	e015      	b.n	8002cc0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00e      	beq.n	8002cbe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	73fb      	strb	r3, [r7, #15]
      break;
 8002ca4:	e00b      	b.n	8002cbe <DMA_CheckFifoParam+0xe6>
      break;
 8002ca6:	bf00      	nop
 8002ca8:	e00a      	b.n	8002cc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002caa:	bf00      	nop
 8002cac:	e008      	b.n	8002cc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002cae:	bf00      	nop
 8002cb0:	e006      	b.n	8002cc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002cb2:	bf00      	nop
 8002cb4:	e004      	b.n	8002cc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002cb6:	bf00      	nop
 8002cb8:	e002      	b.n	8002cc0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002cba:	bf00      	nop
 8002cbc:	e000      	b.n	8002cc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002cbe:	bf00      	nop
    }
  } 
  
  return status; 
 8002cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3714      	adds	r7, #20
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop

08002cd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b089      	sub	sp, #36	@ 0x24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	61fb      	str	r3, [r7, #28]
 8002cea:	e159      	b.n	8002fa0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002cec:	2201      	movs	r2, #1
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d00:	693a      	ldr	r2, [r7, #16]
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	f040 8148 	bne.w	8002f9a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f003 0303 	and.w	r3, r3, #3
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d005      	beq.n	8002d22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d130      	bne.n	8002d84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	005b      	lsls	r3, r3, #1
 8002d2c:	2203      	movs	r2, #3
 8002d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d32:	43db      	mvns	r3, r3
 8002d34:	69ba      	ldr	r2, [r7, #24]
 8002d36:	4013      	ands	r3, r2
 8002d38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	68da      	ldr	r2, [r3, #12]
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	005b      	lsls	r3, r3, #1
 8002d42:	fa02 f303 	lsl.w	r3, r2, r3
 8002d46:	69ba      	ldr	r2, [r7, #24]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	69ba      	ldr	r2, [r7, #24]
 8002d50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d58:	2201      	movs	r2, #1
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d60:	43db      	mvns	r3, r3
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	4013      	ands	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	091b      	lsrs	r3, r3, #4
 8002d6e:	f003 0201 	and.w	r2, r3, #1
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	69ba      	ldr	r2, [r7, #24]
 8002d82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f003 0303 	and.w	r3, r3, #3
 8002d8c:	2b03      	cmp	r3, #3
 8002d8e:	d017      	beq.n	8002dc0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	2203      	movs	r2, #3
 8002d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002da0:	43db      	mvns	r3, r3
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	4013      	ands	r3, r2
 8002da6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f003 0303 	and.w	r3, r3, #3
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d123      	bne.n	8002e14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	08da      	lsrs	r2, r3, #3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	3208      	adds	r2, #8
 8002dd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	f003 0307 	and.w	r3, r3, #7
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	220f      	movs	r2, #15
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	43db      	mvns	r3, r3
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	4013      	ands	r3, r2
 8002dee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	691a      	ldr	r2, [r3, #16]
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	f003 0307 	and.w	r3, r3, #7
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002e00:	69ba      	ldr	r2, [r7, #24]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	08da      	lsrs	r2, r3, #3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	3208      	adds	r2, #8
 8002e0e:	69b9      	ldr	r1, [r7, #24]
 8002e10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	2203      	movs	r2, #3
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	43db      	mvns	r3, r3
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f003 0203 	and.w	r2, r3, #3
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f000 80a2 	beq.w	8002f9a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e56:	2300      	movs	r3, #0
 8002e58:	60fb      	str	r3, [r7, #12]
 8002e5a:	4b57      	ldr	r3, [pc, #348]	@ (8002fb8 <HAL_GPIO_Init+0x2e8>)
 8002e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e5e:	4a56      	ldr	r2, [pc, #344]	@ (8002fb8 <HAL_GPIO_Init+0x2e8>)
 8002e60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e64:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e66:	4b54      	ldr	r3, [pc, #336]	@ (8002fb8 <HAL_GPIO_Init+0x2e8>)
 8002e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e6e:	60fb      	str	r3, [r7, #12]
 8002e70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e72:	4a52      	ldr	r2, [pc, #328]	@ (8002fbc <HAL_GPIO_Init+0x2ec>)
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	089b      	lsrs	r3, r3, #2
 8002e78:	3302      	adds	r3, #2
 8002e7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	f003 0303 	and.w	r3, r3, #3
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	220f      	movs	r2, #15
 8002e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8e:	43db      	mvns	r3, r3
 8002e90:	69ba      	ldr	r2, [r7, #24]
 8002e92:	4013      	ands	r3, r2
 8002e94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4a49      	ldr	r2, [pc, #292]	@ (8002fc0 <HAL_GPIO_Init+0x2f0>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d019      	beq.n	8002ed2 <HAL_GPIO_Init+0x202>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4a48      	ldr	r2, [pc, #288]	@ (8002fc4 <HAL_GPIO_Init+0x2f4>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d013      	beq.n	8002ece <HAL_GPIO_Init+0x1fe>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	4a47      	ldr	r2, [pc, #284]	@ (8002fc8 <HAL_GPIO_Init+0x2f8>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d00d      	beq.n	8002eca <HAL_GPIO_Init+0x1fa>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	4a46      	ldr	r2, [pc, #280]	@ (8002fcc <HAL_GPIO_Init+0x2fc>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d007      	beq.n	8002ec6 <HAL_GPIO_Init+0x1f6>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4a45      	ldr	r2, [pc, #276]	@ (8002fd0 <HAL_GPIO_Init+0x300>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d101      	bne.n	8002ec2 <HAL_GPIO_Init+0x1f2>
 8002ebe:	2304      	movs	r3, #4
 8002ec0:	e008      	b.n	8002ed4 <HAL_GPIO_Init+0x204>
 8002ec2:	2307      	movs	r3, #7
 8002ec4:	e006      	b.n	8002ed4 <HAL_GPIO_Init+0x204>
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e004      	b.n	8002ed4 <HAL_GPIO_Init+0x204>
 8002eca:	2302      	movs	r3, #2
 8002ecc:	e002      	b.n	8002ed4 <HAL_GPIO_Init+0x204>
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e000      	b.n	8002ed4 <HAL_GPIO_Init+0x204>
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	69fa      	ldr	r2, [r7, #28]
 8002ed6:	f002 0203 	and.w	r2, r2, #3
 8002eda:	0092      	lsls	r2, r2, #2
 8002edc:	4093      	lsls	r3, r2
 8002ede:	69ba      	ldr	r2, [r7, #24]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ee4:	4935      	ldr	r1, [pc, #212]	@ (8002fbc <HAL_GPIO_Init+0x2ec>)
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	089b      	lsrs	r3, r3, #2
 8002eea:	3302      	adds	r3, #2
 8002eec:	69ba      	ldr	r2, [r7, #24]
 8002eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ef2:	4b38      	ldr	r3, [pc, #224]	@ (8002fd4 <HAL_GPIO_Init+0x304>)
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	43db      	mvns	r3, r3
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	4013      	ands	r3, r2
 8002f00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d003      	beq.n	8002f16 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002f0e:	69ba      	ldr	r2, [r7, #24]
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f16:	4a2f      	ldr	r2, [pc, #188]	@ (8002fd4 <HAL_GPIO_Init+0x304>)
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f1c:	4b2d      	ldr	r3, [pc, #180]	@ (8002fd4 <HAL_GPIO_Init+0x304>)
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	43db      	mvns	r3, r3
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d003      	beq.n	8002f40 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002f38:	69ba      	ldr	r2, [r7, #24]
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f40:	4a24      	ldr	r2, [pc, #144]	@ (8002fd4 <HAL_GPIO_Init+0x304>)
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f46:	4b23      	ldr	r3, [pc, #140]	@ (8002fd4 <HAL_GPIO_Init+0x304>)
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	43db      	mvns	r3, r3
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	4013      	ands	r3, r2
 8002f54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d003      	beq.n	8002f6a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002f62:	69ba      	ldr	r2, [r7, #24]
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f6a:	4a1a      	ldr	r2, [pc, #104]	@ (8002fd4 <HAL_GPIO_Init+0x304>)
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f70:	4b18      	ldr	r3, [pc, #96]	@ (8002fd4 <HAL_GPIO_Init+0x304>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	43db      	mvns	r3, r3
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d003      	beq.n	8002f94 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002f8c:	69ba      	ldr	r2, [r7, #24]
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f94:	4a0f      	ldr	r2, [pc, #60]	@ (8002fd4 <HAL_GPIO_Init+0x304>)
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	61fb      	str	r3, [r7, #28]
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	2b0f      	cmp	r3, #15
 8002fa4:	f67f aea2 	bls.w	8002cec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002fa8:	bf00      	nop
 8002faa:	bf00      	nop
 8002fac:	3724      	adds	r7, #36	@ 0x24
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop
 8002fb8:	40023800 	.word	0x40023800
 8002fbc:	40013800 	.word	0x40013800
 8002fc0:	40020000 	.word	0x40020000
 8002fc4:	40020400 	.word	0x40020400
 8002fc8:	40020800 	.word	0x40020800
 8002fcc:	40020c00 	.word	0x40020c00
 8002fd0:	40021000 	.word	0x40021000
 8002fd4:	40013c00 	.word	0x40013c00

08002fd8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b085      	sub	sp, #20
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	691a      	ldr	r2, [r3, #16]
 8002fe8:	887b      	ldrh	r3, [r7, #2]
 8002fea:	4013      	ands	r3, r2
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d002      	beq.n	8002ff6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	73fb      	strb	r3, [r7, #15]
 8002ff4:	e001      	b.n	8002ffa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3714      	adds	r7, #20
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	460b      	mov	r3, r1
 8003012:	807b      	strh	r3, [r7, #2]
 8003014:	4613      	mov	r3, r2
 8003016:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003018:	787b      	ldrb	r3, [r7, #1]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d003      	beq.n	8003026 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800301e:	887a      	ldrh	r2, [r7, #2]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003024:	e003      	b.n	800302e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003026:	887b      	ldrh	r3, [r7, #2]
 8003028:	041a      	lsls	r2, r3, #16
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	619a      	str	r2, [r3, #24]
}
 800302e:	bf00      	nop
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr

0800303a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800303a:	b480      	push	{r7}
 800303c:	b085      	sub	sp, #20
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
 8003042:	460b      	mov	r3, r1
 8003044:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	695b      	ldr	r3, [r3, #20]
 800304a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800304c:	887a      	ldrh	r2, [r7, #2]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	4013      	ands	r3, r2
 8003052:	041a      	lsls	r2, r3, #16
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	43d9      	mvns	r1, r3
 8003058:	887b      	ldrh	r3, [r7, #2]
 800305a:	400b      	ands	r3, r1
 800305c:	431a      	orrs	r2, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	619a      	str	r2, [r3, #24]
}
 8003062:	bf00      	nop
 8003064:	3714      	adds	r7, #20
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
	...

08003070 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b086      	sub	sp, #24
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d101      	bne.n	8003082 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e267      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	2b00      	cmp	r3, #0
 800308c:	d075      	beq.n	800317a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800308e:	4b88      	ldr	r3, [pc, #544]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f003 030c 	and.w	r3, r3, #12
 8003096:	2b04      	cmp	r3, #4
 8003098:	d00c      	beq.n	80030b4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800309a:	4b85      	ldr	r3, [pc, #532]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030a2:	2b08      	cmp	r3, #8
 80030a4:	d112      	bne.n	80030cc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030a6:	4b82      	ldr	r3, [pc, #520]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030b2:	d10b      	bne.n	80030cc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030b4:	4b7e      	ldr	r3, [pc, #504]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d05b      	beq.n	8003178 <HAL_RCC_OscConfig+0x108>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d157      	bne.n	8003178 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e242      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030d4:	d106      	bne.n	80030e4 <HAL_RCC_OscConfig+0x74>
 80030d6:	4b76      	ldr	r3, [pc, #472]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a75      	ldr	r2, [pc, #468]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80030dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030e0:	6013      	str	r3, [r2, #0]
 80030e2:	e01d      	b.n	8003120 <HAL_RCC_OscConfig+0xb0>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030ec:	d10c      	bne.n	8003108 <HAL_RCC_OscConfig+0x98>
 80030ee:	4b70      	ldr	r3, [pc, #448]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a6f      	ldr	r2, [pc, #444]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80030f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030f8:	6013      	str	r3, [r2, #0]
 80030fa:	4b6d      	ldr	r3, [pc, #436]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a6c      	ldr	r2, [pc, #432]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003100:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003104:	6013      	str	r3, [r2, #0]
 8003106:	e00b      	b.n	8003120 <HAL_RCC_OscConfig+0xb0>
 8003108:	4b69      	ldr	r3, [pc, #420]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a68      	ldr	r2, [pc, #416]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 800310e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003112:	6013      	str	r3, [r2, #0]
 8003114:	4b66      	ldr	r3, [pc, #408]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a65      	ldr	r2, [pc, #404]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 800311a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800311e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d013      	beq.n	8003150 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003128:	f7fe fd58 	bl	8001bdc <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800312e:	e008      	b.n	8003142 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003130:	f7fe fd54 	bl	8001bdc <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b64      	cmp	r3, #100	@ 0x64
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e207      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003142:	4b5b      	ldr	r3, [pc, #364]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d0f0      	beq.n	8003130 <HAL_RCC_OscConfig+0xc0>
 800314e:	e014      	b.n	800317a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003150:	f7fe fd44 	bl	8001bdc <HAL_GetTick>
 8003154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003156:	e008      	b.n	800316a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003158:	f7fe fd40 	bl	8001bdc <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	2b64      	cmp	r3, #100	@ 0x64
 8003164:	d901      	bls.n	800316a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e1f3      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800316a:	4b51      	ldr	r3, [pc, #324]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d1f0      	bne.n	8003158 <HAL_RCC_OscConfig+0xe8>
 8003176:	e000      	b.n	800317a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003178:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d063      	beq.n	800324e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003186:	4b4a      	ldr	r3, [pc, #296]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 030c 	and.w	r3, r3, #12
 800318e:	2b00      	cmp	r3, #0
 8003190:	d00b      	beq.n	80031aa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003192:	4b47      	ldr	r3, [pc, #284]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800319a:	2b08      	cmp	r3, #8
 800319c:	d11c      	bne.n	80031d8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800319e:	4b44      	ldr	r3, [pc, #272]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d116      	bne.n	80031d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031aa:	4b41      	ldr	r3, [pc, #260]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d005      	beq.n	80031c2 <HAL_RCC_OscConfig+0x152>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d001      	beq.n	80031c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e1c7      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031c2:	4b3b      	ldr	r3, [pc, #236]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	691b      	ldr	r3, [r3, #16]
 80031ce:	00db      	lsls	r3, r3, #3
 80031d0:	4937      	ldr	r1, [pc, #220]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031d6:	e03a      	b.n	800324e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d020      	beq.n	8003222 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031e0:	4b34      	ldr	r3, [pc, #208]	@ (80032b4 <HAL_RCC_OscConfig+0x244>)
 80031e2:	2201      	movs	r2, #1
 80031e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031e6:	f7fe fcf9 	bl	8001bdc <HAL_GetTick>
 80031ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031ec:	e008      	b.n	8003200 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031ee:	f7fe fcf5 	bl	8001bdc <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d901      	bls.n	8003200 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e1a8      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003200:	4b2b      	ldr	r3, [pc, #172]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0302 	and.w	r3, r3, #2
 8003208:	2b00      	cmp	r3, #0
 800320a:	d0f0      	beq.n	80031ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800320c:	4b28      	ldr	r3, [pc, #160]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	691b      	ldr	r3, [r3, #16]
 8003218:	00db      	lsls	r3, r3, #3
 800321a:	4925      	ldr	r1, [pc, #148]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 800321c:	4313      	orrs	r3, r2
 800321e:	600b      	str	r3, [r1, #0]
 8003220:	e015      	b.n	800324e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003222:	4b24      	ldr	r3, [pc, #144]	@ (80032b4 <HAL_RCC_OscConfig+0x244>)
 8003224:	2200      	movs	r2, #0
 8003226:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003228:	f7fe fcd8 	bl	8001bdc <HAL_GetTick>
 800322c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800322e:	e008      	b.n	8003242 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003230:	f7fe fcd4 	bl	8001bdc <HAL_GetTick>
 8003234:	4602      	mov	r2, r0
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	2b02      	cmp	r3, #2
 800323c:	d901      	bls.n	8003242 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800323e:	2303      	movs	r3, #3
 8003240:	e187      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003242:	4b1b      	ldr	r3, [pc, #108]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0302 	and.w	r3, r3, #2
 800324a:	2b00      	cmp	r3, #0
 800324c:	d1f0      	bne.n	8003230 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0308 	and.w	r3, r3, #8
 8003256:	2b00      	cmp	r3, #0
 8003258:	d036      	beq.n	80032c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d016      	beq.n	8003290 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003262:	4b15      	ldr	r3, [pc, #84]	@ (80032b8 <HAL_RCC_OscConfig+0x248>)
 8003264:	2201      	movs	r2, #1
 8003266:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003268:	f7fe fcb8 	bl	8001bdc <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003270:	f7fe fcb4 	bl	8001bdc <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e167      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003282:	4b0b      	ldr	r3, [pc, #44]	@ (80032b0 <HAL_RCC_OscConfig+0x240>)
 8003284:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d0f0      	beq.n	8003270 <HAL_RCC_OscConfig+0x200>
 800328e:	e01b      	b.n	80032c8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003290:	4b09      	ldr	r3, [pc, #36]	@ (80032b8 <HAL_RCC_OscConfig+0x248>)
 8003292:	2200      	movs	r2, #0
 8003294:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003296:	f7fe fca1 	bl	8001bdc <HAL_GetTick>
 800329a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800329c:	e00e      	b.n	80032bc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800329e:	f7fe fc9d 	bl	8001bdc <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d907      	bls.n	80032bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032ac:	2303      	movs	r3, #3
 80032ae:	e150      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
 80032b0:	40023800 	.word	0x40023800
 80032b4:	42470000 	.word	0x42470000
 80032b8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032bc:	4b88      	ldr	r3, [pc, #544]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80032be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d1ea      	bne.n	800329e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0304 	and.w	r3, r3, #4
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f000 8097 	beq.w	8003404 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032d6:	2300      	movs	r3, #0
 80032d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032da:	4b81      	ldr	r3, [pc, #516]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80032dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10f      	bne.n	8003306 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032e6:	2300      	movs	r3, #0
 80032e8:	60bb      	str	r3, [r7, #8]
 80032ea:	4b7d      	ldr	r3, [pc, #500]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80032ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ee:	4a7c      	ldr	r2, [pc, #496]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80032f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80032f6:	4b7a      	ldr	r3, [pc, #488]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80032f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032fe:	60bb      	str	r3, [r7, #8]
 8003300:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003302:	2301      	movs	r3, #1
 8003304:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003306:	4b77      	ldr	r3, [pc, #476]	@ (80034e4 <HAL_RCC_OscConfig+0x474>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800330e:	2b00      	cmp	r3, #0
 8003310:	d118      	bne.n	8003344 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003312:	4b74      	ldr	r3, [pc, #464]	@ (80034e4 <HAL_RCC_OscConfig+0x474>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a73      	ldr	r2, [pc, #460]	@ (80034e4 <HAL_RCC_OscConfig+0x474>)
 8003318:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800331c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800331e:	f7fe fc5d 	bl	8001bdc <HAL_GetTick>
 8003322:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003324:	e008      	b.n	8003338 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003326:	f7fe fc59 	bl	8001bdc <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	2b02      	cmp	r3, #2
 8003332:	d901      	bls.n	8003338 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e10c      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003338:	4b6a      	ldr	r3, [pc, #424]	@ (80034e4 <HAL_RCC_OscConfig+0x474>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003340:	2b00      	cmp	r3, #0
 8003342:	d0f0      	beq.n	8003326 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	2b01      	cmp	r3, #1
 800334a:	d106      	bne.n	800335a <HAL_RCC_OscConfig+0x2ea>
 800334c:	4b64      	ldr	r3, [pc, #400]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 800334e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003350:	4a63      	ldr	r2, [pc, #396]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003352:	f043 0301 	orr.w	r3, r3, #1
 8003356:	6713      	str	r3, [r2, #112]	@ 0x70
 8003358:	e01c      	b.n	8003394 <HAL_RCC_OscConfig+0x324>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	2b05      	cmp	r3, #5
 8003360:	d10c      	bne.n	800337c <HAL_RCC_OscConfig+0x30c>
 8003362:	4b5f      	ldr	r3, [pc, #380]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003364:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003366:	4a5e      	ldr	r2, [pc, #376]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003368:	f043 0304 	orr.w	r3, r3, #4
 800336c:	6713      	str	r3, [r2, #112]	@ 0x70
 800336e:	4b5c      	ldr	r3, [pc, #368]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003372:	4a5b      	ldr	r2, [pc, #364]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003374:	f043 0301 	orr.w	r3, r3, #1
 8003378:	6713      	str	r3, [r2, #112]	@ 0x70
 800337a:	e00b      	b.n	8003394 <HAL_RCC_OscConfig+0x324>
 800337c:	4b58      	ldr	r3, [pc, #352]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 800337e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003380:	4a57      	ldr	r2, [pc, #348]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003382:	f023 0301 	bic.w	r3, r3, #1
 8003386:	6713      	str	r3, [r2, #112]	@ 0x70
 8003388:	4b55      	ldr	r3, [pc, #340]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 800338a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800338c:	4a54      	ldr	r2, [pc, #336]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 800338e:	f023 0304 	bic.w	r3, r3, #4
 8003392:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d015      	beq.n	80033c8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800339c:	f7fe fc1e 	bl	8001bdc <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033a2:	e00a      	b.n	80033ba <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033a4:	f7fe fc1a 	bl	8001bdc <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e0cb      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ba:	4b49      	ldr	r3, [pc, #292]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80033bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d0ee      	beq.n	80033a4 <HAL_RCC_OscConfig+0x334>
 80033c6:	e014      	b.n	80033f2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033c8:	f7fe fc08 	bl	8001bdc <HAL_GetTick>
 80033cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033ce:	e00a      	b.n	80033e6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033d0:	f7fe fc04 	bl	8001bdc <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033de:	4293      	cmp	r3, r2
 80033e0:	d901      	bls.n	80033e6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e0b5      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033e6:	4b3e      	ldr	r3, [pc, #248]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80033e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1ee      	bne.n	80033d0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033f2:	7dfb      	ldrb	r3, [r7, #23]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d105      	bne.n	8003404 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033f8:	4b39      	ldr	r3, [pc, #228]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80033fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fc:	4a38      	ldr	r2, [pc, #224]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80033fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003402:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	2b00      	cmp	r3, #0
 800340a:	f000 80a1 	beq.w	8003550 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800340e:	4b34      	ldr	r3, [pc, #208]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	f003 030c 	and.w	r3, r3, #12
 8003416:	2b08      	cmp	r3, #8
 8003418:	d05c      	beq.n	80034d4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	699b      	ldr	r3, [r3, #24]
 800341e:	2b02      	cmp	r3, #2
 8003420:	d141      	bne.n	80034a6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003422:	4b31      	ldr	r3, [pc, #196]	@ (80034e8 <HAL_RCC_OscConfig+0x478>)
 8003424:	2200      	movs	r2, #0
 8003426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003428:	f7fe fbd8 	bl	8001bdc <HAL_GetTick>
 800342c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800342e:	e008      	b.n	8003442 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003430:	f7fe fbd4 	bl	8001bdc <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b02      	cmp	r3, #2
 800343c:	d901      	bls.n	8003442 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e087      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003442:	4b27      	ldr	r3, [pc, #156]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d1f0      	bne.n	8003430 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	69da      	ldr	r2, [r3, #28]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a1b      	ldr	r3, [r3, #32]
 8003456:	431a      	orrs	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345c:	019b      	lsls	r3, r3, #6
 800345e:	431a      	orrs	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003464:	085b      	lsrs	r3, r3, #1
 8003466:	3b01      	subs	r3, #1
 8003468:	041b      	lsls	r3, r3, #16
 800346a:	431a      	orrs	r2, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003470:	061b      	lsls	r3, r3, #24
 8003472:	491b      	ldr	r1, [pc, #108]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 8003474:	4313      	orrs	r3, r2
 8003476:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003478:	4b1b      	ldr	r3, [pc, #108]	@ (80034e8 <HAL_RCC_OscConfig+0x478>)
 800347a:	2201      	movs	r2, #1
 800347c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800347e:	f7fe fbad 	bl	8001bdc <HAL_GetTick>
 8003482:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003484:	e008      	b.n	8003498 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003486:	f7fe fba9 	bl	8001bdc <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b02      	cmp	r3, #2
 8003492:	d901      	bls.n	8003498 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e05c      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003498:	4b11      	ldr	r3, [pc, #68]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d0f0      	beq.n	8003486 <HAL_RCC_OscConfig+0x416>
 80034a4:	e054      	b.n	8003550 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034a6:	4b10      	ldr	r3, [pc, #64]	@ (80034e8 <HAL_RCC_OscConfig+0x478>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ac:	f7fe fb96 	bl	8001bdc <HAL_GetTick>
 80034b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034b2:	e008      	b.n	80034c6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034b4:	f7fe fb92 	bl	8001bdc <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e045      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034c6:	4b06      	ldr	r3, [pc, #24]	@ (80034e0 <HAL_RCC_OscConfig+0x470>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d1f0      	bne.n	80034b4 <HAL_RCC_OscConfig+0x444>
 80034d2:	e03d      	b.n	8003550 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	699b      	ldr	r3, [r3, #24]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d107      	bne.n	80034ec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e038      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
 80034e0:	40023800 	.word	0x40023800
 80034e4:	40007000 	.word	0x40007000
 80034e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80034ec:	4b1b      	ldr	r3, [pc, #108]	@ (800355c <HAL_RCC_OscConfig+0x4ec>)
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d028      	beq.n	800354c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003504:	429a      	cmp	r2, r3
 8003506:	d121      	bne.n	800354c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003512:	429a      	cmp	r2, r3
 8003514:	d11a      	bne.n	800354c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003516:	68fa      	ldr	r2, [r7, #12]
 8003518:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800351c:	4013      	ands	r3, r2
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003522:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003524:	4293      	cmp	r3, r2
 8003526:	d111      	bne.n	800354c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003532:	085b      	lsrs	r3, r3, #1
 8003534:	3b01      	subs	r3, #1
 8003536:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003538:	429a      	cmp	r2, r3
 800353a:	d107      	bne.n	800354c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003546:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003548:	429a      	cmp	r2, r3
 800354a:	d001      	beq.n	8003550 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e000      	b.n	8003552 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3718      	adds	r7, #24
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	40023800 	.word	0x40023800

08003560 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e0cc      	b.n	800370e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003574:	4b68      	ldr	r3, [pc, #416]	@ (8003718 <HAL_RCC_ClockConfig+0x1b8>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0307 	and.w	r3, r3, #7
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	429a      	cmp	r2, r3
 8003580:	d90c      	bls.n	800359c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003582:	4b65      	ldr	r3, [pc, #404]	@ (8003718 <HAL_RCC_ClockConfig+0x1b8>)
 8003584:	683a      	ldr	r2, [r7, #0]
 8003586:	b2d2      	uxtb	r2, r2
 8003588:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800358a:	4b63      	ldr	r3, [pc, #396]	@ (8003718 <HAL_RCC_ClockConfig+0x1b8>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0307 	and.w	r3, r3, #7
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	429a      	cmp	r2, r3
 8003596:	d001      	beq.n	800359c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e0b8      	b.n	800370e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d020      	beq.n	80035ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0304 	and.w	r3, r3, #4
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d005      	beq.n	80035c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035b4:	4b59      	ldr	r3, [pc, #356]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	4a58      	ldr	r2, [pc, #352]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80035ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80035be:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0308 	and.w	r3, r3, #8
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d005      	beq.n	80035d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035cc:	4b53      	ldr	r3, [pc, #332]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	4a52      	ldr	r2, [pc, #328]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80035d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80035d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035d8:	4b50      	ldr	r3, [pc, #320]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	494d      	ldr	r1, [pc, #308]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80035e6:	4313      	orrs	r3, r2
 80035e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d044      	beq.n	8003680 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d107      	bne.n	800360e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035fe:	4b47      	ldr	r3, [pc, #284]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d119      	bne.n	800363e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e07f      	b.n	800370e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	2b02      	cmp	r3, #2
 8003614:	d003      	beq.n	800361e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800361a:	2b03      	cmp	r3, #3
 800361c:	d107      	bne.n	800362e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800361e:	4b3f      	ldr	r3, [pc, #252]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d109      	bne.n	800363e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e06f      	b.n	800370e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800362e:	4b3b      	ldr	r3, [pc, #236]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0302 	and.w	r3, r3, #2
 8003636:	2b00      	cmp	r3, #0
 8003638:	d101      	bne.n	800363e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e067      	b.n	800370e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800363e:	4b37      	ldr	r3, [pc, #220]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f023 0203 	bic.w	r2, r3, #3
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	4934      	ldr	r1, [pc, #208]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 800364c:	4313      	orrs	r3, r2
 800364e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003650:	f7fe fac4 	bl	8001bdc <HAL_GetTick>
 8003654:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003656:	e00a      	b.n	800366e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003658:	f7fe fac0 	bl	8001bdc <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003666:	4293      	cmp	r3, r2
 8003668:	d901      	bls.n	800366e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e04f      	b.n	800370e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800366e:	4b2b      	ldr	r3, [pc, #172]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f003 020c 	and.w	r2, r3, #12
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	429a      	cmp	r2, r3
 800367e:	d1eb      	bne.n	8003658 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003680:	4b25      	ldr	r3, [pc, #148]	@ (8003718 <HAL_RCC_ClockConfig+0x1b8>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0307 	and.w	r3, r3, #7
 8003688:	683a      	ldr	r2, [r7, #0]
 800368a:	429a      	cmp	r2, r3
 800368c:	d20c      	bcs.n	80036a8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800368e:	4b22      	ldr	r3, [pc, #136]	@ (8003718 <HAL_RCC_ClockConfig+0x1b8>)
 8003690:	683a      	ldr	r2, [r7, #0]
 8003692:	b2d2      	uxtb	r2, r2
 8003694:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003696:	4b20      	ldr	r3, [pc, #128]	@ (8003718 <HAL_RCC_ClockConfig+0x1b8>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0307 	and.w	r3, r3, #7
 800369e:	683a      	ldr	r2, [r7, #0]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d001      	beq.n	80036a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e032      	b.n	800370e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0304 	and.w	r3, r3, #4
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d008      	beq.n	80036c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036b4:	4b19      	ldr	r3, [pc, #100]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	4916      	ldr	r1, [pc, #88]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0308 	and.w	r3, r3, #8
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d009      	beq.n	80036e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036d2:	4b12      	ldr	r3, [pc, #72]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	00db      	lsls	r3, r3, #3
 80036e0:	490e      	ldr	r1, [pc, #56]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80036e6:	f000 f821 	bl	800372c <HAL_RCC_GetSysClockFreq>
 80036ea:	4602      	mov	r2, r0
 80036ec:	4b0b      	ldr	r3, [pc, #44]	@ (800371c <HAL_RCC_ClockConfig+0x1bc>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	091b      	lsrs	r3, r3, #4
 80036f2:	f003 030f 	and.w	r3, r3, #15
 80036f6:	490a      	ldr	r1, [pc, #40]	@ (8003720 <HAL_RCC_ClockConfig+0x1c0>)
 80036f8:	5ccb      	ldrb	r3, [r1, r3]
 80036fa:	fa22 f303 	lsr.w	r3, r2, r3
 80036fe:	4a09      	ldr	r2, [pc, #36]	@ (8003724 <HAL_RCC_ClockConfig+0x1c4>)
 8003700:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003702:	4b09      	ldr	r3, [pc, #36]	@ (8003728 <HAL_RCC_ClockConfig+0x1c8>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4618      	mov	r0, r3
 8003708:	f7fe f94a 	bl	80019a0 <HAL_InitTick>

  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	40023c00 	.word	0x40023c00
 800371c:	40023800 	.word	0x40023800
 8003720:	0800d848 	.word	0x0800d848
 8003724:	20000020 	.word	0x20000020
 8003728:	20000024 	.word	0x20000024

0800372c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800372c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003730:	b090      	sub	sp, #64	@ 0x40
 8003732:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003734:	2300      	movs	r3, #0
 8003736:	637b      	str	r3, [r7, #52]	@ 0x34
 8003738:	2300      	movs	r3, #0
 800373a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800373c:	2300      	movs	r3, #0
 800373e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003740:	2300      	movs	r3, #0
 8003742:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003744:	4b59      	ldr	r3, [pc, #356]	@ (80038ac <HAL_RCC_GetSysClockFreq+0x180>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f003 030c 	and.w	r3, r3, #12
 800374c:	2b08      	cmp	r3, #8
 800374e:	d00d      	beq.n	800376c <HAL_RCC_GetSysClockFreq+0x40>
 8003750:	2b08      	cmp	r3, #8
 8003752:	f200 80a1 	bhi.w	8003898 <HAL_RCC_GetSysClockFreq+0x16c>
 8003756:	2b00      	cmp	r3, #0
 8003758:	d002      	beq.n	8003760 <HAL_RCC_GetSysClockFreq+0x34>
 800375a:	2b04      	cmp	r3, #4
 800375c:	d003      	beq.n	8003766 <HAL_RCC_GetSysClockFreq+0x3a>
 800375e:	e09b      	b.n	8003898 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003760:	4b53      	ldr	r3, [pc, #332]	@ (80038b0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003762:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8003764:	e09b      	b.n	800389e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003766:	4b53      	ldr	r3, [pc, #332]	@ (80038b4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003768:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800376a:	e098      	b.n	800389e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800376c:	4b4f      	ldr	r3, [pc, #316]	@ (80038ac <HAL_RCC_GetSysClockFreq+0x180>)
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003774:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003776:	4b4d      	ldr	r3, [pc, #308]	@ (80038ac <HAL_RCC_GetSysClockFreq+0x180>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d028      	beq.n	80037d4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003782:	4b4a      	ldr	r3, [pc, #296]	@ (80038ac <HAL_RCC_GetSysClockFreq+0x180>)
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	099b      	lsrs	r3, r3, #6
 8003788:	2200      	movs	r2, #0
 800378a:	623b      	str	r3, [r7, #32]
 800378c:	627a      	str	r2, [r7, #36]	@ 0x24
 800378e:	6a3b      	ldr	r3, [r7, #32]
 8003790:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003794:	2100      	movs	r1, #0
 8003796:	4b47      	ldr	r3, [pc, #284]	@ (80038b4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003798:	fb03 f201 	mul.w	r2, r3, r1
 800379c:	2300      	movs	r3, #0
 800379e:	fb00 f303 	mul.w	r3, r0, r3
 80037a2:	4413      	add	r3, r2
 80037a4:	4a43      	ldr	r2, [pc, #268]	@ (80038b4 <HAL_RCC_GetSysClockFreq+0x188>)
 80037a6:	fba0 1202 	umull	r1, r2, r0, r2
 80037aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80037ac:	460a      	mov	r2, r1
 80037ae:	62ba      	str	r2, [r7, #40]	@ 0x28
 80037b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037b2:	4413      	add	r3, r2
 80037b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037b8:	2200      	movs	r2, #0
 80037ba:	61bb      	str	r3, [r7, #24]
 80037bc:	61fa      	str	r2, [r7, #28]
 80037be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037c2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80037c6:	f7fc fd0b 	bl	80001e0 <__aeabi_uldivmod>
 80037ca:	4602      	mov	r2, r0
 80037cc:	460b      	mov	r3, r1
 80037ce:	4613      	mov	r3, r2
 80037d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037d2:	e053      	b.n	800387c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037d4:	4b35      	ldr	r3, [pc, #212]	@ (80038ac <HAL_RCC_GetSysClockFreq+0x180>)
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	099b      	lsrs	r3, r3, #6
 80037da:	2200      	movs	r2, #0
 80037dc:	613b      	str	r3, [r7, #16]
 80037de:	617a      	str	r2, [r7, #20]
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80037e6:	f04f 0b00 	mov.w	fp, #0
 80037ea:	4652      	mov	r2, sl
 80037ec:	465b      	mov	r3, fp
 80037ee:	f04f 0000 	mov.w	r0, #0
 80037f2:	f04f 0100 	mov.w	r1, #0
 80037f6:	0159      	lsls	r1, r3, #5
 80037f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037fc:	0150      	lsls	r0, r2, #5
 80037fe:	4602      	mov	r2, r0
 8003800:	460b      	mov	r3, r1
 8003802:	ebb2 080a 	subs.w	r8, r2, sl
 8003806:	eb63 090b 	sbc.w	r9, r3, fp
 800380a:	f04f 0200 	mov.w	r2, #0
 800380e:	f04f 0300 	mov.w	r3, #0
 8003812:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003816:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800381a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800381e:	ebb2 0408 	subs.w	r4, r2, r8
 8003822:	eb63 0509 	sbc.w	r5, r3, r9
 8003826:	f04f 0200 	mov.w	r2, #0
 800382a:	f04f 0300 	mov.w	r3, #0
 800382e:	00eb      	lsls	r3, r5, #3
 8003830:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003834:	00e2      	lsls	r2, r4, #3
 8003836:	4614      	mov	r4, r2
 8003838:	461d      	mov	r5, r3
 800383a:	eb14 030a 	adds.w	r3, r4, sl
 800383e:	603b      	str	r3, [r7, #0]
 8003840:	eb45 030b 	adc.w	r3, r5, fp
 8003844:	607b      	str	r3, [r7, #4]
 8003846:	f04f 0200 	mov.w	r2, #0
 800384a:	f04f 0300 	mov.w	r3, #0
 800384e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003852:	4629      	mov	r1, r5
 8003854:	028b      	lsls	r3, r1, #10
 8003856:	4621      	mov	r1, r4
 8003858:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800385c:	4621      	mov	r1, r4
 800385e:	028a      	lsls	r2, r1, #10
 8003860:	4610      	mov	r0, r2
 8003862:	4619      	mov	r1, r3
 8003864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003866:	2200      	movs	r2, #0
 8003868:	60bb      	str	r3, [r7, #8]
 800386a:	60fa      	str	r2, [r7, #12]
 800386c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003870:	f7fc fcb6 	bl	80001e0 <__aeabi_uldivmod>
 8003874:	4602      	mov	r2, r0
 8003876:	460b      	mov	r3, r1
 8003878:	4613      	mov	r3, r2
 800387a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800387c:	4b0b      	ldr	r3, [pc, #44]	@ (80038ac <HAL_RCC_GetSysClockFreq+0x180>)
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	0c1b      	lsrs	r3, r3, #16
 8003882:	f003 0303 	and.w	r3, r3, #3
 8003886:	3301      	adds	r3, #1
 8003888:	005b      	lsls	r3, r3, #1
 800388a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800388c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800388e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003890:	fbb2 f3f3 	udiv	r3, r2, r3
 8003894:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003896:	e002      	b.n	800389e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003898:	4b05      	ldr	r3, [pc, #20]	@ (80038b0 <HAL_RCC_GetSysClockFreq+0x184>)
 800389a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800389c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800389e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3740      	adds	r7, #64	@ 0x40
 80038a4:	46bd      	mov	sp, r7
 80038a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038aa:	bf00      	nop
 80038ac:	40023800 	.word	0x40023800
 80038b0:	00f42400 	.word	0x00f42400
 80038b4:	017d7840 	.word	0x017d7840

080038b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038b8:	b480      	push	{r7}
 80038ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038bc:	4b03      	ldr	r3, [pc, #12]	@ (80038cc <HAL_RCC_GetHCLKFreq+0x14>)
 80038be:	681b      	ldr	r3, [r3, #0]
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	20000020 	.word	0x20000020

080038d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80038d4:	f7ff fff0 	bl	80038b8 <HAL_RCC_GetHCLKFreq>
 80038d8:	4602      	mov	r2, r0
 80038da:	4b05      	ldr	r3, [pc, #20]	@ (80038f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	0a9b      	lsrs	r3, r3, #10
 80038e0:	f003 0307 	and.w	r3, r3, #7
 80038e4:	4903      	ldr	r1, [pc, #12]	@ (80038f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038e6:	5ccb      	ldrb	r3, [r1, r3]
 80038e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	40023800 	.word	0x40023800
 80038f4:	0800d858 	.word	0x0800d858

080038f8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	220f      	movs	r2, #15
 8003906:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003908:	4b12      	ldr	r3, [pc, #72]	@ (8003954 <HAL_RCC_GetClockConfig+0x5c>)
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f003 0203 	and.w	r2, r3, #3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003914:	4b0f      	ldr	r3, [pc, #60]	@ (8003954 <HAL_RCC_GetClockConfig+0x5c>)
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003920:	4b0c      	ldr	r3, [pc, #48]	@ (8003954 <HAL_RCC_GetClockConfig+0x5c>)
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800392c:	4b09      	ldr	r3, [pc, #36]	@ (8003954 <HAL_RCC_GetClockConfig+0x5c>)
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	08db      	lsrs	r3, r3, #3
 8003932:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800393a:	4b07      	ldr	r3, [pc, #28]	@ (8003958 <HAL_RCC_GetClockConfig+0x60>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0207 	and.w	r2, r3, #7
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	601a      	str	r2, [r3, #0]
}
 8003946:	bf00      	nop
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	40023800 	.word	0x40023800
 8003958:	40023c00 	.word	0x40023c00

0800395c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e07b      	b.n	8003a66 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003972:	2b00      	cmp	r3, #0
 8003974:	d108      	bne.n	8003988 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800397e:	d009      	beq.n	8003994 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	61da      	str	r2, [r3, #28]
 8003986:	e005      	b.n	8003994 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2200      	movs	r2, #0
 8003998:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d106      	bne.n	80039b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f7fd ffae 	bl	8001910 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2202      	movs	r2, #2
 80039b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80039dc:	431a      	orrs	r2, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039e6:	431a      	orrs	r2, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	691b      	ldr	r3, [r3, #16]
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	431a      	orrs	r2, r3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	431a      	orrs	r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a04:	431a      	orrs	r2, r3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	69db      	ldr	r3, [r3, #28]
 8003a0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a0e:	431a      	orrs	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a1b      	ldr	r3, [r3, #32]
 8003a14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a18:	ea42 0103 	orr.w	r1, r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a20:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	430a      	orrs	r2, r1
 8003a2a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	699b      	ldr	r3, [r3, #24]
 8003a30:	0c1b      	lsrs	r3, r3, #16
 8003a32:	f003 0104 	and.w	r1, r3, #4
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3a:	f003 0210 	and.w	r2, r3, #16
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	430a      	orrs	r2, r1
 8003a44:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	69da      	ldr	r2, [r3, #28]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a54:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3708      	adds	r7, #8
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b088      	sub	sp, #32
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	60f8      	str	r0, [r7, #12]
 8003a76:	60b9      	str	r1, [r7, #8]
 8003a78:	603b      	str	r3, [r7, #0]
 8003a7a:	4613      	mov	r3, r2
 8003a7c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d101      	bne.n	8003a90 <HAL_SPI_Transmit+0x22>
 8003a8c:	2302      	movs	r3, #2
 8003a8e:	e12d      	b.n	8003cec <HAL_SPI_Transmit+0x27e>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a98:	f7fe f8a0 	bl	8001bdc <HAL_GetTick>
 8003a9c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003a9e:	88fb      	ldrh	r3, [r7, #6]
 8003aa0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d002      	beq.n	8003ab4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003aae:	2302      	movs	r3, #2
 8003ab0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003ab2:	e116      	b.n	8003ce2 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d002      	beq.n	8003ac0 <HAL_SPI_Transmit+0x52>
 8003aba:	88fb      	ldrh	r3, [r7, #6]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d102      	bne.n	8003ac6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003ac4:	e10d      	b.n	8003ce2 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2203      	movs	r2, #3
 8003aca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	68ba      	ldr	r2, [r7, #8]
 8003ad8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	88fa      	ldrh	r2, [r7, #6]
 8003ade:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	88fa      	ldrh	r2, [r7, #6]
 8003ae4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2200      	movs	r2, #0
 8003af0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2200      	movs	r2, #0
 8003afc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b0c:	d10f      	bne.n	8003b2e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b1c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b2c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b38:	2b40      	cmp	r3, #64	@ 0x40
 8003b3a:	d007      	beq.n	8003b4c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b4a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b54:	d14f      	bne.n	8003bf6 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d002      	beq.n	8003b64 <HAL_SPI_Transmit+0xf6>
 8003b5e:	8afb      	ldrh	r3, [r7, #22]
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d142      	bne.n	8003bea <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b68:	881a      	ldrh	r2, [r3, #0]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b74:	1c9a      	adds	r2, r3, #2
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	3b01      	subs	r3, #1
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b88:	e02f      	b.n	8003bea <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	f003 0302 	and.w	r3, r3, #2
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d112      	bne.n	8003bbe <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b9c:	881a      	ldrh	r2, [r3, #0]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba8:	1c9a      	adds	r2, r3, #2
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	3b01      	subs	r3, #1
 8003bb6:	b29a      	uxth	r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003bbc:	e015      	b.n	8003bea <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bbe:	f7fe f80d 	bl	8001bdc <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	683a      	ldr	r2, [r7, #0]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d803      	bhi.n	8003bd6 <HAL_SPI_Transmit+0x168>
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd4:	d102      	bne.n	8003bdc <HAL_SPI_Transmit+0x16e>
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d106      	bne.n	8003bea <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003be8:	e07b      	b.n	8003ce2 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d1ca      	bne.n	8003b8a <HAL_SPI_Transmit+0x11c>
 8003bf4:	e050      	b.n	8003c98 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d002      	beq.n	8003c04 <HAL_SPI_Transmit+0x196>
 8003bfe:	8afb      	ldrh	r3, [r7, #22]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d144      	bne.n	8003c8e <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	330c      	adds	r3, #12
 8003c0e:	7812      	ldrb	r2, [r2, #0]
 8003c10:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c16:	1c5a      	adds	r2, r3, #1
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c20:	b29b      	uxth	r3, r3
 8003c22:	3b01      	subs	r3, #1
 8003c24:	b29a      	uxth	r2, r3
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003c2a:	e030      	b.n	8003c8e <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d113      	bne.n	8003c62 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	330c      	adds	r3, #12
 8003c44:	7812      	ldrb	r2, [r2, #0]
 8003c46:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c4c:	1c5a      	adds	r2, r3, #1
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	b29a      	uxth	r2, r3
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003c60:	e015      	b.n	8003c8e <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c62:	f7fd ffbb 	bl	8001bdc <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	683a      	ldr	r2, [r7, #0]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d803      	bhi.n	8003c7a <HAL_SPI_Transmit+0x20c>
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c78:	d102      	bne.n	8003c80 <HAL_SPI_Transmit+0x212>
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d106      	bne.n	8003c8e <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003c8c:	e029      	b.n	8003ce2 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d1c9      	bne.n	8003c2c <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	6839      	ldr	r1, [r7, #0]
 8003c9c:	68f8      	ldr	r0, [r7, #12]
 8003c9e:	f000 f8b1 	bl	8003e04 <SPI_EndRxTxTransaction>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d002      	beq.n	8003cae <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2220      	movs	r2, #32
 8003cac:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10a      	bne.n	8003ccc <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	613b      	str	r3, [r7, #16]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	613b      	str	r3, [r7, #16]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	613b      	str	r3, [r7, #16]
 8003cca:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d002      	beq.n	8003cda <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	77fb      	strb	r3, [r7, #31]
 8003cd8:	e003      	b.n	8003ce2 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003cea:	7ffb      	ldrb	r3, [r7, #31]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3720      	adds	r7, #32
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b088      	sub	sp, #32
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	60b9      	str	r1, [r7, #8]
 8003cfe:	603b      	str	r3, [r7, #0]
 8003d00:	4613      	mov	r3, r2
 8003d02:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d04:	f7fd ff6a 	bl	8001bdc <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d0c:	1a9b      	subs	r3, r3, r2
 8003d0e:	683a      	ldr	r2, [r7, #0]
 8003d10:	4413      	add	r3, r2
 8003d12:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d14:	f7fd ff62 	bl	8001bdc <HAL_GetTick>
 8003d18:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d1a:	4b39      	ldr	r3, [pc, #228]	@ (8003e00 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	015b      	lsls	r3, r3, #5
 8003d20:	0d1b      	lsrs	r3, r3, #20
 8003d22:	69fa      	ldr	r2, [r7, #28]
 8003d24:	fb02 f303 	mul.w	r3, r2, r3
 8003d28:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d2a:	e054      	b.n	8003dd6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d32:	d050      	beq.n	8003dd6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d34:	f7fd ff52 	bl	8001bdc <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	69fa      	ldr	r2, [r7, #28]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d902      	bls.n	8003d4a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d13d      	bne.n	8003dc6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003d58:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d62:	d111      	bne.n	8003d88 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d6c:	d004      	beq.n	8003d78 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d76:	d107      	bne.n	8003d88 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d90:	d10f      	bne.n	8003db2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003db0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e017      	b.n	8003df6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d101      	bne.n	8003dd0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	4013      	ands	r3, r2
 8003de0:	68ba      	ldr	r2, [r7, #8]
 8003de2:	429a      	cmp	r2, r3
 8003de4:	bf0c      	ite	eq
 8003de6:	2301      	moveq	r3, #1
 8003de8:	2300      	movne	r3, #0
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	461a      	mov	r2, r3
 8003dee:	79fb      	ldrb	r3, [r7, #7]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d19b      	bne.n	8003d2c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3720      	adds	r7, #32
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	20000020 	.word	0x20000020

08003e04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b088      	sub	sp, #32
 8003e08:	af02      	add	r7, sp, #8
 8003e0a:	60f8      	str	r0, [r7, #12]
 8003e0c:	60b9      	str	r1, [r7, #8]
 8003e0e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	9300      	str	r3, [sp, #0]
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	2201      	movs	r2, #1
 8003e18:	2102      	movs	r1, #2
 8003e1a:	68f8      	ldr	r0, [r7, #12]
 8003e1c:	f7ff ff6a 	bl	8003cf4 <SPI_WaitFlagStateUntilTimeout>
 8003e20:	4603      	mov	r3, r0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d007      	beq.n	8003e36 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e2a:	f043 0220 	orr.w	r2, r3, #32
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e032      	b.n	8003e9c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in ¬µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003e36:	4b1b      	ldr	r3, [pc, #108]	@ (8003ea4 <SPI_EndRxTxTransaction+0xa0>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a1b      	ldr	r2, [pc, #108]	@ (8003ea8 <SPI_EndRxTxTransaction+0xa4>)
 8003e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e40:	0d5b      	lsrs	r3, r3, #21
 8003e42:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003e46:	fb02 f303 	mul.w	r3, r2, r3
 8003e4a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e54:	d112      	bne.n	8003e7c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	9300      	str	r3, [sp, #0]
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	2180      	movs	r1, #128	@ 0x80
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f7ff ff47 	bl	8003cf4 <SPI_WaitFlagStateUntilTimeout>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d016      	beq.n	8003e9a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e70:	f043 0220 	orr.w	r2, r3, #32
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e00f      	b.n	8003e9c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00a      	beq.n	8003e98 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	3b01      	subs	r3, #1
 8003e86:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e92:	2b80      	cmp	r3, #128	@ 0x80
 8003e94:	d0f2      	beq.n	8003e7c <SPI_EndRxTxTransaction+0x78>
 8003e96:	e000      	b.n	8003e9a <SPI_EndRxTxTransaction+0x96>
        break;
 8003e98:	bf00      	nop
  }

  return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3718      	adds	r7, #24
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	20000020 	.word	0x20000020
 8003ea8:	165e9f81 	.word	0x165e9f81

08003eac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b082      	sub	sp, #8
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d101      	bne.n	8003ebe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e041      	b.n	8003f42 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d106      	bne.n	8003ed8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f000 f839 	bl	8003f4a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2202      	movs	r2, #2
 8003edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	3304      	adds	r3, #4
 8003ee8:	4619      	mov	r1, r3
 8003eea:	4610      	mov	r0, r2
 8003eec:	f000 f9b2 	bl	8004254 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3708      	adds	r7, #8
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003f4a:	b480      	push	{r7}
 8003f4c:	b083      	sub	sp, #12
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003f52:	bf00      	nop
 8003f54:	370c      	adds	r7, #12
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
	...

08003f60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d001      	beq.n	8003f78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e044      	b.n	8004002 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68da      	ldr	r2, [r3, #12]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f042 0201 	orr.w	r2, r2, #1
 8003f8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a1e      	ldr	r2, [pc, #120]	@ (8004010 <HAL_TIM_Base_Start_IT+0xb0>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d018      	beq.n	8003fcc <HAL_TIM_Base_Start_IT+0x6c>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fa2:	d013      	beq.n	8003fcc <HAL_TIM_Base_Start_IT+0x6c>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a1a      	ldr	r2, [pc, #104]	@ (8004014 <HAL_TIM_Base_Start_IT+0xb4>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d00e      	beq.n	8003fcc <HAL_TIM_Base_Start_IT+0x6c>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a19      	ldr	r2, [pc, #100]	@ (8004018 <HAL_TIM_Base_Start_IT+0xb8>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d009      	beq.n	8003fcc <HAL_TIM_Base_Start_IT+0x6c>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a17      	ldr	r2, [pc, #92]	@ (800401c <HAL_TIM_Base_Start_IT+0xbc>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d004      	beq.n	8003fcc <HAL_TIM_Base_Start_IT+0x6c>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a16      	ldr	r2, [pc, #88]	@ (8004020 <HAL_TIM_Base_Start_IT+0xc0>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d111      	bne.n	8003ff0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f003 0307 	and.w	r3, r3, #7
 8003fd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2b06      	cmp	r3, #6
 8003fdc:	d010      	beq.n	8004000 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f042 0201 	orr.w	r2, r2, #1
 8003fec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fee:	e007      	b.n	8004000 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f042 0201 	orr.w	r2, r2, #1
 8003ffe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004000:	2300      	movs	r3, #0
}
 8004002:	4618      	mov	r0, r3
 8004004:	3714      	adds	r7, #20
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	40010000 	.word	0x40010000
 8004014:	40000400 	.word	0x40000400
 8004018:	40000800 	.word	0x40000800
 800401c:	40000c00 	.word	0x40000c00
 8004020:	40014000 	.word	0x40014000

08004024 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d020      	beq.n	8004088 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f003 0302 	and.w	r3, r3, #2
 800404c:	2b00      	cmp	r3, #0
 800404e:	d01b      	beq.n	8004088 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f06f 0202 	mvn.w	r2, #2
 8004058:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2201      	movs	r2, #1
 800405e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	f003 0303 	and.w	r3, r3, #3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d003      	beq.n	8004076 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f8d2 	bl	8004218 <HAL_TIM_IC_CaptureCallback>
 8004074:	e005      	b.n	8004082 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 f8c4 	bl	8004204 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f000 f8d5 	bl	800422c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	f003 0304 	and.w	r3, r3, #4
 800408e:	2b00      	cmp	r3, #0
 8004090:	d020      	beq.n	80040d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f003 0304 	and.w	r3, r3, #4
 8004098:	2b00      	cmp	r3, #0
 800409a:	d01b      	beq.n	80040d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f06f 0204 	mvn.w	r2, #4
 80040a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2202      	movs	r2, #2
 80040aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	699b      	ldr	r3, [r3, #24]
 80040b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d003      	beq.n	80040c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 f8ac 	bl	8004218 <HAL_TIM_IC_CaptureCallback>
 80040c0:	e005      	b.n	80040ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 f89e 	bl	8004204 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f000 f8af 	bl	800422c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	f003 0308 	and.w	r3, r3, #8
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d020      	beq.n	8004120 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f003 0308 	and.w	r3, r3, #8
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d01b      	beq.n	8004120 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f06f 0208 	mvn.w	r2, #8
 80040f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2204      	movs	r2, #4
 80040f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	69db      	ldr	r3, [r3, #28]
 80040fe:	f003 0303 	and.w	r3, r3, #3
 8004102:	2b00      	cmp	r3, #0
 8004104:	d003      	beq.n	800410e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f000 f886 	bl	8004218 <HAL_TIM_IC_CaptureCallback>
 800410c:	e005      	b.n	800411a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	f000 f878 	bl	8004204 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f000 f889 	bl	800422c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	f003 0310 	and.w	r3, r3, #16
 8004126:	2b00      	cmp	r3, #0
 8004128:	d020      	beq.n	800416c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f003 0310 	and.w	r3, r3, #16
 8004130:	2b00      	cmp	r3, #0
 8004132:	d01b      	beq.n	800416c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f06f 0210 	mvn.w	r2, #16
 800413c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2208      	movs	r2, #8
 8004142:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	69db      	ldr	r3, [r3, #28]
 800414a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800414e:	2b00      	cmp	r3, #0
 8004150:	d003      	beq.n	800415a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 f860 	bl	8004218 <HAL_TIM_IC_CaptureCallback>
 8004158:	e005      	b.n	8004166 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f000 f852 	bl	8004204 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 f863 	bl	800422c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	f003 0301 	and.w	r3, r3, #1
 8004172:	2b00      	cmp	r3, #0
 8004174:	d00c      	beq.n	8004190 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f003 0301 	and.w	r3, r3, #1
 800417c:	2b00      	cmp	r3, #0
 800417e:	d007      	beq.n	8004190 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f06f 0201 	mvn.w	r2, #1
 8004188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f7fd f832 	bl	80011f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00c      	beq.n	80041b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d007      	beq.n	80041b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80041ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 f8e6 	bl	8004380 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00c      	beq.n	80041d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d007      	beq.n	80041d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80041d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 f834 	bl	8004240 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	f003 0320 	and.w	r3, r3, #32
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d00c      	beq.n	80041fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	f003 0320 	and.w	r3, r3, #32
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d007      	beq.n	80041fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f06f 0220 	mvn.w	r2, #32
 80041f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 f8b8 	bl	800436c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041fc:	bf00      	nop
 80041fe:	3710      	adds	r7, #16
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}

08004204 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800420c:	bf00      	nop
 800420e:	370c      	adds	r7, #12
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004220:	bf00      	nop
 8004222:	370c      	adds	r7, #12
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004234:	bf00      	nop
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004254:	b480      	push	{r7}
 8004256:	b085      	sub	sp, #20
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a3a      	ldr	r2, [pc, #232]	@ (8004350 <TIM_Base_SetConfig+0xfc>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d00f      	beq.n	800428c <TIM_Base_SetConfig+0x38>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004272:	d00b      	beq.n	800428c <TIM_Base_SetConfig+0x38>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a37      	ldr	r2, [pc, #220]	@ (8004354 <TIM_Base_SetConfig+0x100>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d007      	beq.n	800428c <TIM_Base_SetConfig+0x38>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a36      	ldr	r2, [pc, #216]	@ (8004358 <TIM_Base_SetConfig+0x104>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d003      	beq.n	800428c <TIM_Base_SetConfig+0x38>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	4a35      	ldr	r2, [pc, #212]	@ (800435c <TIM_Base_SetConfig+0x108>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d108      	bne.n	800429e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004292:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	68fa      	ldr	r2, [r7, #12]
 800429a:	4313      	orrs	r3, r2
 800429c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a2b      	ldr	r2, [pc, #172]	@ (8004350 <TIM_Base_SetConfig+0xfc>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d01b      	beq.n	80042de <TIM_Base_SetConfig+0x8a>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042ac:	d017      	beq.n	80042de <TIM_Base_SetConfig+0x8a>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a28      	ldr	r2, [pc, #160]	@ (8004354 <TIM_Base_SetConfig+0x100>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d013      	beq.n	80042de <TIM_Base_SetConfig+0x8a>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a27      	ldr	r2, [pc, #156]	@ (8004358 <TIM_Base_SetConfig+0x104>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d00f      	beq.n	80042de <TIM_Base_SetConfig+0x8a>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a26      	ldr	r2, [pc, #152]	@ (800435c <TIM_Base_SetConfig+0x108>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d00b      	beq.n	80042de <TIM_Base_SetConfig+0x8a>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a25      	ldr	r2, [pc, #148]	@ (8004360 <TIM_Base_SetConfig+0x10c>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d007      	beq.n	80042de <TIM_Base_SetConfig+0x8a>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a24      	ldr	r2, [pc, #144]	@ (8004364 <TIM_Base_SetConfig+0x110>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d003      	beq.n	80042de <TIM_Base_SetConfig+0x8a>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a23      	ldr	r2, [pc, #140]	@ (8004368 <TIM_Base_SetConfig+0x114>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d108      	bne.n	80042f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	68fa      	ldr	r2, [r7, #12]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	695b      	ldr	r3, [r3, #20]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	68fa      	ldr	r2, [r7, #12]
 8004302:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	689a      	ldr	r2, [r3, #8]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4a0e      	ldr	r2, [pc, #56]	@ (8004350 <TIM_Base_SetConfig+0xfc>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d103      	bne.n	8004324 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	691a      	ldr	r2, [r3, #16]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	f003 0301 	and.w	r3, r3, #1
 8004332:	2b01      	cmp	r3, #1
 8004334:	d105      	bne.n	8004342 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	f023 0201 	bic.w	r2, r3, #1
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	611a      	str	r2, [r3, #16]
  }
}
 8004342:	bf00      	nop
 8004344:	3714      	adds	r7, #20
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr
 800434e:	bf00      	nop
 8004350:	40010000 	.word	0x40010000
 8004354:	40000400 	.word	0x40000400
 8004358:	40000800 	.word	0x40000800
 800435c:	40000c00 	.word	0x40000c00
 8004360:	40014000 	.word	0x40014000
 8004364:	40014400 	.word	0x40014400
 8004368:	40014800 	.word	0x40014800

0800436c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004374:	bf00      	nop
 8004376:	370c      	adds	r7, #12
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr

08004380 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004380:	b480      	push	{r7}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004388:	bf00      	nop
 800438a:	370c      	adds	r7, #12
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr

08004394 <__NVIC_SetPriority>:
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	4603      	mov	r3, r0
 800439c:	6039      	str	r1, [r7, #0]
 800439e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	db0a      	blt.n	80043be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	b2da      	uxtb	r2, r3
 80043ac:	490c      	ldr	r1, [pc, #48]	@ (80043e0 <__NVIC_SetPriority+0x4c>)
 80043ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043b2:	0112      	lsls	r2, r2, #4
 80043b4:	b2d2      	uxtb	r2, r2
 80043b6:	440b      	add	r3, r1
 80043b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80043bc:	e00a      	b.n	80043d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	4908      	ldr	r1, [pc, #32]	@ (80043e4 <__NVIC_SetPriority+0x50>)
 80043c4:	79fb      	ldrb	r3, [r7, #7]
 80043c6:	f003 030f 	and.w	r3, r3, #15
 80043ca:	3b04      	subs	r3, #4
 80043cc:	0112      	lsls	r2, r2, #4
 80043ce:	b2d2      	uxtb	r2, r2
 80043d0:	440b      	add	r3, r1
 80043d2:	761a      	strb	r2, [r3, #24]
}
 80043d4:	bf00      	nop
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr
 80043e0:	e000e100 	.word	0xe000e100
 80043e4:	e000ed00 	.word	0xe000ed00

080043e8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80043e8:	b580      	push	{r7, lr}
 80043ea:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80043ec:	4b05      	ldr	r3, [pc, #20]	@ (8004404 <SysTick_Handler+0x1c>)
 80043ee:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80043f0:	f001 fd46 	bl	8005e80 <xTaskGetSchedulerState>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d001      	beq.n	80043fe <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80043fa:	f002 fb3d 	bl	8006a78 <xPortSysTickHandler>
  }
}
 80043fe:	bf00      	nop
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	e000e010 	.word	0xe000e010

08004408 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004408:	b580      	push	{r7, lr}
 800440a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800440c:	2100      	movs	r1, #0
 800440e:	f06f 0004 	mvn.w	r0, #4
 8004412:	f7ff ffbf 	bl	8004394 <__NVIC_SetPriority>
#endif
}
 8004416:	bf00      	nop
 8004418:	bd80      	pop	{r7, pc}
	...

0800441c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004422:	f3ef 8305 	mrs	r3, IPSR
 8004426:	603b      	str	r3, [r7, #0]
  return(result);
 8004428:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800442a:	2b00      	cmp	r3, #0
 800442c:	d003      	beq.n	8004436 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800442e:	f06f 0305 	mvn.w	r3, #5
 8004432:	607b      	str	r3, [r7, #4]
 8004434:	e00c      	b.n	8004450 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004436:	4b0a      	ldr	r3, [pc, #40]	@ (8004460 <osKernelInitialize+0x44>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d105      	bne.n	800444a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800443e:	4b08      	ldr	r3, [pc, #32]	@ (8004460 <osKernelInitialize+0x44>)
 8004440:	2201      	movs	r2, #1
 8004442:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004444:	2300      	movs	r3, #0
 8004446:	607b      	str	r3, [r7, #4]
 8004448:	e002      	b.n	8004450 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800444a:	f04f 33ff 	mov.w	r3, #4294967295
 800444e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004450:	687b      	ldr	r3, [r7, #4]
}
 8004452:	4618      	mov	r0, r3
 8004454:	370c      	adds	r7, #12
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	20000248 	.word	0x20000248

08004464 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800446a:	f3ef 8305 	mrs	r3, IPSR
 800446e:	603b      	str	r3, [r7, #0]
  return(result);
 8004470:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004472:	2b00      	cmp	r3, #0
 8004474:	d003      	beq.n	800447e <osKernelStart+0x1a>
    stat = osErrorISR;
 8004476:	f06f 0305 	mvn.w	r3, #5
 800447a:	607b      	str	r3, [r7, #4]
 800447c:	e010      	b.n	80044a0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800447e:	4b0b      	ldr	r3, [pc, #44]	@ (80044ac <osKernelStart+0x48>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	2b01      	cmp	r3, #1
 8004484:	d109      	bne.n	800449a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004486:	f7ff ffbf 	bl	8004408 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800448a:	4b08      	ldr	r3, [pc, #32]	@ (80044ac <osKernelStart+0x48>)
 800448c:	2202      	movs	r2, #2
 800448e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004490:	f001 f892 	bl	80055b8 <vTaskStartScheduler>
      stat = osOK;
 8004494:	2300      	movs	r3, #0
 8004496:	607b      	str	r3, [r7, #4]
 8004498:	e002      	b.n	80044a0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800449a:	f04f 33ff 	mov.w	r3, #4294967295
 800449e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80044a0:	687b      	ldr	r3, [r7, #4]
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3708      	adds	r7, #8
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	20000248 	.word	0x20000248

080044b0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b08e      	sub	sp, #56	@ 0x38
 80044b4:	af04      	add	r7, sp, #16
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80044bc:	2300      	movs	r3, #0
 80044be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044c0:	f3ef 8305 	mrs	r3, IPSR
 80044c4:	617b      	str	r3, [r7, #20]
  return(result);
 80044c6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d17e      	bne.n	80045ca <osThreadNew+0x11a>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d07b      	beq.n	80045ca <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80044d2:	2380      	movs	r3, #128	@ 0x80
 80044d4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80044d6:	2318      	movs	r3, #24
 80044d8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80044da:	2300      	movs	r3, #0
 80044dc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80044de:	f04f 33ff 	mov.w	r3, #4294967295
 80044e2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d045      	beq.n	8004576 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d002      	beq.n	80044f8 <osThreadNew+0x48>
        name = attr->name;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d002      	beq.n	8004506 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	699b      	ldr	r3, [r3, #24]
 8004504:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d008      	beq.n	800451e <osThreadNew+0x6e>
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	2b38      	cmp	r3, #56	@ 0x38
 8004510:	d805      	bhi.n	800451e <osThreadNew+0x6e>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	2b00      	cmp	r3, #0
 800451c:	d001      	beq.n	8004522 <osThreadNew+0x72>
        return (NULL);
 800451e:	2300      	movs	r3, #0
 8004520:	e054      	b.n	80045cc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d003      	beq.n	8004532 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	089b      	lsrs	r3, r3, #2
 8004530:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00e      	beq.n	8004558 <osThreadNew+0xa8>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	2ba7      	cmp	r3, #167	@ 0xa7
 8004540:	d90a      	bls.n	8004558 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004546:	2b00      	cmp	r3, #0
 8004548:	d006      	beq.n	8004558 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	695b      	ldr	r3, [r3, #20]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d002      	beq.n	8004558 <osThreadNew+0xa8>
        mem = 1;
 8004552:	2301      	movs	r3, #1
 8004554:	61bb      	str	r3, [r7, #24]
 8004556:	e010      	b.n	800457a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d10c      	bne.n	800457a <osThreadNew+0xca>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d108      	bne.n	800457a <osThreadNew+0xca>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	691b      	ldr	r3, [r3, #16]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d104      	bne.n	800457a <osThreadNew+0xca>
          mem = 0;
 8004570:	2300      	movs	r3, #0
 8004572:	61bb      	str	r3, [r7, #24]
 8004574:	e001      	b.n	800457a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004576:	2300      	movs	r3, #0
 8004578:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	2b01      	cmp	r3, #1
 800457e:	d110      	bne.n	80045a2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004588:	9202      	str	r2, [sp, #8]
 800458a:	9301      	str	r3, [sp, #4]
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	9300      	str	r3, [sp, #0]
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	6a3a      	ldr	r2, [r7, #32]
 8004594:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f000 fe1a 	bl	80051d0 <xTaskCreateStatic>
 800459c:	4603      	mov	r3, r0
 800459e:	613b      	str	r3, [r7, #16]
 80045a0:	e013      	b.n	80045ca <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80045a2:	69bb      	ldr	r3, [r7, #24]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d110      	bne.n	80045ca <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80045a8:	6a3b      	ldr	r3, [r7, #32]
 80045aa:	b29a      	uxth	r2, r3
 80045ac:	f107 0310 	add.w	r3, r7, #16
 80045b0:	9301      	str	r3, [sp, #4]
 80045b2:	69fb      	ldr	r3, [r7, #28]
 80045b4:	9300      	str	r3, [sp, #0]
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045ba:	68f8      	ldr	r0, [r7, #12]
 80045bc:	f000 fe68 	bl	8005290 <xTaskCreate>
 80045c0:	4603      	mov	r3, r0
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d001      	beq.n	80045ca <osThreadNew+0x11a>
            hTask = NULL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80045ca:	693b      	ldr	r3, [r7, #16]
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3728      	adds	r7, #40	@ 0x28
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}

080045d4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045dc:	f3ef 8305 	mrs	r3, IPSR
 80045e0:	60bb      	str	r3, [r7, #8]
  return(result);
 80045e2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d003      	beq.n	80045f0 <osDelay+0x1c>
    stat = osErrorISR;
 80045e8:	f06f 0305 	mvn.w	r3, #5
 80045ec:	60fb      	str	r3, [r7, #12]
 80045ee:	e007      	b.n	8004600 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80045f0:	2300      	movs	r3, #0
 80045f2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d002      	beq.n	8004600 <osDelay+0x2c>
      vTaskDelay(ticks);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f000 ffa6 	bl	800554c <vTaskDelay>
    }
  }

  return (stat);
 8004600:	68fb      	ldr	r3, [r7, #12]
}
 8004602:	4618      	mov	r0, r3
 8004604:	3710      	adds	r7, #16
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
	...

0800460c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800460c:	b480      	push	{r7}
 800460e:	b085      	sub	sp, #20
 8004610:	af00      	add	r7, sp, #0
 8004612:	60f8      	str	r0, [r7, #12]
 8004614:	60b9      	str	r1, [r7, #8]
 8004616:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	4a07      	ldr	r2, [pc, #28]	@ (8004638 <vApplicationGetIdleTaskMemory+0x2c>)
 800461c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	4a06      	ldr	r2, [pc, #24]	@ (800463c <vApplicationGetIdleTaskMemory+0x30>)
 8004622:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2280      	movs	r2, #128	@ 0x80
 8004628:	601a      	str	r2, [r3, #0]
}
 800462a:	bf00      	nop
 800462c:	3714      	adds	r7, #20
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop
 8004638:	2000024c 	.word	0x2000024c
 800463c:	200002f4 	.word	0x200002f4

08004640 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004640:	b480      	push	{r7}
 8004642:	b085      	sub	sp, #20
 8004644:	af00      	add	r7, sp, #0
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	60b9      	str	r1, [r7, #8]
 800464a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	4a07      	ldr	r2, [pc, #28]	@ (800466c <vApplicationGetTimerTaskMemory+0x2c>)
 8004650:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	4a06      	ldr	r2, [pc, #24]	@ (8004670 <vApplicationGetTimerTaskMemory+0x30>)
 8004656:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800465e:	601a      	str	r2, [r3, #0]
}
 8004660:	bf00      	nop
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr
 800466c:	200004f4 	.word	0x200004f4
 8004670:	2000059c 	.word	0x2000059c

08004674 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004674:	b480      	push	{r7}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f103 0208 	add.w	r2, r3, #8
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f04f 32ff 	mov.w	r2, #4294967295
 800468c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f103 0208 	add.w	r2, r3, #8
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f103 0208 	add.w	r2, r3, #8
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80046c2:	bf00      	nop
 80046c4:	370c      	adds	r7, #12
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr

080046ce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046ce:	b480      	push	{r7}
 80046d0:	b085      	sub	sp, #20
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6078      	str	r0, [r7, #4]
 80046d6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	68fa      	ldr	r2, [r7, #12]
 80046e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	689a      	ldr	r2, [r3, #8]
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	683a      	ldr	r2, [r7, #0]
 80046f2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	683a      	ldr	r2, [r7, #0]
 80046f8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	1c5a      	adds	r2, r3, #1
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	601a      	str	r2, [r3, #0]
}
 800470a:	bf00      	nop
 800470c:	3714      	adds	r7, #20
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr

08004716 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004716:	b480      	push	{r7}
 8004718:	b085      	sub	sp, #20
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
 800471e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800472c:	d103      	bne.n	8004736 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	60fb      	str	r3, [r7, #12]
 8004734:	e00c      	b.n	8004750 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	3308      	adds	r3, #8
 800473a:	60fb      	str	r3, [r7, #12]
 800473c:	e002      	b.n	8004744 <vListInsert+0x2e>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	60fb      	str	r3, [r7, #12]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68ba      	ldr	r2, [r7, #8]
 800474c:	429a      	cmp	r2, r3
 800474e:	d2f6      	bcs.n	800473e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	685a      	ldr	r2, [r3, #4]
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	683a      	ldr	r2, [r7, #0]
 800475e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	68fa      	ldr	r2, [r7, #12]
 8004764:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	683a      	ldr	r2, [r7, #0]
 800476a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	1c5a      	adds	r2, r3, #1
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	601a      	str	r2, [r3, #0]
}
 800477c:	bf00      	nop
 800477e:	3714      	adds	r7, #20
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004788:	b480      	push	{r7}
 800478a:	b085      	sub	sp, #20
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	691b      	ldr	r3, [r3, #16]
 8004794:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	6892      	ldr	r2, [r2, #8]
 800479e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	6852      	ldr	r2, [r2, #4]
 80047a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d103      	bne.n	80047bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	689a      	ldr	r2, [r3, #8]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	1e5a      	subs	r2, r3, #1
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3714      	adds	r7, #20
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d10b      	bne.n	8004808 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80047f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f4:	f383 8811 	msr	BASEPRI, r3
 80047f8:	f3bf 8f6f 	isb	sy
 80047fc:	f3bf 8f4f 	dsb	sy
 8004800:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004802:	bf00      	nop
 8004804:	bf00      	nop
 8004806:	e7fd      	b.n	8004804 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004808:	f002 f8a6 	bl	8006958 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004814:	68f9      	ldr	r1, [r7, #12]
 8004816:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004818:	fb01 f303 	mul.w	r3, r1, r3
 800481c:	441a      	add	r2, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2200      	movs	r2, #0
 8004826:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004838:	3b01      	subs	r3, #1
 800483a:	68f9      	ldr	r1, [r7, #12]
 800483c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800483e:	fb01 f303 	mul.w	r3, r1, r3
 8004842:	441a      	add	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	22ff      	movs	r2, #255	@ 0xff
 800484c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	22ff      	movs	r2, #255	@ 0xff
 8004854:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d114      	bne.n	8004888 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	691b      	ldr	r3, [r3, #16]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d01a      	beq.n	800489c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	3310      	adds	r3, #16
 800486a:	4618      	mov	r0, r3
 800486c:	f001 f942 	bl	8005af4 <xTaskRemoveFromEventList>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d012      	beq.n	800489c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004876:	4b0d      	ldr	r3, [pc, #52]	@ (80048ac <xQueueGenericReset+0xd0>)
 8004878:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800487c:	601a      	str	r2, [r3, #0]
 800487e:	f3bf 8f4f 	dsb	sy
 8004882:	f3bf 8f6f 	isb	sy
 8004886:	e009      	b.n	800489c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	3310      	adds	r3, #16
 800488c:	4618      	mov	r0, r3
 800488e:	f7ff fef1 	bl	8004674 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	3324      	adds	r3, #36	@ 0x24
 8004896:	4618      	mov	r0, r3
 8004898:	f7ff feec 	bl	8004674 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800489c:	f002 f88e 	bl	80069bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80048a0:	2301      	movs	r3, #1
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3710      	adds	r7, #16
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	bf00      	nop
 80048ac:	e000ed04 	.word	0xe000ed04

080048b0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b08e      	sub	sp, #56	@ 0x38
 80048b4:	af02      	add	r7, sp, #8
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
 80048bc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d10b      	bne.n	80048dc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80048c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048c8:	f383 8811 	msr	BASEPRI, r3
 80048cc:	f3bf 8f6f 	isb	sy
 80048d0:	f3bf 8f4f 	dsb	sy
 80048d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80048d6:	bf00      	nop
 80048d8:	bf00      	nop
 80048da:	e7fd      	b.n	80048d8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d10b      	bne.n	80048fa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80048e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048e6:	f383 8811 	msr	BASEPRI, r3
 80048ea:	f3bf 8f6f 	isb	sy
 80048ee:	f3bf 8f4f 	dsb	sy
 80048f2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80048f4:	bf00      	nop
 80048f6:	bf00      	nop
 80048f8:	e7fd      	b.n	80048f6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d002      	beq.n	8004906 <xQueueGenericCreateStatic+0x56>
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <xQueueGenericCreateStatic+0x5a>
 8004906:	2301      	movs	r3, #1
 8004908:	e000      	b.n	800490c <xQueueGenericCreateStatic+0x5c>
 800490a:	2300      	movs	r3, #0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d10b      	bne.n	8004928 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004914:	f383 8811 	msr	BASEPRI, r3
 8004918:	f3bf 8f6f 	isb	sy
 800491c:	f3bf 8f4f 	dsb	sy
 8004920:	623b      	str	r3, [r7, #32]
}
 8004922:	bf00      	nop
 8004924:	bf00      	nop
 8004926:	e7fd      	b.n	8004924 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d102      	bne.n	8004934 <xQueueGenericCreateStatic+0x84>
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d101      	bne.n	8004938 <xQueueGenericCreateStatic+0x88>
 8004934:	2301      	movs	r3, #1
 8004936:	e000      	b.n	800493a <xQueueGenericCreateStatic+0x8a>
 8004938:	2300      	movs	r3, #0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d10b      	bne.n	8004956 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800493e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004942:	f383 8811 	msr	BASEPRI, r3
 8004946:	f3bf 8f6f 	isb	sy
 800494a:	f3bf 8f4f 	dsb	sy
 800494e:	61fb      	str	r3, [r7, #28]
}
 8004950:	bf00      	nop
 8004952:	bf00      	nop
 8004954:	e7fd      	b.n	8004952 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004956:	2350      	movs	r3, #80	@ 0x50
 8004958:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	2b50      	cmp	r3, #80	@ 0x50
 800495e:	d00b      	beq.n	8004978 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004964:	f383 8811 	msr	BASEPRI, r3
 8004968:	f3bf 8f6f 	isb	sy
 800496c:	f3bf 8f4f 	dsb	sy
 8004970:	61bb      	str	r3, [r7, #24]
}
 8004972:	bf00      	nop
 8004974:	bf00      	nop
 8004976:	e7fd      	b.n	8004974 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004978:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800497e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004980:	2b00      	cmp	r3, #0
 8004982:	d00d      	beq.n	80049a0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004986:	2201      	movs	r2, #1
 8004988:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800498c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004992:	9300      	str	r3, [sp, #0]
 8004994:	4613      	mov	r3, r2
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	68b9      	ldr	r1, [r7, #8]
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	f000 f805 	bl	80049aa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80049a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3730      	adds	r7, #48	@ 0x30
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}

080049aa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80049aa:	b580      	push	{r7, lr}
 80049ac:	b084      	sub	sp, #16
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	60f8      	str	r0, [r7, #12]
 80049b2:	60b9      	str	r1, [r7, #8]
 80049b4:	607a      	str	r2, [r7, #4]
 80049b6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d103      	bne.n	80049c6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	69ba      	ldr	r2, [r7, #24]
 80049c2:	601a      	str	r2, [r3, #0]
 80049c4:	e002      	b.n	80049cc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80049cc:	69bb      	ldr	r3, [r7, #24]
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	68ba      	ldr	r2, [r7, #8]
 80049d6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80049d8:	2101      	movs	r1, #1
 80049da:	69b8      	ldr	r0, [r7, #24]
 80049dc:	f7ff fefe 	bl	80047dc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80049e0:	69bb      	ldr	r3, [r7, #24]
 80049e2:	78fa      	ldrb	r2, [r7, #3]
 80049e4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80049e8:	bf00      	nop
 80049ea:	3710      	adds	r7, #16
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b08e      	sub	sp, #56	@ 0x38
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	60f8      	str	r0, [r7, #12]
 80049f8:	60b9      	str	r1, [r7, #8]
 80049fa:	607a      	str	r2, [r7, #4]
 80049fc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80049fe:	2300      	movs	r3, #0
 8004a00:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d10b      	bne.n	8004a24 <xQueueGenericSend+0x34>
	__asm volatile
 8004a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a10:	f383 8811 	msr	BASEPRI, r3
 8004a14:	f3bf 8f6f 	isb	sy
 8004a18:	f3bf 8f4f 	dsb	sy
 8004a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004a1e:	bf00      	nop
 8004a20:	bf00      	nop
 8004a22:	e7fd      	b.n	8004a20 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d103      	bne.n	8004a32 <xQueueGenericSend+0x42>
 8004a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d101      	bne.n	8004a36 <xQueueGenericSend+0x46>
 8004a32:	2301      	movs	r3, #1
 8004a34:	e000      	b.n	8004a38 <xQueueGenericSend+0x48>
 8004a36:	2300      	movs	r3, #0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d10b      	bne.n	8004a54 <xQueueGenericSend+0x64>
	__asm volatile
 8004a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a40:	f383 8811 	msr	BASEPRI, r3
 8004a44:	f3bf 8f6f 	isb	sy
 8004a48:	f3bf 8f4f 	dsb	sy
 8004a4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004a4e:	bf00      	nop
 8004a50:	bf00      	nop
 8004a52:	e7fd      	b.n	8004a50 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d103      	bne.n	8004a62 <xQueueGenericSend+0x72>
 8004a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d101      	bne.n	8004a66 <xQueueGenericSend+0x76>
 8004a62:	2301      	movs	r3, #1
 8004a64:	e000      	b.n	8004a68 <xQueueGenericSend+0x78>
 8004a66:	2300      	movs	r3, #0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d10b      	bne.n	8004a84 <xQueueGenericSend+0x94>
	__asm volatile
 8004a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a70:	f383 8811 	msr	BASEPRI, r3
 8004a74:	f3bf 8f6f 	isb	sy
 8004a78:	f3bf 8f4f 	dsb	sy
 8004a7c:	623b      	str	r3, [r7, #32]
}
 8004a7e:	bf00      	nop
 8004a80:	bf00      	nop
 8004a82:	e7fd      	b.n	8004a80 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a84:	f001 f9fc 	bl	8005e80 <xTaskGetSchedulerState>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d102      	bne.n	8004a94 <xQueueGenericSend+0xa4>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d101      	bne.n	8004a98 <xQueueGenericSend+0xa8>
 8004a94:	2301      	movs	r3, #1
 8004a96:	e000      	b.n	8004a9a <xQueueGenericSend+0xaa>
 8004a98:	2300      	movs	r3, #0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d10b      	bne.n	8004ab6 <xQueueGenericSend+0xc6>
	__asm volatile
 8004a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aa2:	f383 8811 	msr	BASEPRI, r3
 8004aa6:	f3bf 8f6f 	isb	sy
 8004aaa:	f3bf 8f4f 	dsb	sy
 8004aae:	61fb      	str	r3, [r7, #28]
}
 8004ab0:	bf00      	nop
 8004ab2:	bf00      	nop
 8004ab4:	e7fd      	b.n	8004ab2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ab6:	f001 ff4f 	bl	8006958 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004abc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d302      	bcc.n	8004acc <xQueueGenericSend+0xdc>
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d129      	bne.n	8004b20 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004acc:	683a      	ldr	r2, [r7, #0]
 8004ace:	68b9      	ldr	r1, [r7, #8]
 8004ad0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ad2:	f000 fa0f 	bl	8004ef4 <prvCopyDataToQueue>
 8004ad6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d010      	beq.n	8004b02 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae2:	3324      	adds	r3, #36	@ 0x24
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f001 f805 	bl	8005af4 <xTaskRemoveFromEventList>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d013      	beq.n	8004b18 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004af0:	4b3f      	ldr	r3, [pc, #252]	@ (8004bf0 <xQueueGenericSend+0x200>)
 8004af2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004af6:	601a      	str	r2, [r3, #0]
 8004af8:	f3bf 8f4f 	dsb	sy
 8004afc:	f3bf 8f6f 	isb	sy
 8004b00:	e00a      	b.n	8004b18 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004b02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d007      	beq.n	8004b18 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004b08:	4b39      	ldr	r3, [pc, #228]	@ (8004bf0 <xQueueGenericSend+0x200>)
 8004b0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b0e:	601a      	str	r2, [r3, #0]
 8004b10:	f3bf 8f4f 	dsb	sy
 8004b14:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004b18:	f001 ff50 	bl	80069bc <vPortExitCritical>
				return pdPASS;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e063      	b.n	8004be8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d103      	bne.n	8004b2e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b26:	f001 ff49 	bl	80069bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	e05c      	b.n	8004be8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d106      	bne.n	8004b42 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b34:	f107 0314 	add.w	r3, r7, #20
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f001 f83f 	bl	8005bbc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b42:	f001 ff3b 	bl	80069bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b46:	f000 fda7 	bl	8005698 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b4a:	f001 ff05 	bl	8006958 <vPortEnterCritical>
 8004b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b54:	b25b      	sxtb	r3, r3
 8004b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b5a:	d103      	bne.n	8004b64 <xQueueGenericSend+0x174>
 8004b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b6a:	b25b      	sxtb	r3, r3
 8004b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b70:	d103      	bne.n	8004b7a <xQueueGenericSend+0x18a>
 8004b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b7a:	f001 ff1f 	bl	80069bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b7e:	1d3a      	adds	r2, r7, #4
 8004b80:	f107 0314 	add.w	r3, r7, #20
 8004b84:	4611      	mov	r1, r2
 8004b86:	4618      	mov	r0, r3
 8004b88:	f001 f82e 	bl	8005be8 <xTaskCheckForTimeOut>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d124      	bne.n	8004bdc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004b92:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b94:	f000 faa6 	bl	80050e4 <prvIsQueueFull>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d018      	beq.n	8004bd0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba0:	3310      	adds	r3, #16
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	4611      	mov	r1, r2
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f000 ff52 	bl	8005a50 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004bac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bae:	f000 fa31 	bl	8005014 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004bb2:	f000 fd7f 	bl	80056b4 <xTaskResumeAll>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	f47f af7c 	bne.w	8004ab6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8004bf0 <xQueueGenericSend+0x200>)
 8004bc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bc4:	601a      	str	r2, [r3, #0]
 8004bc6:	f3bf 8f4f 	dsb	sy
 8004bca:	f3bf 8f6f 	isb	sy
 8004bce:	e772      	b.n	8004ab6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004bd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bd2:	f000 fa1f 	bl	8005014 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004bd6:	f000 fd6d 	bl	80056b4 <xTaskResumeAll>
 8004bda:	e76c      	b.n	8004ab6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004bdc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bde:	f000 fa19 	bl	8005014 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004be2:	f000 fd67 	bl	80056b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004be6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3738      	adds	r7, #56	@ 0x38
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	e000ed04 	.word	0xe000ed04

08004bf4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b090      	sub	sp, #64	@ 0x40
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	607a      	str	r2, [r7, #4]
 8004c00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d10b      	bne.n	8004c24 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c10:	f383 8811 	msr	BASEPRI, r3
 8004c14:	f3bf 8f6f 	isb	sy
 8004c18:	f3bf 8f4f 	dsb	sy
 8004c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004c1e:	bf00      	nop
 8004c20:	bf00      	nop
 8004c22:	e7fd      	b.n	8004c20 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d103      	bne.n	8004c32 <xQueueGenericSendFromISR+0x3e>
 8004c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d101      	bne.n	8004c36 <xQueueGenericSendFromISR+0x42>
 8004c32:	2301      	movs	r3, #1
 8004c34:	e000      	b.n	8004c38 <xQueueGenericSendFromISR+0x44>
 8004c36:	2300      	movs	r3, #0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10b      	bne.n	8004c54 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c40:	f383 8811 	msr	BASEPRI, r3
 8004c44:	f3bf 8f6f 	isb	sy
 8004c48:	f3bf 8f4f 	dsb	sy
 8004c4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004c4e:	bf00      	nop
 8004c50:	bf00      	nop
 8004c52:	e7fd      	b.n	8004c50 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d103      	bne.n	8004c62 <xQueueGenericSendFromISR+0x6e>
 8004c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d101      	bne.n	8004c66 <xQueueGenericSendFromISR+0x72>
 8004c62:	2301      	movs	r3, #1
 8004c64:	e000      	b.n	8004c68 <xQueueGenericSendFromISR+0x74>
 8004c66:	2300      	movs	r3, #0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d10b      	bne.n	8004c84 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c70:	f383 8811 	msr	BASEPRI, r3
 8004c74:	f3bf 8f6f 	isb	sy
 8004c78:	f3bf 8f4f 	dsb	sy
 8004c7c:	623b      	str	r3, [r7, #32]
}
 8004c7e:	bf00      	nop
 8004c80:	bf00      	nop
 8004c82:	e7fd      	b.n	8004c80 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004c84:	f001 ff48 	bl	8006b18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004c88:	f3ef 8211 	mrs	r2, BASEPRI
 8004c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c90:	f383 8811 	msr	BASEPRI, r3
 8004c94:	f3bf 8f6f 	isb	sy
 8004c98:	f3bf 8f4f 	dsb	sy
 8004c9c:	61fa      	str	r2, [r7, #28]
 8004c9e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004ca0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004ca2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ca6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d302      	bcc.n	8004cb6 <xQueueGenericSendFromISR+0xc2>
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d12f      	bne.n	8004d16 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cb8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004cbc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004cc6:	683a      	ldr	r2, [r7, #0]
 8004cc8:	68b9      	ldr	r1, [r7, #8]
 8004cca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004ccc:	f000 f912 	bl	8004ef4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004cd0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd8:	d112      	bne.n	8004d00 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d016      	beq.n	8004d10 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ce4:	3324      	adds	r3, #36	@ 0x24
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f000 ff04 	bl	8005af4 <xTaskRemoveFromEventList>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00e      	beq.n	8004d10 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d00b      	beq.n	8004d10 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	601a      	str	r2, [r3, #0]
 8004cfe:	e007      	b.n	8004d10 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004d00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004d04:	3301      	adds	r3, #1
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	b25a      	sxtb	r2, r3
 8004d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004d10:	2301      	movs	r3, #1
 8004d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004d14:	e001      	b.n	8004d1a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004d16:	2300      	movs	r3, #0
 8004d18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d1c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004d24:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004d26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3740      	adds	r7, #64	@ 0x40
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}

08004d30 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b08c      	sub	sp, #48	@ 0x30
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d10b      	bne.n	8004d62 <xQueueReceive+0x32>
	__asm volatile
 8004d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d4e:	f383 8811 	msr	BASEPRI, r3
 8004d52:	f3bf 8f6f 	isb	sy
 8004d56:	f3bf 8f4f 	dsb	sy
 8004d5a:	623b      	str	r3, [r7, #32]
}
 8004d5c:	bf00      	nop
 8004d5e:	bf00      	nop
 8004d60:	e7fd      	b.n	8004d5e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d103      	bne.n	8004d70 <xQueueReceive+0x40>
 8004d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d101      	bne.n	8004d74 <xQueueReceive+0x44>
 8004d70:	2301      	movs	r3, #1
 8004d72:	e000      	b.n	8004d76 <xQueueReceive+0x46>
 8004d74:	2300      	movs	r3, #0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d10b      	bne.n	8004d92 <xQueueReceive+0x62>
	__asm volatile
 8004d7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d7e:	f383 8811 	msr	BASEPRI, r3
 8004d82:	f3bf 8f6f 	isb	sy
 8004d86:	f3bf 8f4f 	dsb	sy
 8004d8a:	61fb      	str	r3, [r7, #28]
}
 8004d8c:	bf00      	nop
 8004d8e:	bf00      	nop
 8004d90:	e7fd      	b.n	8004d8e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d92:	f001 f875 	bl	8005e80 <xTaskGetSchedulerState>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d102      	bne.n	8004da2 <xQueueReceive+0x72>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d101      	bne.n	8004da6 <xQueueReceive+0x76>
 8004da2:	2301      	movs	r3, #1
 8004da4:	e000      	b.n	8004da8 <xQueueReceive+0x78>
 8004da6:	2300      	movs	r3, #0
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d10b      	bne.n	8004dc4 <xQueueReceive+0x94>
	__asm volatile
 8004dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004db0:	f383 8811 	msr	BASEPRI, r3
 8004db4:	f3bf 8f6f 	isb	sy
 8004db8:	f3bf 8f4f 	dsb	sy
 8004dbc:	61bb      	str	r3, [r7, #24]
}
 8004dbe:	bf00      	nop
 8004dc0:	bf00      	nop
 8004dc2:	e7fd      	b.n	8004dc0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004dc4:	f001 fdc8 	bl	8006958 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dcc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d01f      	beq.n	8004e14 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004dd4:	68b9      	ldr	r1, [r7, #8]
 8004dd6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004dd8:	f000 f8f6 	bl	8004fc8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dde:	1e5a      	subs	r2, r3, #1
 8004de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004de2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004de6:	691b      	ldr	r3, [r3, #16]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d00f      	beq.n	8004e0c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dee:	3310      	adds	r3, #16
 8004df0:	4618      	mov	r0, r3
 8004df2:	f000 fe7f 	bl	8005af4 <xTaskRemoveFromEventList>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d007      	beq.n	8004e0c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004dfc:	4b3c      	ldr	r3, [pc, #240]	@ (8004ef0 <xQueueReceive+0x1c0>)
 8004dfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e02:	601a      	str	r2, [r3, #0]
 8004e04:	f3bf 8f4f 	dsb	sy
 8004e08:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004e0c:	f001 fdd6 	bl	80069bc <vPortExitCritical>
				return pdPASS;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e069      	b.n	8004ee8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d103      	bne.n	8004e22 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004e1a:	f001 fdcf 	bl	80069bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	e062      	b.n	8004ee8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d106      	bne.n	8004e36 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e28:	f107 0310 	add.w	r3, r7, #16
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f000 fec5 	bl	8005bbc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e32:	2301      	movs	r3, #1
 8004e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e36:	f001 fdc1 	bl	80069bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e3a:	f000 fc2d 	bl	8005698 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e3e:	f001 fd8b 	bl	8006958 <vPortEnterCritical>
 8004e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e48:	b25b      	sxtb	r3, r3
 8004e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e4e:	d103      	bne.n	8004e58 <xQueueReceive+0x128>
 8004e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e52:	2200      	movs	r2, #0
 8004e54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e5e:	b25b      	sxtb	r3, r3
 8004e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e64:	d103      	bne.n	8004e6e <xQueueReceive+0x13e>
 8004e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e6e:	f001 fda5 	bl	80069bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e72:	1d3a      	adds	r2, r7, #4
 8004e74:	f107 0310 	add.w	r3, r7, #16
 8004e78:	4611      	mov	r1, r2
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f000 feb4 	bl	8005be8 <xTaskCheckForTimeOut>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d123      	bne.n	8004ece <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e88:	f000 f916 	bl	80050b8 <prvIsQueueEmpty>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d017      	beq.n	8004ec2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e94:	3324      	adds	r3, #36	@ 0x24
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	4611      	mov	r1, r2
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f000 fdd8 	bl	8005a50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004ea0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ea2:	f000 f8b7 	bl	8005014 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ea6:	f000 fc05 	bl	80056b4 <xTaskResumeAll>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d189      	bne.n	8004dc4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004eb0:	4b0f      	ldr	r3, [pc, #60]	@ (8004ef0 <xQueueReceive+0x1c0>)
 8004eb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004eb6:	601a      	str	r2, [r3, #0]
 8004eb8:	f3bf 8f4f 	dsb	sy
 8004ebc:	f3bf 8f6f 	isb	sy
 8004ec0:	e780      	b.n	8004dc4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004ec2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ec4:	f000 f8a6 	bl	8005014 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ec8:	f000 fbf4 	bl	80056b4 <xTaskResumeAll>
 8004ecc:	e77a      	b.n	8004dc4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004ece:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ed0:	f000 f8a0 	bl	8005014 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ed4:	f000 fbee 	bl	80056b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ed8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004eda:	f000 f8ed 	bl	80050b8 <prvIsQueueEmpty>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f43f af6f 	beq.w	8004dc4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004ee6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3730      	adds	r7, #48	@ 0x30
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	e000ed04 	.word	0xe000ed04

08004ef4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b086      	sub	sp, #24
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	60f8      	str	r0, [r7, #12]
 8004efc:	60b9      	str	r1, [r7, #8]
 8004efe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004f00:	2300      	movs	r3, #0
 8004f02:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f08:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d10d      	bne.n	8004f2e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d14d      	bne.n	8004fb6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f000 ffcc 	bl	8005ebc <xTaskPriorityDisinherit>
 8004f24:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	609a      	str	r2, [r3, #8]
 8004f2c:	e043      	b.n	8004fb6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d119      	bne.n	8004f68 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6858      	ldr	r0, [r3, #4]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	68b9      	ldr	r1, [r7, #8]
 8004f40:	f002 f8aa 	bl	8007098 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	685a      	ldr	r2, [r3, #4]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4c:	441a      	add	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	685a      	ldr	r2, [r3, #4]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d32b      	bcc.n	8004fb6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	605a      	str	r2, [r3, #4]
 8004f66:	e026      	b.n	8004fb6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	68d8      	ldr	r0, [r3, #12]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f70:	461a      	mov	r2, r3
 8004f72:	68b9      	ldr	r1, [r7, #8]
 8004f74:	f002 f890 	bl	8007098 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	68da      	ldr	r2, [r3, #12]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f80:	425b      	negs	r3, r3
 8004f82:	441a      	add	r2, r3
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	68da      	ldr	r2, [r3, #12]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d207      	bcs.n	8004fa4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	689a      	ldr	r2, [r3, #8]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f9c:	425b      	negs	r3, r3
 8004f9e:	441a      	add	r2, r3
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d105      	bne.n	8004fb6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d002      	beq.n	8004fb6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	1c5a      	adds	r2, r3, #1
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004fbe:	697b      	ldr	r3, [r7, #20]
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3718      	adds	r7, #24
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b082      	sub	sp, #8
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d018      	beq.n	800500c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	68da      	ldr	r2, [r3, #12]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe2:	441a      	add	r2, r3
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	68da      	ldr	r2, [r3, #12]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d303      	bcc.n	8004ffc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	68d9      	ldr	r1, [r3, #12]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005004:	461a      	mov	r2, r3
 8005006:	6838      	ldr	r0, [r7, #0]
 8005008:	f002 f846 	bl	8007098 <memcpy>
	}
}
 800500c:	bf00      	nop
 800500e:	3708      	adds	r7, #8
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800501c:	f001 fc9c 	bl	8006958 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005026:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005028:	e011      	b.n	800504e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502e:	2b00      	cmp	r3, #0
 8005030:	d012      	beq.n	8005058 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	3324      	adds	r3, #36	@ 0x24
 8005036:	4618      	mov	r0, r3
 8005038:	f000 fd5c 	bl	8005af4 <xTaskRemoveFromEventList>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d001      	beq.n	8005046 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005042:	f000 fe35 	bl	8005cb0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005046:	7bfb      	ldrb	r3, [r7, #15]
 8005048:	3b01      	subs	r3, #1
 800504a:	b2db      	uxtb	r3, r3
 800504c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800504e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005052:	2b00      	cmp	r3, #0
 8005054:	dce9      	bgt.n	800502a <prvUnlockQueue+0x16>
 8005056:	e000      	b.n	800505a <prvUnlockQueue+0x46>
					break;
 8005058:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	22ff      	movs	r2, #255	@ 0xff
 800505e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005062:	f001 fcab 	bl	80069bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005066:	f001 fc77 	bl	8006958 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005070:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005072:	e011      	b.n	8005098 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d012      	beq.n	80050a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	3310      	adds	r3, #16
 8005080:	4618      	mov	r0, r3
 8005082:	f000 fd37 	bl	8005af4 <xTaskRemoveFromEventList>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d001      	beq.n	8005090 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800508c:	f000 fe10 	bl	8005cb0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005090:	7bbb      	ldrb	r3, [r7, #14]
 8005092:	3b01      	subs	r3, #1
 8005094:	b2db      	uxtb	r3, r3
 8005096:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005098:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800509c:	2b00      	cmp	r3, #0
 800509e:	dce9      	bgt.n	8005074 <prvUnlockQueue+0x60>
 80050a0:	e000      	b.n	80050a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80050a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	22ff      	movs	r2, #255	@ 0xff
 80050a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80050ac:	f001 fc86 	bl	80069bc <vPortExitCritical>
}
 80050b0:	bf00      	nop
 80050b2:	3710      	adds	r7, #16
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80050c0:	f001 fc4a 	bl	8006958 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d102      	bne.n	80050d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80050cc:	2301      	movs	r3, #1
 80050ce:	60fb      	str	r3, [r7, #12]
 80050d0:	e001      	b.n	80050d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80050d2:	2300      	movs	r3, #0
 80050d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80050d6:	f001 fc71 	bl	80069bc <vPortExitCritical>

	return xReturn;
 80050da:	68fb      	ldr	r3, [r7, #12]
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3710      	adds	r7, #16
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80050ec:	f001 fc34 	bl	8006958 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d102      	bne.n	8005102 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80050fc:	2301      	movs	r3, #1
 80050fe:	60fb      	str	r3, [r7, #12]
 8005100:	e001      	b.n	8005106 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005102:	2300      	movs	r3, #0
 8005104:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005106:	f001 fc59 	bl	80069bc <vPortExitCritical>

	return xReturn;
 800510a:	68fb      	ldr	r3, [r7, #12]
}
 800510c:	4618      	mov	r0, r3
 800510e:	3710      	adds	r7, #16
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800511e:	2300      	movs	r3, #0
 8005120:	60fb      	str	r3, [r7, #12]
 8005122:	e014      	b.n	800514e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005124:	4a0f      	ldr	r2, [pc, #60]	@ (8005164 <vQueueAddToRegistry+0x50>)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d10b      	bne.n	8005148 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005130:	490c      	ldr	r1, [pc, #48]	@ (8005164 <vQueueAddToRegistry+0x50>)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	683a      	ldr	r2, [r7, #0]
 8005136:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800513a:	4a0a      	ldr	r2, [pc, #40]	@ (8005164 <vQueueAddToRegistry+0x50>)
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	00db      	lsls	r3, r3, #3
 8005140:	4413      	add	r3, r2
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005146:	e006      	b.n	8005156 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	3301      	adds	r3, #1
 800514c:	60fb      	str	r3, [r7, #12]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2b07      	cmp	r3, #7
 8005152:	d9e7      	bls.n	8005124 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005154:	bf00      	nop
 8005156:	bf00      	nop
 8005158:	3714      	adds	r7, #20
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	2000099c 	.word	0x2000099c

08005168 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005168:	b580      	push	{r7, lr}
 800516a:	b086      	sub	sp, #24
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005178:	f001 fbee 	bl	8006958 <vPortEnterCritical>
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005182:	b25b      	sxtb	r3, r3
 8005184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005188:	d103      	bne.n	8005192 <vQueueWaitForMessageRestricted+0x2a>
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	2200      	movs	r2, #0
 800518e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005198:	b25b      	sxtb	r3, r3
 800519a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800519e:	d103      	bne.n	80051a8 <vQueueWaitForMessageRestricted+0x40>
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	2200      	movs	r2, #0
 80051a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80051a8:	f001 fc08 	bl	80069bc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d106      	bne.n	80051c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	3324      	adds	r3, #36	@ 0x24
 80051b8:	687a      	ldr	r2, [r7, #4]
 80051ba:	68b9      	ldr	r1, [r7, #8]
 80051bc:	4618      	mov	r0, r3
 80051be:	f000 fc6d 	bl	8005a9c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80051c2:	6978      	ldr	r0, [r7, #20]
 80051c4:	f7ff ff26 	bl	8005014 <prvUnlockQueue>
	}
 80051c8:	bf00      	nop
 80051ca:	3718      	adds	r7, #24
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}

080051d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b08e      	sub	sp, #56	@ 0x38
 80051d4:	af04      	add	r7, sp, #16
 80051d6:	60f8      	str	r0, [r7, #12]
 80051d8:	60b9      	str	r1, [r7, #8]
 80051da:	607a      	str	r2, [r7, #4]
 80051dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80051de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d10b      	bne.n	80051fc <xTaskCreateStatic+0x2c>
	__asm volatile
 80051e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051e8:	f383 8811 	msr	BASEPRI, r3
 80051ec:	f3bf 8f6f 	isb	sy
 80051f0:	f3bf 8f4f 	dsb	sy
 80051f4:	623b      	str	r3, [r7, #32]
}
 80051f6:	bf00      	nop
 80051f8:	bf00      	nop
 80051fa:	e7fd      	b.n	80051f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80051fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d10b      	bne.n	800521a <xTaskCreateStatic+0x4a>
	__asm volatile
 8005202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005206:	f383 8811 	msr	BASEPRI, r3
 800520a:	f3bf 8f6f 	isb	sy
 800520e:	f3bf 8f4f 	dsb	sy
 8005212:	61fb      	str	r3, [r7, #28]
}
 8005214:	bf00      	nop
 8005216:	bf00      	nop
 8005218:	e7fd      	b.n	8005216 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800521a:	23a8      	movs	r3, #168	@ 0xa8
 800521c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	2ba8      	cmp	r3, #168	@ 0xa8
 8005222:	d00b      	beq.n	800523c <xTaskCreateStatic+0x6c>
	__asm volatile
 8005224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005228:	f383 8811 	msr	BASEPRI, r3
 800522c:	f3bf 8f6f 	isb	sy
 8005230:	f3bf 8f4f 	dsb	sy
 8005234:	61bb      	str	r3, [r7, #24]
}
 8005236:	bf00      	nop
 8005238:	bf00      	nop
 800523a:	e7fd      	b.n	8005238 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800523c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800523e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005240:	2b00      	cmp	r3, #0
 8005242:	d01e      	beq.n	8005282 <xTaskCreateStatic+0xb2>
 8005244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005246:	2b00      	cmp	r3, #0
 8005248:	d01b      	beq.n	8005282 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800524a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800524c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800524e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005250:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005252:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005256:	2202      	movs	r2, #2
 8005258:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800525c:	2300      	movs	r3, #0
 800525e:	9303      	str	r3, [sp, #12]
 8005260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005262:	9302      	str	r3, [sp, #8]
 8005264:	f107 0314 	add.w	r3, r7, #20
 8005268:	9301      	str	r3, [sp, #4]
 800526a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	68b9      	ldr	r1, [r7, #8]
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f000 f851 	bl	800531c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800527a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800527c:	f000 f8f6 	bl	800546c <prvAddNewTaskToReadyList>
 8005280:	e001      	b.n	8005286 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005282:	2300      	movs	r3, #0
 8005284:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005286:	697b      	ldr	r3, [r7, #20]
	}
 8005288:	4618      	mov	r0, r3
 800528a:	3728      	adds	r7, #40	@ 0x28
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005290:	b580      	push	{r7, lr}
 8005292:	b08c      	sub	sp, #48	@ 0x30
 8005294:	af04      	add	r7, sp, #16
 8005296:	60f8      	str	r0, [r7, #12]
 8005298:	60b9      	str	r1, [r7, #8]
 800529a:	603b      	str	r3, [r7, #0]
 800529c:	4613      	mov	r3, r2
 800529e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80052a0:	88fb      	ldrh	r3, [r7, #6]
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	4618      	mov	r0, r3
 80052a6:	f001 fc79 	bl	8006b9c <pvPortMalloc>
 80052aa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d00e      	beq.n	80052d0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80052b2:	20a8      	movs	r0, #168	@ 0xa8
 80052b4:	f001 fc72 	bl	8006b9c <pvPortMalloc>
 80052b8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80052ba:	69fb      	ldr	r3, [r7, #28]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d003      	beq.n	80052c8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80052c0:	69fb      	ldr	r3, [r7, #28]
 80052c2:	697a      	ldr	r2, [r7, #20]
 80052c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80052c6:	e005      	b.n	80052d4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80052c8:	6978      	ldr	r0, [r7, #20]
 80052ca:	f001 fd35 	bl	8006d38 <vPortFree>
 80052ce:	e001      	b.n	80052d4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80052d0:	2300      	movs	r3, #0
 80052d2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d017      	beq.n	800530a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80052e2:	88fa      	ldrh	r2, [r7, #6]
 80052e4:	2300      	movs	r3, #0
 80052e6:	9303      	str	r3, [sp, #12]
 80052e8:	69fb      	ldr	r3, [r7, #28]
 80052ea:	9302      	str	r3, [sp, #8]
 80052ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ee:	9301      	str	r3, [sp, #4]
 80052f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052f2:	9300      	str	r3, [sp, #0]
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	68b9      	ldr	r1, [r7, #8]
 80052f8:	68f8      	ldr	r0, [r7, #12]
 80052fa:	f000 f80f 	bl	800531c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80052fe:	69f8      	ldr	r0, [r7, #28]
 8005300:	f000 f8b4 	bl	800546c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005304:	2301      	movs	r3, #1
 8005306:	61bb      	str	r3, [r7, #24]
 8005308:	e002      	b.n	8005310 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800530a:	f04f 33ff 	mov.w	r3, #4294967295
 800530e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005310:	69bb      	ldr	r3, [r7, #24]
	}
 8005312:	4618      	mov	r0, r3
 8005314:	3720      	adds	r7, #32
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
	...

0800531c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b088      	sub	sp, #32
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	607a      	str	r2, [r7, #4]
 8005328:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800532a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800532c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	009b      	lsls	r3, r3, #2
 8005332:	461a      	mov	r2, r3
 8005334:	21a5      	movs	r1, #165	@ 0xa5
 8005336:	f001 fe2b 	bl	8006f90 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800533a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800533c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005344:	3b01      	subs	r3, #1
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	4413      	add	r3, r2
 800534a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	f023 0307 	bic.w	r3, r3, #7
 8005352:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005354:	69bb      	ldr	r3, [r7, #24]
 8005356:	f003 0307 	and.w	r3, r3, #7
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00b      	beq.n	8005376 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800535e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005362:	f383 8811 	msr	BASEPRI, r3
 8005366:	f3bf 8f6f 	isb	sy
 800536a:	f3bf 8f4f 	dsb	sy
 800536e:	617b      	str	r3, [r7, #20]
}
 8005370:	bf00      	nop
 8005372:	bf00      	nop
 8005374:	e7fd      	b.n	8005372 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d01f      	beq.n	80053bc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800537c:	2300      	movs	r3, #0
 800537e:	61fb      	str	r3, [r7, #28]
 8005380:	e012      	b.n	80053a8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005382:	68ba      	ldr	r2, [r7, #8]
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	4413      	add	r3, r2
 8005388:	7819      	ldrb	r1, [r3, #0]
 800538a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	4413      	add	r3, r2
 8005390:	3334      	adds	r3, #52	@ 0x34
 8005392:	460a      	mov	r2, r1
 8005394:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005396:	68ba      	ldr	r2, [r7, #8]
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	4413      	add	r3, r2
 800539c:	781b      	ldrb	r3, [r3, #0]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d006      	beq.n	80053b0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	3301      	adds	r3, #1
 80053a6:	61fb      	str	r3, [r7, #28]
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	2b0f      	cmp	r3, #15
 80053ac:	d9e9      	bls.n	8005382 <prvInitialiseNewTask+0x66>
 80053ae:	e000      	b.n	80053b2 <prvInitialiseNewTask+0x96>
			{
				break;
 80053b0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80053b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80053ba:	e003      	b.n	80053c4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80053bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053be:	2200      	movs	r2, #0
 80053c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80053c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053c6:	2b37      	cmp	r3, #55	@ 0x37
 80053c8:	d901      	bls.n	80053ce <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80053ca:	2337      	movs	r3, #55	@ 0x37
 80053cc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80053ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053d2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80053d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053d8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80053da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053dc:	2200      	movs	r2, #0
 80053de:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80053e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e2:	3304      	adds	r3, #4
 80053e4:	4618      	mov	r0, r3
 80053e6:	f7ff f965 	bl	80046b4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80053ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ec:	3318      	adds	r3, #24
 80053ee:	4618      	mov	r0, r3
 80053f0:	f7ff f960 	bl	80046b4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80053f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053f8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053fc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005402:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005406:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005408:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800540a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800540c:	2200      	movs	r2, #0
 800540e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005414:	2200      	movs	r2, #0
 8005416:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800541a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800541c:	3354      	adds	r3, #84	@ 0x54
 800541e:	224c      	movs	r2, #76	@ 0x4c
 8005420:	2100      	movs	r1, #0
 8005422:	4618      	mov	r0, r3
 8005424:	f001 fdb4 	bl	8006f90 <memset>
 8005428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800542a:	4a0d      	ldr	r2, [pc, #52]	@ (8005460 <prvInitialiseNewTask+0x144>)
 800542c:	659a      	str	r2, [r3, #88]	@ 0x58
 800542e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005430:	4a0c      	ldr	r2, [pc, #48]	@ (8005464 <prvInitialiseNewTask+0x148>)
 8005432:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005436:	4a0c      	ldr	r2, [pc, #48]	@ (8005468 <prvInitialiseNewTask+0x14c>)
 8005438:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800543a:	683a      	ldr	r2, [r7, #0]
 800543c:	68f9      	ldr	r1, [r7, #12]
 800543e:	69b8      	ldr	r0, [r7, #24]
 8005440:	f001 f95a 	bl	80066f8 <pxPortInitialiseStack>
 8005444:	4602      	mov	r2, r0
 8005446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005448:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800544a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800544c:	2b00      	cmp	r3, #0
 800544e:	d002      	beq.n	8005456 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005452:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005454:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005456:	bf00      	nop
 8005458:	3720      	adds	r7, #32
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop
 8005460:	20004c34 	.word	0x20004c34
 8005464:	20004c9c 	.word	0x20004c9c
 8005468:	20004d04 	.word	0x20004d04

0800546c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b082      	sub	sp, #8
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005474:	f001 fa70 	bl	8006958 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005478:	4b2d      	ldr	r3, [pc, #180]	@ (8005530 <prvAddNewTaskToReadyList+0xc4>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	3301      	adds	r3, #1
 800547e:	4a2c      	ldr	r2, [pc, #176]	@ (8005530 <prvAddNewTaskToReadyList+0xc4>)
 8005480:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005482:	4b2c      	ldr	r3, [pc, #176]	@ (8005534 <prvAddNewTaskToReadyList+0xc8>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d109      	bne.n	800549e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800548a:	4a2a      	ldr	r2, [pc, #168]	@ (8005534 <prvAddNewTaskToReadyList+0xc8>)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005490:	4b27      	ldr	r3, [pc, #156]	@ (8005530 <prvAddNewTaskToReadyList+0xc4>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2b01      	cmp	r3, #1
 8005496:	d110      	bne.n	80054ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005498:	f000 fc2e 	bl	8005cf8 <prvInitialiseTaskLists>
 800549c:	e00d      	b.n	80054ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800549e:	4b26      	ldr	r3, [pc, #152]	@ (8005538 <prvAddNewTaskToReadyList+0xcc>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d109      	bne.n	80054ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80054a6:	4b23      	ldr	r3, [pc, #140]	@ (8005534 <prvAddNewTaskToReadyList+0xc8>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d802      	bhi.n	80054ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80054b4:	4a1f      	ldr	r2, [pc, #124]	@ (8005534 <prvAddNewTaskToReadyList+0xc8>)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80054ba:	4b20      	ldr	r3, [pc, #128]	@ (800553c <prvAddNewTaskToReadyList+0xd0>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	3301      	adds	r3, #1
 80054c0:	4a1e      	ldr	r2, [pc, #120]	@ (800553c <prvAddNewTaskToReadyList+0xd0>)
 80054c2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80054c4:	4b1d      	ldr	r3, [pc, #116]	@ (800553c <prvAddNewTaskToReadyList+0xd0>)
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054d0:	4b1b      	ldr	r3, [pc, #108]	@ (8005540 <prvAddNewTaskToReadyList+0xd4>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d903      	bls.n	80054e0 <prvAddNewTaskToReadyList+0x74>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054dc:	4a18      	ldr	r2, [pc, #96]	@ (8005540 <prvAddNewTaskToReadyList+0xd4>)
 80054de:	6013      	str	r3, [r2, #0]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054e4:	4613      	mov	r3, r2
 80054e6:	009b      	lsls	r3, r3, #2
 80054e8:	4413      	add	r3, r2
 80054ea:	009b      	lsls	r3, r3, #2
 80054ec:	4a15      	ldr	r2, [pc, #84]	@ (8005544 <prvAddNewTaskToReadyList+0xd8>)
 80054ee:	441a      	add	r2, r3
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	3304      	adds	r3, #4
 80054f4:	4619      	mov	r1, r3
 80054f6:	4610      	mov	r0, r2
 80054f8:	f7ff f8e9 	bl	80046ce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80054fc:	f001 fa5e 	bl	80069bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005500:	4b0d      	ldr	r3, [pc, #52]	@ (8005538 <prvAddNewTaskToReadyList+0xcc>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d00e      	beq.n	8005526 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005508:	4b0a      	ldr	r3, [pc, #40]	@ (8005534 <prvAddNewTaskToReadyList+0xc8>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005512:	429a      	cmp	r2, r3
 8005514:	d207      	bcs.n	8005526 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005516:	4b0c      	ldr	r3, [pc, #48]	@ (8005548 <prvAddNewTaskToReadyList+0xdc>)
 8005518:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800551c:	601a      	str	r2, [r3, #0]
 800551e:	f3bf 8f4f 	dsb	sy
 8005522:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005526:	bf00      	nop
 8005528:	3708      	adds	r7, #8
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	20000eb0 	.word	0x20000eb0
 8005534:	200009dc 	.word	0x200009dc
 8005538:	20000ebc 	.word	0x20000ebc
 800553c:	20000ecc 	.word	0x20000ecc
 8005540:	20000eb8 	.word	0x20000eb8
 8005544:	200009e0 	.word	0x200009e0
 8005548:	e000ed04 	.word	0xe000ed04

0800554c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005554:	2300      	movs	r3, #0
 8005556:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d018      	beq.n	8005590 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800555e:	4b14      	ldr	r3, [pc, #80]	@ (80055b0 <vTaskDelay+0x64>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00b      	beq.n	800557e <vTaskDelay+0x32>
	__asm volatile
 8005566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800556a:	f383 8811 	msr	BASEPRI, r3
 800556e:	f3bf 8f6f 	isb	sy
 8005572:	f3bf 8f4f 	dsb	sy
 8005576:	60bb      	str	r3, [r7, #8]
}
 8005578:	bf00      	nop
 800557a:	bf00      	nop
 800557c:	e7fd      	b.n	800557a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800557e:	f000 f88b 	bl	8005698 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005582:	2100      	movs	r1, #0
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f000 fd09 	bl	8005f9c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800558a:	f000 f893 	bl	80056b4 <xTaskResumeAll>
 800558e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d107      	bne.n	80055a6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005596:	4b07      	ldr	r3, [pc, #28]	@ (80055b4 <vTaskDelay+0x68>)
 8005598:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800559c:	601a      	str	r2, [r3, #0]
 800559e:	f3bf 8f4f 	dsb	sy
 80055a2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80055a6:	bf00      	nop
 80055a8:	3710      	adds	r7, #16
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	20000ed8 	.word	0x20000ed8
 80055b4:	e000ed04 	.word	0xe000ed04

080055b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b08a      	sub	sp, #40	@ 0x28
 80055bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80055be:	2300      	movs	r3, #0
 80055c0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80055c2:	2300      	movs	r3, #0
 80055c4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80055c6:	463a      	mov	r2, r7
 80055c8:	1d39      	adds	r1, r7, #4
 80055ca:	f107 0308 	add.w	r3, r7, #8
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7ff f81c 	bl	800460c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80055d4:	6839      	ldr	r1, [r7, #0]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	68ba      	ldr	r2, [r7, #8]
 80055da:	9202      	str	r2, [sp, #8]
 80055dc:	9301      	str	r3, [sp, #4]
 80055de:	2300      	movs	r3, #0
 80055e0:	9300      	str	r3, [sp, #0]
 80055e2:	2300      	movs	r3, #0
 80055e4:	460a      	mov	r2, r1
 80055e6:	4924      	ldr	r1, [pc, #144]	@ (8005678 <vTaskStartScheduler+0xc0>)
 80055e8:	4824      	ldr	r0, [pc, #144]	@ (800567c <vTaskStartScheduler+0xc4>)
 80055ea:	f7ff fdf1 	bl	80051d0 <xTaskCreateStatic>
 80055ee:	4603      	mov	r3, r0
 80055f0:	4a23      	ldr	r2, [pc, #140]	@ (8005680 <vTaskStartScheduler+0xc8>)
 80055f2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80055f4:	4b22      	ldr	r3, [pc, #136]	@ (8005680 <vTaskStartScheduler+0xc8>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d002      	beq.n	8005602 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80055fc:	2301      	movs	r3, #1
 80055fe:	617b      	str	r3, [r7, #20]
 8005600:	e001      	b.n	8005606 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005602:	2300      	movs	r3, #0
 8005604:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	2b01      	cmp	r3, #1
 800560a:	d102      	bne.n	8005612 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800560c:	f000 fd1a 	bl	8006044 <xTimerCreateTimerTask>
 8005610:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	2b01      	cmp	r3, #1
 8005616:	d11b      	bne.n	8005650 <vTaskStartScheduler+0x98>
	__asm volatile
 8005618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800561c:	f383 8811 	msr	BASEPRI, r3
 8005620:	f3bf 8f6f 	isb	sy
 8005624:	f3bf 8f4f 	dsb	sy
 8005628:	613b      	str	r3, [r7, #16]
}
 800562a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800562c:	4b15      	ldr	r3, [pc, #84]	@ (8005684 <vTaskStartScheduler+0xcc>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	3354      	adds	r3, #84	@ 0x54
 8005632:	4a15      	ldr	r2, [pc, #84]	@ (8005688 <vTaskStartScheduler+0xd0>)
 8005634:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005636:	4b15      	ldr	r3, [pc, #84]	@ (800568c <vTaskStartScheduler+0xd4>)
 8005638:	f04f 32ff 	mov.w	r2, #4294967295
 800563c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800563e:	4b14      	ldr	r3, [pc, #80]	@ (8005690 <vTaskStartScheduler+0xd8>)
 8005640:	2201      	movs	r2, #1
 8005642:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005644:	4b13      	ldr	r3, [pc, #76]	@ (8005694 <vTaskStartScheduler+0xdc>)
 8005646:	2200      	movs	r2, #0
 8005648:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800564a:	f001 f8e1 	bl	8006810 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800564e:	e00f      	b.n	8005670 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005656:	d10b      	bne.n	8005670 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800565c:	f383 8811 	msr	BASEPRI, r3
 8005660:	f3bf 8f6f 	isb	sy
 8005664:	f3bf 8f4f 	dsb	sy
 8005668:	60fb      	str	r3, [r7, #12]
}
 800566a:	bf00      	nop
 800566c:	bf00      	nop
 800566e:	e7fd      	b.n	800566c <vTaskStartScheduler+0xb4>
}
 8005670:	bf00      	nop
 8005672:	3718      	adds	r7, #24
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}
 8005678:	080071e0 	.word	0x080071e0
 800567c:	08005cc9 	.word	0x08005cc9
 8005680:	20000ed4 	.word	0x20000ed4
 8005684:	200009dc 	.word	0x200009dc
 8005688:	20000030 	.word	0x20000030
 800568c:	20000ed0 	.word	0x20000ed0
 8005690:	20000ebc 	.word	0x20000ebc
 8005694:	20000eb4 	.word	0x20000eb4

08005698 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005698:	b480      	push	{r7}
 800569a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800569c:	4b04      	ldr	r3, [pc, #16]	@ (80056b0 <vTaskSuspendAll+0x18>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	3301      	adds	r3, #1
 80056a2:	4a03      	ldr	r2, [pc, #12]	@ (80056b0 <vTaskSuspendAll+0x18>)
 80056a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80056a6:	bf00      	nop
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr
 80056b0:	20000ed8 	.word	0x20000ed8

080056b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80056ba:	2300      	movs	r3, #0
 80056bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80056be:	2300      	movs	r3, #0
 80056c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80056c2:	4b42      	ldr	r3, [pc, #264]	@ (80057cc <xTaskResumeAll+0x118>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d10b      	bne.n	80056e2 <xTaskResumeAll+0x2e>
	__asm volatile
 80056ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ce:	f383 8811 	msr	BASEPRI, r3
 80056d2:	f3bf 8f6f 	isb	sy
 80056d6:	f3bf 8f4f 	dsb	sy
 80056da:	603b      	str	r3, [r7, #0]
}
 80056dc:	bf00      	nop
 80056de:	bf00      	nop
 80056e0:	e7fd      	b.n	80056de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80056e2:	f001 f939 	bl	8006958 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80056e6:	4b39      	ldr	r3, [pc, #228]	@ (80057cc <xTaskResumeAll+0x118>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	3b01      	subs	r3, #1
 80056ec:	4a37      	ldr	r2, [pc, #220]	@ (80057cc <xTaskResumeAll+0x118>)
 80056ee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056f0:	4b36      	ldr	r3, [pc, #216]	@ (80057cc <xTaskResumeAll+0x118>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d162      	bne.n	80057be <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80056f8:	4b35      	ldr	r3, [pc, #212]	@ (80057d0 <xTaskResumeAll+0x11c>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d05e      	beq.n	80057be <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005700:	e02f      	b.n	8005762 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005702:	4b34      	ldr	r3, [pc, #208]	@ (80057d4 <xTaskResumeAll+0x120>)
 8005704:	68db      	ldr	r3, [r3, #12]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	3318      	adds	r3, #24
 800570e:	4618      	mov	r0, r3
 8005710:	f7ff f83a 	bl	8004788 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	3304      	adds	r3, #4
 8005718:	4618      	mov	r0, r3
 800571a:	f7ff f835 	bl	8004788 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005722:	4b2d      	ldr	r3, [pc, #180]	@ (80057d8 <xTaskResumeAll+0x124>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	429a      	cmp	r2, r3
 8005728:	d903      	bls.n	8005732 <xTaskResumeAll+0x7e>
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800572e:	4a2a      	ldr	r2, [pc, #168]	@ (80057d8 <xTaskResumeAll+0x124>)
 8005730:	6013      	str	r3, [r2, #0]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005736:	4613      	mov	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	4413      	add	r3, r2
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	4a27      	ldr	r2, [pc, #156]	@ (80057dc <xTaskResumeAll+0x128>)
 8005740:	441a      	add	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	3304      	adds	r3, #4
 8005746:	4619      	mov	r1, r3
 8005748:	4610      	mov	r0, r2
 800574a:	f7fe ffc0 	bl	80046ce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005752:	4b23      	ldr	r3, [pc, #140]	@ (80057e0 <xTaskResumeAll+0x12c>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005758:	429a      	cmp	r2, r3
 800575a:	d302      	bcc.n	8005762 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800575c:	4b21      	ldr	r3, [pc, #132]	@ (80057e4 <xTaskResumeAll+0x130>)
 800575e:	2201      	movs	r2, #1
 8005760:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005762:	4b1c      	ldr	r3, [pc, #112]	@ (80057d4 <xTaskResumeAll+0x120>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d1cb      	bne.n	8005702 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d001      	beq.n	8005774 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005770:	f000 fb66 	bl	8005e40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005774:	4b1c      	ldr	r3, [pc, #112]	@ (80057e8 <xTaskResumeAll+0x134>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d010      	beq.n	80057a2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005780:	f000 f846 	bl	8005810 <xTaskIncrementTick>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d002      	beq.n	8005790 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800578a:	4b16      	ldr	r3, [pc, #88]	@ (80057e4 <xTaskResumeAll+0x130>)
 800578c:	2201      	movs	r2, #1
 800578e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	3b01      	subs	r3, #1
 8005794:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1f1      	bne.n	8005780 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800579c:	4b12      	ldr	r3, [pc, #72]	@ (80057e8 <xTaskResumeAll+0x134>)
 800579e:	2200      	movs	r2, #0
 80057a0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80057a2:	4b10      	ldr	r3, [pc, #64]	@ (80057e4 <xTaskResumeAll+0x130>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d009      	beq.n	80057be <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80057aa:	2301      	movs	r3, #1
 80057ac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80057ae:	4b0f      	ldr	r3, [pc, #60]	@ (80057ec <xTaskResumeAll+0x138>)
 80057b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057b4:	601a      	str	r2, [r3, #0]
 80057b6:	f3bf 8f4f 	dsb	sy
 80057ba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80057be:	f001 f8fd 	bl	80069bc <vPortExitCritical>

	return xAlreadyYielded;
 80057c2:	68bb      	ldr	r3, [r7, #8]
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3710      	adds	r7, #16
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	20000ed8 	.word	0x20000ed8
 80057d0:	20000eb0 	.word	0x20000eb0
 80057d4:	20000e70 	.word	0x20000e70
 80057d8:	20000eb8 	.word	0x20000eb8
 80057dc:	200009e0 	.word	0x200009e0
 80057e0:	200009dc 	.word	0x200009dc
 80057e4:	20000ec4 	.word	0x20000ec4
 80057e8:	20000ec0 	.word	0x20000ec0
 80057ec:	e000ed04 	.word	0xe000ed04

080057f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80057f6:	4b05      	ldr	r3, [pc, #20]	@ (800580c <xTaskGetTickCount+0x1c>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80057fc:	687b      	ldr	r3, [r7, #4]
}
 80057fe:	4618      	mov	r0, r3
 8005800:	370c      	adds	r7, #12
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
 800580a:	bf00      	nop
 800580c:	20000eb4 	.word	0x20000eb4

08005810 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b086      	sub	sp, #24
 8005814:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005816:	2300      	movs	r3, #0
 8005818:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800581a:	4b4f      	ldr	r3, [pc, #316]	@ (8005958 <xTaskIncrementTick+0x148>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2b00      	cmp	r3, #0
 8005820:	f040 8090 	bne.w	8005944 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005824:	4b4d      	ldr	r3, [pc, #308]	@ (800595c <xTaskIncrementTick+0x14c>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	3301      	adds	r3, #1
 800582a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800582c:	4a4b      	ldr	r2, [pc, #300]	@ (800595c <xTaskIncrementTick+0x14c>)
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d121      	bne.n	800587c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005838:	4b49      	ldr	r3, [pc, #292]	@ (8005960 <xTaskIncrementTick+0x150>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00b      	beq.n	800585a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005846:	f383 8811 	msr	BASEPRI, r3
 800584a:	f3bf 8f6f 	isb	sy
 800584e:	f3bf 8f4f 	dsb	sy
 8005852:	603b      	str	r3, [r7, #0]
}
 8005854:	bf00      	nop
 8005856:	bf00      	nop
 8005858:	e7fd      	b.n	8005856 <xTaskIncrementTick+0x46>
 800585a:	4b41      	ldr	r3, [pc, #260]	@ (8005960 <xTaskIncrementTick+0x150>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	60fb      	str	r3, [r7, #12]
 8005860:	4b40      	ldr	r3, [pc, #256]	@ (8005964 <xTaskIncrementTick+0x154>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a3e      	ldr	r2, [pc, #248]	@ (8005960 <xTaskIncrementTick+0x150>)
 8005866:	6013      	str	r3, [r2, #0]
 8005868:	4a3e      	ldr	r2, [pc, #248]	@ (8005964 <xTaskIncrementTick+0x154>)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6013      	str	r3, [r2, #0]
 800586e:	4b3e      	ldr	r3, [pc, #248]	@ (8005968 <xTaskIncrementTick+0x158>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	3301      	adds	r3, #1
 8005874:	4a3c      	ldr	r2, [pc, #240]	@ (8005968 <xTaskIncrementTick+0x158>)
 8005876:	6013      	str	r3, [r2, #0]
 8005878:	f000 fae2 	bl	8005e40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800587c:	4b3b      	ldr	r3, [pc, #236]	@ (800596c <xTaskIncrementTick+0x15c>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	429a      	cmp	r2, r3
 8005884:	d349      	bcc.n	800591a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005886:	4b36      	ldr	r3, [pc, #216]	@ (8005960 <xTaskIncrementTick+0x150>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d104      	bne.n	800589a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005890:	4b36      	ldr	r3, [pc, #216]	@ (800596c <xTaskIncrementTick+0x15c>)
 8005892:	f04f 32ff 	mov.w	r2, #4294967295
 8005896:	601a      	str	r2, [r3, #0]
					break;
 8005898:	e03f      	b.n	800591a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800589a:	4b31      	ldr	r3, [pc, #196]	@ (8005960 <xTaskIncrementTick+0x150>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80058aa:	693a      	ldr	r2, [r7, #16]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d203      	bcs.n	80058ba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80058b2:	4a2e      	ldr	r2, [pc, #184]	@ (800596c <xTaskIncrementTick+0x15c>)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80058b8:	e02f      	b.n	800591a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	3304      	adds	r3, #4
 80058be:	4618      	mov	r0, r3
 80058c0:	f7fe ff62 	bl	8004788 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d004      	beq.n	80058d6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	3318      	adds	r3, #24
 80058d0:	4618      	mov	r0, r3
 80058d2:	f7fe ff59 	bl	8004788 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058da:	4b25      	ldr	r3, [pc, #148]	@ (8005970 <xTaskIncrementTick+0x160>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d903      	bls.n	80058ea <xTaskIncrementTick+0xda>
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058e6:	4a22      	ldr	r2, [pc, #136]	@ (8005970 <xTaskIncrementTick+0x160>)
 80058e8:	6013      	str	r3, [r2, #0]
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058ee:	4613      	mov	r3, r2
 80058f0:	009b      	lsls	r3, r3, #2
 80058f2:	4413      	add	r3, r2
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	4a1f      	ldr	r2, [pc, #124]	@ (8005974 <xTaskIncrementTick+0x164>)
 80058f8:	441a      	add	r2, r3
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	3304      	adds	r3, #4
 80058fe:	4619      	mov	r1, r3
 8005900:	4610      	mov	r0, r2
 8005902:	f7fe fee4 	bl	80046ce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800590a:	4b1b      	ldr	r3, [pc, #108]	@ (8005978 <xTaskIncrementTick+0x168>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005910:	429a      	cmp	r2, r3
 8005912:	d3b8      	bcc.n	8005886 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005914:	2301      	movs	r3, #1
 8005916:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005918:	e7b5      	b.n	8005886 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800591a:	4b17      	ldr	r3, [pc, #92]	@ (8005978 <xTaskIncrementTick+0x168>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005920:	4914      	ldr	r1, [pc, #80]	@ (8005974 <xTaskIncrementTick+0x164>)
 8005922:	4613      	mov	r3, r2
 8005924:	009b      	lsls	r3, r3, #2
 8005926:	4413      	add	r3, r2
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	440b      	add	r3, r1
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2b01      	cmp	r3, #1
 8005930:	d901      	bls.n	8005936 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005932:	2301      	movs	r3, #1
 8005934:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005936:	4b11      	ldr	r3, [pc, #68]	@ (800597c <xTaskIncrementTick+0x16c>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d007      	beq.n	800594e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800593e:	2301      	movs	r3, #1
 8005940:	617b      	str	r3, [r7, #20]
 8005942:	e004      	b.n	800594e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005944:	4b0e      	ldr	r3, [pc, #56]	@ (8005980 <xTaskIncrementTick+0x170>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	3301      	adds	r3, #1
 800594a:	4a0d      	ldr	r2, [pc, #52]	@ (8005980 <xTaskIncrementTick+0x170>)
 800594c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800594e:	697b      	ldr	r3, [r7, #20]
}
 8005950:	4618      	mov	r0, r3
 8005952:	3718      	adds	r7, #24
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}
 8005958:	20000ed8 	.word	0x20000ed8
 800595c:	20000eb4 	.word	0x20000eb4
 8005960:	20000e68 	.word	0x20000e68
 8005964:	20000e6c 	.word	0x20000e6c
 8005968:	20000ec8 	.word	0x20000ec8
 800596c:	20000ed0 	.word	0x20000ed0
 8005970:	20000eb8 	.word	0x20000eb8
 8005974:	200009e0 	.word	0x200009e0
 8005978:	200009dc 	.word	0x200009dc
 800597c:	20000ec4 	.word	0x20000ec4
 8005980:	20000ec0 	.word	0x20000ec0

08005984 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005984:	b480      	push	{r7}
 8005986:	b085      	sub	sp, #20
 8005988:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800598a:	4b2b      	ldr	r3, [pc, #172]	@ (8005a38 <vTaskSwitchContext+0xb4>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d003      	beq.n	800599a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005992:	4b2a      	ldr	r3, [pc, #168]	@ (8005a3c <vTaskSwitchContext+0xb8>)
 8005994:	2201      	movs	r2, #1
 8005996:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005998:	e047      	b.n	8005a2a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800599a:	4b28      	ldr	r3, [pc, #160]	@ (8005a3c <vTaskSwitchContext+0xb8>)
 800599c:	2200      	movs	r2, #0
 800599e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059a0:	4b27      	ldr	r3, [pc, #156]	@ (8005a40 <vTaskSwitchContext+0xbc>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	60fb      	str	r3, [r7, #12]
 80059a6:	e011      	b.n	80059cc <vTaskSwitchContext+0x48>
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d10b      	bne.n	80059c6 <vTaskSwitchContext+0x42>
	__asm volatile
 80059ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b2:	f383 8811 	msr	BASEPRI, r3
 80059b6:	f3bf 8f6f 	isb	sy
 80059ba:	f3bf 8f4f 	dsb	sy
 80059be:	607b      	str	r3, [r7, #4]
}
 80059c0:	bf00      	nop
 80059c2:	bf00      	nop
 80059c4:	e7fd      	b.n	80059c2 <vTaskSwitchContext+0x3e>
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	3b01      	subs	r3, #1
 80059ca:	60fb      	str	r3, [r7, #12]
 80059cc:	491d      	ldr	r1, [pc, #116]	@ (8005a44 <vTaskSwitchContext+0xc0>)
 80059ce:	68fa      	ldr	r2, [r7, #12]
 80059d0:	4613      	mov	r3, r2
 80059d2:	009b      	lsls	r3, r3, #2
 80059d4:	4413      	add	r3, r2
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	440b      	add	r3, r1
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d0e3      	beq.n	80059a8 <vTaskSwitchContext+0x24>
 80059e0:	68fa      	ldr	r2, [r7, #12]
 80059e2:	4613      	mov	r3, r2
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	4413      	add	r3, r2
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	4a16      	ldr	r2, [pc, #88]	@ (8005a44 <vTaskSwitchContext+0xc0>)
 80059ec:	4413      	add	r3, r2
 80059ee:	60bb      	str	r3, [r7, #8]
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	685a      	ldr	r2, [r3, #4]
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	605a      	str	r2, [r3, #4]
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	685a      	ldr	r2, [r3, #4]
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	3308      	adds	r3, #8
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d104      	bne.n	8005a10 <vTaskSwitchContext+0x8c>
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	685a      	ldr	r2, [r3, #4]
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	605a      	str	r2, [r3, #4]
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	4a0c      	ldr	r2, [pc, #48]	@ (8005a48 <vTaskSwitchContext+0xc4>)
 8005a18:	6013      	str	r3, [r2, #0]
 8005a1a:	4a09      	ldr	r2, [pc, #36]	@ (8005a40 <vTaskSwitchContext+0xbc>)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005a20:	4b09      	ldr	r3, [pc, #36]	@ (8005a48 <vTaskSwitchContext+0xc4>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	3354      	adds	r3, #84	@ 0x54
 8005a26:	4a09      	ldr	r2, [pc, #36]	@ (8005a4c <vTaskSwitchContext+0xc8>)
 8005a28:	6013      	str	r3, [r2, #0]
}
 8005a2a:	bf00      	nop
 8005a2c:	3714      	adds	r7, #20
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a34:	4770      	bx	lr
 8005a36:	bf00      	nop
 8005a38:	20000ed8 	.word	0x20000ed8
 8005a3c:	20000ec4 	.word	0x20000ec4
 8005a40:	20000eb8 	.word	0x20000eb8
 8005a44:	200009e0 	.word	0x200009e0
 8005a48:	200009dc 	.word	0x200009dc
 8005a4c:	20000030 	.word	0x20000030

08005a50 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d10b      	bne.n	8005a78 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a64:	f383 8811 	msr	BASEPRI, r3
 8005a68:	f3bf 8f6f 	isb	sy
 8005a6c:	f3bf 8f4f 	dsb	sy
 8005a70:	60fb      	str	r3, [r7, #12]
}
 8005a72:	bf00      	nop
 8005a74:	bf00      	nop
 8005a76:	e7fd      	b.n	8005a74 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a78:	4b07      	ldr	r3, [pc, #28]	@ (8005a98 <vTaskPlaceOnEventList+0x48>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	3318      	adds	r3, #24
 8005a7e:	4619      	mov	r1, r3
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f7fe fe48 	bl	8004716 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005a86:	2101      	movs	r1, #1
 8005a88:	6838      	ldr	r0, [r7, #0]
 8005a8a:	f000 fa87 	bl	8005f9c <prvAddCurrentTaskToDelayedList>
}
 8005a8e:	bf00      	nop
 8005a90:	3710      	adds	r7, #16
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}
 8005a96:	bf00      	nop
 8005a98:	200009dc 	.word	0x200009dc

08005a9c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b086      	sub	sp, #24
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d10b      	bne.n	8005ac6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ab2:	f383 8811 	msr	BASEPRI, r3
 8005ab6:	f3bf 8f6f 	isb	sy
 8005aba:	f3bf 8f4f 	dsb	sy
 8005abe:	617b      	str	r3, [r7, #20]
}
 8005ac0:	bf00      	nop
 8005ac2:	bf00      	nop
 8005ac4:	e7fd      	b.n	8005ac2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005ac6:	4b0a      	ldr	r3, [pc, #40]	@ (8005af0 <vTaskPlaceOnEventListRestricted+0x54>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	3318      	adds	r3, #24
 8005acc:	4619      	mov	r1, r3
 8005ace:	68f8      	ldr	r0, [r7, #12]
 8005ad0:	f7fe fdfd 	bl	80046ce <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d002      	beq.n	8005ae0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005ada:	f04f 33ff 	mov.w	r3, #4294967295
 8005ade:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005ae0:	6879      	ldr	r1, [r7, #4]
 8005ae2:	68b8      	ldr	r0, [r7, #8]
 8005ae4:	f000 fa5a 	bl	8005f9c <prvAddCurrentTaskToDelayedList>
	}
 8005ae8:	bf00      	nop
 8005aea:	3718      	adds	r7, #24
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}
 8005af0:	200009dc 	.word	0x200009dc

08005af4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b086      	sub	sp, #24
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d10b      	bne.n	8005b22 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b0e:	f383 8811 	msr	BASEPRI, r3
 8005b12:	f3bf 8f6f 	isb	sy
 8005b16:	f3bf 8f4f 	dsb	sy
 8005b1a:	60fb      	str	r3, [r7, #12]
}
 8005b1c:	bf00      	nop
 8005b1e:	bf00      	nop
 8005b20:	e7fd      	b.n	8005b1e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	3318      	adds	r3, #24
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7fe fe2e 	bl	8004788 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ba4 <xTaskRemoveFromEventList+0xb0>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d11d      	bne.n	8005b70 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	3304      	adds	r3, #4
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f7fe fe25 	bl	8004788 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b42:	4b19      	ldr	r3, [pc, #100]	@ (8005ba8 <xTaskRemoveFromEventList+0xb4>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d903      	bls.n	8005b52 <xTaskRemoveFromEventList+0x5e>
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b4e:	4a16      	ldr	r2, [pc, #88]	@ (8005ba8 <xTaskRemoveFromEventList+0xb4>)
 8005b50:	6013      	str	r3, [r2, #0]
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b56:	4613      	mov	r3, r2
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	4413      	add	r3, r2
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	4a13      	ldr	r2, [pc, #76]	@ (8005bac <xTaskRemoveFromEventList+0xb8>)
 8005b60:	441a      	add	r2, r3
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	3304      	adds	r3, #4
 8005b66:	4619      	mov	r1, r3
 8005b68:	4610      	mov	r0, r2
 8005b6a:	f7fe fdb0 	bl	80046ce <vListInsertEnd>
 8005b6e:	e005      	b.n	8005b7c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	3318      	adds	r3, #24
 8005b74:	4619      	mov	r1, r3
 8005b76:	480e      	ldr	r0, [pc, #56]	@ (8005bb0 <xTaskRemoveFromEventList+0xbc>)
 8005b78:	f7fe fda9 	bl	80046ce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b80:	4b0c      	ldr	r3, [pc, #48]	@ (8005bb4 <xTaskRemoveFromEventList+0xc0>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d905      	bls.n	8005b96 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005b8e:	4b0a      	ldr	r3, [pc, #40]	@ (8005bb8 <xTaskRemoveFromEventList+0xc4>)
 8005b90:	2201      	movs	r2, #1
 8005b92:	601a      	str	r2, [r3, #0]
 8005b94:	e001      	b.n	8005b9a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005b96:	2300      	movs	r3, #0
 8005b98:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005b9a:	697b      	ldr	r3, [r7, #20]
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3718      	adds	r7, #24
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	20000ed8 	.word	0x20000ed8
 8005ba8:	20000eb8 	.word	0x20000eb8
 8005bac:	200009e0 	.word	0x200009e0
 8005bb0:	20000e70 	.word	0x20000e70
 8005bb4:	200009dc 	.word	0x200009dc
 8005bb8:	20000ec4 	.word	0x20000ec4

08005bbc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b083      	sub	sp, #12
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005bc4:	4b06      	ldr	r3, [pc, #24]	@ (8005be0 <vTaskInternalSetTimeOutState+0x24>)
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005bcc:	4b05      	ldr	r3, [pc, #20]	@ (8005be4 <vTaskInternalSetTimeOutState+0x28>)
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	605a      	str	r2, [r3, #4]
}
 8005bd4:	bf00      	nop
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr
 8005be0:	20000ec8 	.word	0x20000ec8
 8005be4:	20000eb4 	.word	0x20000eb4

08005be8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b088      	sub	sp, #32
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d10b      	bne.n	8005c10 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005bf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bfc:	f383 8811 	msr	BASEPRI, r3
 8005c00:	f3bf 8f6f 	isb	sy
 8005c04:	f3bf 8f4f 	dsb	sy
 8005c08:	613b      	str	r3, [r7, #16]
}
 8005c0a:	bf00      	nop
 8005c0c:	bf00      	nop
 8005c0e:	e7fd      	b.n	8005c0c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10b      	bne.n	8005c2e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c1a:	f383 8811 	msr	BASEPRI, r3
 8005c1e:	f3bf 8f6f 	isb	sy
 8005c22:	f3bf 8f4f 	dsb	sy
 8005c26:	60fb      	str	r3, [r7, #12]
}
 8005c28:	bf00      	nop
 8005c2a:	bf00      	nop
 8005c2c:	e7fd      	b.n	8005c2a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005c2e:	f000 fe93 	bl	8006958 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005c32:	4b1d      	ldr	r3, [pc, #116]	@ (8005ca8 <xTaskCheckForTimeOut+0xc0>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	69ba      	ldr	r2, [r7, #24]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c4a:	d102      	bne.n	8005c52 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	61fb      	str	r3, [r7, #28]
 8005c50:	e023      	b.n	8005c9a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	4b15      	ldr	r3, [pc, #84]	@ (8005cac <xTaskCheckForTimeOut+0xc4>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	d007      	beq.n	8005c6e <xTaskCheckForTimeOut+0x86>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	69ba      	ldr	r2, [r7, #24]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d302      	bcc.n	8005c6e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	61fb      	str	r3, [r7, #28]
 8005c6c:	e015      	b.n	8005c9a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	697a      	ldr	r2, [r7, #20]
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d20b      	bcs.n	8005c90 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	1ad2      	subs	r2, r2, r3
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f7ff ff99 	bl	8005bbc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	61fb      	str	r3, [r7, #28]
 8005c8e:	e004      	b.n	8005c9a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	2200      	movs	r2, #0
 8005c94:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005c96:	2301      	movs	r3, #1
 8005c98:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005c9a:	f000 fe8f 	bl	80069bc <vPortExitCritical>

	return xReturn;
 8005c9e:	69fb      	ldr	r3, [r7, #28]
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3720      	adds	r7, #32
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	20000eb4 	.word	0x20000eb4
 8005cac:	20000ec8 	.word	0x20000ec8

08005cb0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005cb4:	4b03      	ldr	r3, [pc, #12]	@ (8005cc4 <vTaskMissedYield+0x14>)
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	601a      	str	r2, [r3, #0]
}
 8005cba:	bf00      	nop
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr
 8005cc4:	20000ec4 	.word	0x20000ec4

08005cc8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b082      	sub	sp, #8
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005cd0:	f000 f852 	bl	8005d78 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005cd4:	4b06      	ldr	r3, [pc, #24]	@ (8005cf0 <prvIdleTask+0x28>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d9f9      	bls.n	8005cd0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005cdc:	4b05      	ldr	r3, [pc, #20]	@ (8005cf4 <prvIdleTask+0x2c>)
 8005cde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ce2:	601a      	str	r2, [r3, #0]
 8005ce4:	f3bf 8f4f 	dsb	sy
 8005ce8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005cec:	e7f0      	b.n	8005cd0 <prvIdleTask+0x8>
 8005cee:	bf00      	nop
 8005cf0:	200009e0 	.word	0x200009e0
 8005cf4:	e000ed04 	.word	0xe000ed04

08005cf8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b082      	sub	sp, #8
 8005cfc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005cfe:	2300      	movs	r3, #0
 8005d00:	607b      	str	r3, [r7, #4]
 8005d02:	e00c      	b.n	8005d1e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	4613      	mov	r3, r2
 8005d08:	009b      	lsls	r3, r3, #2
 8005d0a:	4413      	add	r3, r2
 8005d0c:	009b      	lsls	r3, r3, #2
 8005d0e:	4a12      	ldr	r2, [pc, #72]	@ (8005d58 <prvInitialiseTaskLists+0x60>)
 8005d10:	4413      	add	r3, r2
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7fe fcae 	bl	8004674 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	607b      	str	r3, [r7, #4]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2b37      	cmp	r3, #55	@ 0x37
 8005d22:	d9ef      	bls.n	8005d04 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005d24:	480d      	ldr	r0, [pc, #52]	@ (8005d5c <prvInitialiseTaskLists+0x64>)
 8005d26:	f7fe fca5 	bl	8004674 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005d2a:	480d      	ldr	r0, [pc, #52]	@ (8005d60 <prvInitialiseTaskLists+0x68>)
 8005d2c:	f7fe fca2 	bl	8004674 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005d30:	480c      	ldr	r0, [pc, #48]	@ (8005d64 <prvInitialiseTaskLists+0x6c>)
 8005d32:	f7fe fc9f 	bl	8004674 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005d36:	480c      	ldr	r0, [pc, #48]	@ (8005d68 <prvInitialiseTaskLists+0x70>)
 8005d38:	f7fe fc9c 	bl	8004674 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005d3c:	480b      	ldr	r0, [pc, #44]	@ (8005d6c <prvInitialiseTaskLists+0x74>)
 8005d3e:	f7fe fc99 	bl	8004674 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005d42:	4b0b      	ldr	r3, [pc, #44]	@ (8005d70 <prvInitialiseTaskLists+0x78>)
 8005d44:	4a05      	ldr	r2, [pc, #20]	@ (8005d5c <prvInitialiseTaskLists+0x64>)
 8005d46:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005d48:	4b0a      	ldr	r3, [pc, #40]	@ (8005d74 <prvInitialiseTaskLists+0x7c>)
 8005d4a:	4a05      	ldr	r2, [pc, #20]	@ (8005d60 <prvInitialiseTaskLists+0x68>)
 8005d4c:	601a      	str	r2, [r3, #0]
}
 8005d4e:	bf00      	nop
 8005d50:	3708      	adds	r7, #8
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	200009e0 	.word	0x200009e0
 8005d5c:	20000e40 	.word	0x20000e40
 8005d60:	20000e54 	.word	0x20000e54
 8005d64:	20000e70 	.word	0x20000e70
 8005d68:	20000e84 	.word	0x20000e84
 8005d6c:	20000e9c 	.word	0x20000e9c
 8005d70:	20000e68 	.word	0x20000e68
 8005d74:	20000e6c 	.word	0x20000e6c

08005d78 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d7e:	e019      	b.n	8005db4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005d80:	f000 fdea 	bl	8006958 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d84:	4b10      	ldr	r3, [pc, #64]	@ (8005dc8 <prvCheckTasksWaitingTermination+0x50>)
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	3304      	adds	r3, #4
 8005d90:	4618      	mov	r0, r3
 8005d92:	f7fe fcf9 	bl	8004788 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005d96:	4b0d      	ldr	r3, [pc, #52]	@ (8005dcc <prvCheckTasksWaitingTermination+0x54>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	3b01      	subs	r3, #1
 8005d9c:	4a0b      	ldr	r2, [pc, #44]	@ (8005dcc <prvCheckTasksWaitingTermination+0x54>)
 8005d9e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005da0:	4b0b      	ldr	r3, [pc, #44]	@ (8005dd0 <prvCheckTasksWaitingTermination+0x58>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	3b01      	subs	r3, #1
 8005da6:	4a0a      	ldr	r2, [pc, #40]	@ (8005dd0 <prvCheckTasksWaitingTermination+0x58>)
 8005da8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005daa:	f000 fe07 	bl	80069bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f000 f810 	bl	8005dd4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005db4:	4b06      	ldr	r3, [pc, #24]	@ (8005dd0 <prvCheckTasksWaitingTermination+0x58>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d1e1      	bne.n	8005d80 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005dbc:	bf00      	nop
 8005dbe:	bf00      	nop
 8005dc0:	3708      	adds	r7, #8
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	bf00      	nop
 8005dc8:	20000e84 	.word	0x20000e84
 8005dcc:	20000eb0 	.word	0x20000eb0
 8005dd0:	20000e98 	.word	0x20000e98

08005dd4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	3354      	adds	r3, #84	@ 0x54
 8005de0:	4618      	mov	r0, r3
 8005de2:	f001 f8dd 	bl	8006fa0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d108      	bne.n	8005e02 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005df4:	4618      	mov	r0, r3
 8005df6:	f000 ff9f 	bl	8006d38 <vPortFree>
				vPortFree( pxTCB );
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f000 ff9c 	bl	8006d38 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005e00:	e019      	b.n	8005e36 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d103      	bne.n	8005e14 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f000 ff93 	bl	8006d38 <vPortFree>
	}
 8005e12:	e010      	b.n	8005e36 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005e1a:	2b02      	cmp	r3, #2
 8005e1c:	d00b      	beq.n	8005e36 <prvDeleteTCB+0x62>
	__asm volatile
 8005e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e22:	f383 8811 	msr	BASEPRI, r3
 8005e26:	f3bf 8f6f 	isb	sy
 8005e2a:	f3bf 8f4f 	dsb	sy
 8005e2e:	60fb      	str	r3, [r7, #12]
}
 8005e30:	bf00      	nop
 8005e32:	bf00      	nop
 8005e34:	e7fd      	b.n	8005e32 <prvDeleteTCB+0x5e>
	}
 8005e36:	bf00      	nop
 8005e38:	3710      	adds	r7, #16
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
	...

08005e40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e46:	4b0c      	ldr	r3, [pc, #48]	@ (8005e78 <prvResetNextTaskUnblockTime+0x38>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d104      	bne.n	8005e5a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005e50:	4b0a      	ldr	r3, [pc, #40]	@ (8005e7c <prvResetNextTaskUnblockTime+0x3c>)
 8005e52:	f04f 32ff 	mov.w	r2, #4294967295
 8005e56:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005e58:	e008      	b.n	8005e6c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e5a:	4b07      	ldr	r3, [pc, #28]	@ (8005e78 <prvResetNextTaskUnblockTime+0x38>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	4a04      	ldr	r2, [pc, #16]	@ (8005e7c <prvResetNextTaskUnblockTime+0x3c>)
 8005e6a:	6013      	str	r3, [r2, #0]
}
 8005e6c:	bf00      	nop
 8005e6e:	370c      	adds	r7, #12
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr
 8005e78:	20000e68 	.word	0x20000e68
 8005e7c:	20000ed0 	.word	0x20000ed0

08005e80 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005e86:	4b0b      	ldr	r3, [pc, #44]	@ (8005eb4 <xTaskGetSchedulerState+0x34>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d102      	bne.n	8005e94 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	607b      	str	r3, [r7, #4]
 8005e92:	e008      	b.n	8005ea6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e94:	4b08      	ldr	r3, [pc, #32]	@ (8005eb8 <xTaskGetSchedulerState+0x38>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d102      	bne.n	8005ea2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005e9c:	2302      	movs	r3, #2
 8005e9e:	607b      	str	r3, [r7, #4]
 8005ea0:	e001      	b.n	8005ea6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005ea6:	687b      	ldr	r3, [r7, #4]
	}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	370c      	adds	r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr
 8005eb4:	20000ebc 	.word	0x20000ebc
 8005eb8:	20000ed8 	.word	0x20000ed8

08005ebc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b086      	sub	sp, #24
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d058      	beq.n	8005f84 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005ed2:	4b2f      	ldr	r3, [pc, #188]	@ (8005f90 <xTaskPriorityDisinherit+0xd4>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	693a      	ldr	r2, [r7, #16]
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d00b      	beq.n	8005ef4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee0:	f383 8811 	msr	BASEPRI, r3
 8005ee4:	f3bf 8f6f 	isb	sy
 8005ee8:	f3bf 8f4f 	dsb	sy
 8005eec:	60fb      	str	r3, [r7, #12]
}
 8005eee:	bf00      	nop
 8005ef0:	bf00      	nop
 8005ef2:	e7fd      	b.n	8005ef0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d10b      	bne.n	8005f14 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005efc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f00:	f383 8811 	msr	BASEPRI, r3
 8005f04:	f3bf 8f6f 	isb	sy
 8005f08:	f3bf 8f4f 	dsb	sy
 8005f0c:	60bb      	str	r3, [r7, #8]
}
 8005f0e:	bf00      	nop
 8005f10:	bf00      	nop
 8005f12:	e7fd      	b.n	8005f10 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f18:	1e5a      	subs	r2, r3, #1
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d02c      	beq.n	8005f84 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d128      	bne.n	8005f84 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	3304      	adds	r3, #4
 8005f36:	4618      	mov	r0, r3
 8005f38:	f7fe fc26 	bl	8004788 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f48:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f54:	4b0f      	ldr	r3, [pc, #60]	@ (8005f94 <xTaskPriorityDisinherit+0xd8>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d903      	bls.n	8005f64 <xTaskPriorityDisinherit+0xa8>
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f60:	4a0c      	ldr	r2, [pc, #48]	@ (8005f94 <xTaskPriorityDisinherit+0xd8>)
 8005f62:	6013      	str	r3, [r2, #0]
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f68:	4613      	mov	r3, r2
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	4413      	add	r3, r2
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	4a09      	ldr	r2, [pc, #36]	@ (8005f98 <xTaskPriorityDisinherit+0xdc>)
 8005f72:	441a      	add	r2, r3
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	3304      	adds	r3, #4
 8005f78:	4619      	mov	r1, r3
 8005f7a:	4610      	mov	r0, r2
 8005f7c:	f7fe fba7 	bl	80046ce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005f80:	2301      	movs	r3, #1
 8005f82:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005f84:	697b      	ldr	r3, [r7, #20]
	}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3718      	adds	r7, #24
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	bf00      	nop
 8005f90:	200009dc 	.word	0x200009dc
 8005f94:	20000eb8 	.word	0x20000eb8
 8005f98:	200009e0 	.word	0x200009e0

08005f9c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b084      	sub	sp, #16
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005fa6:	4b21      	ldr	r3, [pc, #132]	@ (800602c <prvAddCurrentTaskToDelayedList+0x90>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005fac:	4b20      	ldr	r3, [pc, #128]	@ (8006030 <prvAddCurrentTaskToDelayedList+0x94>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	3304      	adds	r3, #4
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f7fe fbe8 	bl	8004788 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fbe:	d10a      	bne.n	8005fd6 <prvAddCurrentTaskToDelayedList+0x3a>
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d007      	beq.n	8005fd6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005fc6:	4b1a      	ldr	r3, [pc, #104]	@ (8006030 <prvAddCurrentTaskToDelayedList+0x94>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	3304      	adds	r3, #4
 8005fcc:	4619      	mov	r1, r3
 8005fce:	4819      	ldr	r0, [pc, #100]	@ (8006034 <prvAddCurrentTaskToDelayedList+0x98>)
 8005fd0:	f7fe fb7d 	bl	80046ce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005fd4:	e026      	b.n	8006024 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4413      	add	r3, r2
 8005fdc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005fde:	4b14      	ldr	r3, [pc, #80]	@ (8006030 <prvAddCurrentTaskToDelayedList+0x94>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	68ba      	ldr	r2, [r7, #8]
 8005fe4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005fe6:	68ba      	ldr	r2, [r7, #8]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d209      	bcs.n	8006002 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005fee:	4b12      	ldr	r3, [pc, #72]	@ (8006038 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8006030 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	3304      	adds	r3, #4
 8005ff8:	4619      	mov	r1, r3
 8005ffa:	4610      	mov	r0, r2
 8005ffc:	f7fe fb8b 	bl	8004716 <vListInsert>
}
 8006000:	e010      	b.n	8006024 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006002:	4b0e      	ldr	r3, [pc, #56]	@ (800603c <prvAddCurrentTaskToDelayedList+0xa0>)
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	4b0a      	ldr	r3, [pc, #40]	@ (8006030 <prvAddCurrentTaskToDelayedList+0x94>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	3304      	adds	r3, #4
 800600c:	4619      	mov	r1, r3
 800600e:	4610      	mov	r0, r2
 8006010:	f7fe fb81 	bl	8004716 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006014:	4b0a      	ldr	r3, [pc, #40]	@ (8006040 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	68ba      	ldr	r2, [r7, #8]
 800601a:	429a      	cmp	r2, r3
 800601c:	d202      	bcs.n	8006024 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800601e:	4a08      	ldr	r2, [pc, #32]	@ (8006040 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	6013      	str	r3, [r2, #0]
}
 8006024:	bf00      	nop
 8006026:	3710      	adds	r7, #16
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}
 800602c:	20000eb4 	.word	0x20000eb4
 8006030:	200009dc 	.word	0x200009dc
 8006034:	20000e9c 	.word	0x20000e9c
 8006038:	20000e6c 	.word	0x20000e6c
 800603c:	20000e68 	.word	0x20000e68
 8006040:	20000ed0 	.word	0x20000ed0

08006044 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b08a      	sub	sp, #40	@ 0x28
 8006048:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800604a:	2300      	movs	r3, #0
 800604c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800604e:	f000 fb13 	bl	8006678 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006052:	4b1d      	ldr	r3, [pc, #116]	@ (80060c8 <xTimerCreateTimerTask+0x84>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d021      	beq.n	800609e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800605a:	2300      	movs	r3, #0
 800605c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800605e:	2300      	movs	r3, #0
 8006060:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006062:	1d3a      	adds	r2, r7, #4
 8006064:	f107 0108 	add.w	r1, r7, #8
 8006068:	f107 030c 	add.w	r3, r7, #12
 800606c:	4618      	mov	r0, r3
 800606e:	f7fe fae7 	bl	8004640 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006072:	6879      	ldr	r1, [r7, #4]
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	9202      	str	r2, [sp, #8]
 800607a:	9301      	str	r3, [sp, #4]
 800607c:	2302      	movs	r3, #2
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	2300      	movs	r3, #0
 8006082:	460a      	mov	r2, r1
 8006084:	4911      	ldr	r1, [pc, #68]	@ (80060cc <xTimerCreateTimerTask+0x88>)
 8006086:	4812      	ldr	r0, [pc, #72]	@ (80060d0 <xTimerCreateTimerTask+0x8c>)
 8006088:	f7ff f8a2 	bl	80051d0 <xTaskCreateStatic>
 800608c:	4603      	mov	r3, r0
 800608e:	4a11      	ldr	r2, [pc, #68]	@ (80060d4 <xTimerCreateTimerTask+0x90>)
 8006090:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006092:	4b10      	ldr	r3, [pc, #64]	@ (80060d4 <xTimerCreateTimerTask+0x90>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d001      	beq.n	800609e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800609a:	2301      	movs	r3, #1
 800609c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d10b      	bne.n	80060bc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80060a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a8:	f383 8811 	msr	BASEPRI, r3
 80060ac:	f3bf 8f6f 	isb	sy
 80060b0:	f3bf 8f4f 	dsb	sy
 80060b4:	613b      	str	r3, [r7, #16]
}
 80060b6:	bf00      	nop
 80060b8:	bf00      	nop
 80060ba:	e7fd      	b.n	80060b8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80060bc:	697b      	ldr	r3, [r7, #20]
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3718      	adds	r7, #24
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}
 80060c6:	bf00      	nop
 80060c8:	20000f0c 	.word	0x20000f0c
 80060cc:	080071e8 	.word	0x080071e8
 80060d0:	08006211 	.word	0x08006211
 80060d4:	20000f10 	.word	0x20000f10

080060d8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b08a      	sub	sp, #40	@ 0x28
 80060dc:	af00      	add	r7, sp, #0
 80060de:	60f8      	str	r0, [r7, #12]
 80060e0:	60b9      	str	r1, [r7, #8]
 80060e2:	607a      	str	r2, [r7, #4]
 80060e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80060e6:	2300      	movs	r3, #0
 80060e8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d10b      	bne.n	8006108 <xTimerGenericCommand+0x30>
	__asm volatile
 80060f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f4:	f383 8811 	msr	BASEPRI, r3
 80060f8:	f3bf 8f6f 	isb	sy
 80060fc:	f3bf 8f4f 	dsb	sy
 8006100:	623b      	str	r3, [r7, #32]
}
 8006102:	bf00      	nop
 8006104:	bf00      	nop
 8006106:	e7fd      	b.n	8006104 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006108:	4b19      	ldr	r3, [pc, #100]	@ (8006170 <xTimerGenericCommand+0x98>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d02a      	beq.n	8006166 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	2b05      	cmp	r3, #5
 8006120:	dc18      	bgt.n	8006154 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006122:	f7ff fead 	bl	8005e80 <xTaskGetSchedulerState>
 8006126:	4603      	mov	r3, r0
 8006128:	2b02      	cmp	r3, #2
 800612a:	d109      	bne.n	8006140 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800612c:	4b10      	ldr	r3, [pc, #64]	@ (8006170 <xTimerGenericCommand+0x98>)
 800612e:	6818      	ldr	r0, [r3, #0]
 8006130:	f107 0110 	add.w	r1, r7, #16
 8006134:	2300      	movs	r3, #0
 8006136:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006138:	f7fe fc5a 	bl	80049f0 <xQueueGenericSend>
 800613c:	6278      	str	r0, [r7, #36]	@ 0x24
 800613e:	e012      	b.n	8006166 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006140:	4b0b      	ldr	r3, [pc, #44]	@ (8006170 <xTimerGenericCommand+0x98>)
 8006142:	6818      	ldr	r0, [r3, #0]
 8006144:	f107 0110 	add.w	r1, r7, #16
 8006148:	2300      	movs	r3, #0
 800614a:	2200      	movs	r2, #0
 800614c:	f7fe fc50 	bl	80049f0 <xQueueGenericSend>
 8006150:	6278      	str	r0, [r7, #36]	@ 0x24
 8006152:	e008      	b.n	8006166 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006154:	4b06      	ldr	r3, [pc, #24]	@ (8006170 <xTimerGenericCommand+0x98>)
 8006156:	6818      	ldr	r0, [r3, #0]
 8006158:	f107 0110 	add.w	r1, r7, #16
 800615c:	2300      	movs	r3, #0
 800615e:	683a      	ldr	r2, [r7, #0]
 8006160:	f7fe fd48 	bl	8004bf4 <xQueueGenericSendFromISR>
 8006164:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006168:	4618      	mov	r0, r3
 800616a:	3728      	adds	r7, #40	@ 0x28
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}
 8006170:	20000f0c 	.word	0x20000f0c

08006174 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b088      	sub	sp, #32
 8006178:	af02      	add	r7, sp, #8
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800617e:	4b23      	ldr	r3, [pc, #140]	@ (800620c <prvProcessExpiredTimer+0x98>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	68db      	ldr	r3, [r3, #12]
 8006186:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	3304      	adds	r3, #4
 800618c:	4618      	mov	r0, r3
 800618e:	f7fe fafb 	bl	8004788 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006198:	f003 0304 	and.w	r3, r3, #4
 800619c:	2b00      	cmp	r3, #0
 800619e:	d023      	beq.n	80061e8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	699a      	ldr	r2, [r3, #24]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	18d1      	adds	r1, r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	683a      	ldr	r2, [r7, #0]
 80061ac:	6978      	ldr	r0, [r7, #20]
 80061ae:	f000 f8d5 	bl	800635c <prvInsertTimerInActiveList>
 80061b2:	4603      	mov	r3, r0
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d020      	beq.n	80061fa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80061b8:	2300      	movs	r3, #0
 80061ba:	9300      	str	r3, [sp, #0]
 80061bc:	2300      	movs	r3, #0
 80061be:	687a      	ldr	r2, [r7, #4]
 80061c0:	2100      	movs	r1, #0
 80061c2:	6978      	ldr	r0, [r7, #20]
 80061c4:	f7ff ff88 	bl	80060d8 <xTimerGenericCommand>
 80061c8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d114      	bne.n	80061fa <prvProcessExpiredTimer+0x86>
	__asm volatile
 80061d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d4:	f383 8811 	msr	BASEPRI, r3
 80061d8:	f3bf 8f6f 	isb	sy
 80061dc:	f3bf 8f4f 	dsb	sy
 80061e0:	60fb      	str	r3, [r7, #12]
}
 80061e2:	bf00      	nop
 80061e4:	bf00      	nop
 80061e6:	e7fd      	b.n	80061e4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061ee:	f023 0301 	bic.w	r3, r3, #1
 80061f2:	b2da      	uxtb	r2, r3
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	6a1b      	ldr	r3, [r3, #32]
 80061fe:	6978      	ldr	r0, [r7, #20]
 8006200:	4798      	blx	r3
}
 8006202:	bf00      	nop
 8006204:	3718      	adds	r7, #24
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	20000f04 	.word	0x20000f04

08006210 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006218:	f107 0308 	add.w	r3, r7, #8
 800621c:	4618      	mov	r0, r3
 800621e:	f000 f859 	bl	80062d4 <prvGetNextExpireTime>
 8006222:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	4619      	mov	r1, r3
 8006228:	68f8      	ldr	r0, [r7, #12]
 800622a:	f000 f805 	bl	8006238 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800622e:	f000 f8d7 	bl	80063e0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006232:	bf00      	nop
 8006234:	e7f0      	b.n	8006218 <prvTimerTask+0x8>
	...

08006238 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006242:	f7ff fa29 	bl	8005698 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006246:	f107 0308 	add.w	r3, r7, #8
 800624a:	4618      	mov	r0, r3
 800624c:	f000 f866 	bl	800631c <prvSampleTimeNow>
 8006250:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d130      	bne.n	80062ba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d10a      	bne.n	8006274 <prvProcessTimerOrBlockTask+0x3c>
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	429a      	cmp	r2, r3
 8006264:	d806      	bhi.n	8006274 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006266:	f7ff fa25 	bl	80056b4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800626a:	68f9      	ldr	r1, [r7, #12]
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f7ff ff81 	bl	8006174 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006272:	e024      	b.n	80062be <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d008      	beq.n	800628c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800627a:	4b13      	ldr	r3, [pc, #76]	@ (80062c8 <prvProcessTimerOrBlockTask+0x90>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d101      	bne.n	8006288 <prvProcessTimerOrBlockTask+0x50>
 8006284:	2301      	movs	r3, #1
 8006286:	e000      	b.n	800628a <prvProcessTimerOrBlockTask+0x52>
 8006288:	2300      	movs	r3, #0
 800628a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800628c:	4b0f      	ldr	r3, [pc, #60]	@ (80062cc <prvProcessTimerOrBlockTask+0x94>)
 800628e:	6818      	ldr	r0, [r3, #0]
 8006290:	687a      	ldr	r2, [r7, #4]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	1ad3      	subs	r3, r2, r3
 8006296:	683a      	ldr	r2, [r7, #0]
 8006298:	4619      	mov	r1, r3
 800629a:	f7fe ff65 	bl	8005168 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800629e:	f7ff fa09 	bl	80056b4 <xTaskResumeAll>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d10a      	bne.n	80062be <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80062a8:	4b09      	ldr	r3, [pc, #36]	@ (80062d0 <prvProcessTimerOrBlockTask+0x98>)
 80062aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062ae:	601a      	str	r2, [r3, #0]
 80062b0:	f3bf 8f4f 	dsb	sy
 80062b4:	f3bf 8f6f 	isb	sy
}
 80062b8:	e001      	b.n	80062be <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80062ba:	f7ff f9fb 	bl	80056b4 <xTaskResumeAll>
}
 80062be:	bf00      	nop
 80062c0:	3710      	adds	r7, #16
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
 80062c6:	bf00      	nop
 80062c8:	20000f08 	.word	0x20000f08
 80062cc:	20000f0c 	.word	0x20000f0c
 80062d0:	e000ed04 	.word	0xe000ed04

080062d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80062d4:	b480      	push	{r7}
 80062d6:	b085      	sub	sp, #20
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80062dc:	4b0e      	ldr	r3, [pc, #56]	@ (8006318 <prvGetNextExpireTime+0x44>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <prvGetNextExpireTime+0x16>
 80062e6:	2201      	movs	r2, #1
 80062e8:	e000      	b.n	80062ec <prvGetNextExpireTime+0x18>
 80062ea:	2200      	movs	r2, #0
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d105      	bne.n	8006304 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80062f8:	4b07      	ldr	r3, [pc, #28]	@ (8006318 <prvGetNextExpireTime+0x44>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	60fb      	str	r3, [r7, #12]
 8006302:	e001      	b.n	8006308 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006304:	2300      	movs	r3, #0
 8006306:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006308:	68fb      	ldr	r3, [r7, #12]
}
 800630a:	4618      	mov	r0, r3
 800630c:	3714      	adds	r7, #20
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop
 8006318:	20000f04 	.word	0x20000f04

0800631c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b084      	sub	sp, #16
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006324:	f7ff fa64 	bl	80057f0 <xTaskGetTickCount>
 8006328:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800632a:	4b0b      	ldr	r3, [pc, #44]	@ (8006358 <prvSampleTimeNow+0x3c>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	68fa      	ldr	r2, [r7, #12]
 8006330:	429a      	cmp	r2, r3
 8006332:	d205      	bcs.n	8006340 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006334:	f000 f93a 	bl	80065ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	601a      	str	r2, [r3, #0]
 800633e:	e002      	b.n	8006346 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2200      	movs	r2, #0
 8006344:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006346:	4a04      	ldr	r2, [pc, #16]	@ (8006358 <prvSampleTimeNow+0x3c>)
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800634c:	68fb      	ldr	r3, [r7, #12]
}
 800634e:	4618      	mov	r0, r3
 8006350:	3710      	adds	r7, #16
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
 8006356:	bf00      	nop
 8006358:	20000f14 	.word	0x20000f14

0800635c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b086      	sub	sp, #24
 8006360:	af00      	add	r7, sp, #0
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	607a      	str	r2, [r7, #4]
 8006368:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800636a:	2300      	movs	r3, #0
 800636c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	68ba      	ldr	r2, [r7, #8]
 8006372:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	68fa      	ldr	r2, [r7, #12]
 8006378:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800637a:	68ba      	ldr	r2, [r7, #8]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	429a      	cmp	r2, r3
 8006380:	d812      	bhi.n	80063a8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006382:	687a      	ldr	r2, [r7, #4]
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	1ad2      	subs	r2, r2, r3
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	699b      	ldr	r3, [r3, #24]
 800638c:	429a      	cmp	r2, r3
 800638e:	d302      	bcc.n	8006396 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006390:	2301      	movs	r3, #1
 8006392:	617b      	str	r3, [r7, #20]
 8006394:	e01b      	b.n	80063ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006396:	4b10      	ldr	r3, [pc, #64]	@ (80063d8 <prvInsertTimerInActiveList+0x7c>)
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	3304      	adds	r3, #4
 800639e:	4619      	mov	r1, r3
 80063a0:	4610      	mov	r0, r2
 80063a2:	f7fe f9b8 	bl	8004716 <vListInsert>
 80063a6:	e012      	b.n	80063ce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80063a8:	687a      	ldr	r2, [r7, #4]
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d206      	bcs.n	80063be <prvInsertTimerInActiveList+0x62>
 80063b0:	68ba      	ldr	r2, [r7, #8]
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d302      	bcc.n	80063be <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80063b8:	2301      	movs	r3, #1
 80063ba:	617b      	str	r3, [r7, #20]
 80063bc:	e007      	b.n	80063ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80063be:	4b07      	ldr	r3, [pc, #28]	@ (80063dc <prvInsertTimerInActiveList+0x80>)
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	3304      	adds	r3, #4
 80063c6:	4619      	mov	r1, r3
 80063c8:	4610      	mov	r0, r2
 80063ca:	f7fe f9a4 	bl	8004716 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80063ce:	697b      	ldr	r3, [r7, #20]
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3718      	adds	r7, #24
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	20000f08 	.word	0x20000f08
 80063dc:	20000f04 	.word	0x20000f04

080063e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b08e      	sub	sp, #56	@ 0x38
 80063e4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80063e6:	e0ce      	b.n	8006586 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	da19      	bge.n	8006422 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80063ee:	1d3b      	adds	r3, r7, #4
 80063f0:	3304      	adds	r3, #4
 80063f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80063f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d10b      	bne.n	8006412 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80063fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063fe:	f383 8811 	msr	BASEPRI, r3
 8006402:	f3bf 8f6f 	isb	sy
 8006406:	f3bf 8f4f 	dsb	sy
 800640a:	61fb      	str	r3, [r7, #28]
}
 800640c:	bf00      	nop
 800640e:	bf00      	nop
 8006410:	e7fd      	b.n	800640e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006418:	6850      	ldr	r0, [r2, #4]
 800641a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800641c:	6892      	ldr	r2, [r2, #8]
 800641e:	4611      	mov	r1, r2
 8006420:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2b00      	cmp	r3, #0
 8006426:	f2c0 80ae 	blt.w	8006586 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800642e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006430:	695b      	ldr	r3, [r3, #20]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d004      	beq.n	8006440 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006438:	3304      	adds	r3, #4
 800643a:	4618      	mov	r0, r3
 800643c:	f7fe f9a4 	bl	8004788 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006440:	463b      	mov	r3, r7
 8006442:	4618      	mov	r0, r3
 8006444:	f7ff ff6a 	bl	800631c <prvSampleTimeNow>
 8006448:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2b09      	cmp	r3, #9
 800644e:	f200 8097 	bhi.w	8006580 <prvProcessReceivedCommands+0x1a0>
 8006452:	a201      	add	r2, pc, #4	@ (adr r2, 8006458 <prvProcessReceivedCommands+0x78>)
 8006454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006458:	08006481 	.word	0x08006481
 800645c:	08006481 	.word	0x08006481
 8006460:	08006481 	.word	0x08006481
 8006464:	080064f7 	.word	0x080064f7
 8006468:	0800650b 	.word	0x0800650b
 800646c:	08006557 	.word	0x08006557
 8006470:	08006481 	.word	0x08006481
 8006474:	08006481 	.word	0x08006481
 8006478:	080064f7 	.word	0x080064f7
 800647c:	0800650b 	.word	0x0800650b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006482:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006486:	f043 0301 	orr.w	r3, r3, #1
 800648a:	b2da      	uxtb	r2, r3
 800648c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800648e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006492:	68ba      	ldr	r2, [r7, #8]
 8006494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006496:	699b      	ldr	r3, [r3, #24]
 8006498:	18d1      	adds	r1, r2, r3
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800649e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064a0:	f7ff ff5c 	bl	800635c <prvInsertTimerInActiveList>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d06c      	beq.n	8006584 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80064aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ac:	6a1b      	ldr	r3, [r3, #32]
 80064ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064b0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80064b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064b8:	f003 0304 	and.w	r3, r3, #4
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d061      	beq.n	8006584 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80064c0:	68ba      	ldr	r2, [r7, #8]
 80064c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064c4:	699b      	ldr	r3, [r3, #24]
 80064c6:	441a      	add	r2, r3
 80064c8:	2300      	movs	r3, #0
 80064ca:	9300      	str	r3, [sp, #0]
 80064cc:	2300      	movs	r3, #0
 80064ce:	2100      	movs	r1, #0
 80064d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064d2:	f7ff fe01 	bl	80060d8 <xTimerGenericCommand>
 80064d6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80064d8:	6a3b      	ldr	r3, [r7, #32]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d152      	bne.n	8006584 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80064de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e2:	f383 8811 	msr	BASEPRI, r3
 80064e6:	f3bf 8f6f 	isb	sy
 80064ea:	f3bf 8f4f 	dsb	sy
 80064ee:	61bb      	str	r3, [r7, #24]
}
 80064f0:	bf00      	nop
 80064f2:	bf00      	nop
 80064f4:	e7fd      	b.n	80064f2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80064f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064fc:	f023 0301 	bic.w	r3, r3, #1
 8006500:	b2da      	uxtb	r2, r3
 8006502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006504:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006508:	e03d      	b.n	8006586 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800650a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800650c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006510:	f043 0301 	orr.w	r3, r3, #1
 8006514:	b2da      	uxtb	r2, r3
 8006516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006518:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800651c:	68ba      	ldr	r2, [r7, #8]
 800651e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006520:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006524:	699b      	ldr	r3, [r3, #24]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d10b      	bne.n	8006542 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800652a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800652e:	f383 8811 	msr	BASEPRI, r3
 8006532:	f3bf 8f6f 	isb	sy
 8006536:	f3bf 8f4f 	dsb	sy
 800653a:	617b      	str	r3, [r7, #20]
}
 800653c:	bf00      	nop
 800653e:	bf00      	nop
 8006540:	e7fd      	b.n	800653e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006544:	699a      	ldr	r2, [r3, #24]
 8006546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006548:	18d1      	adds	r1, r2, r3
 800654a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800654e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006550:	f7ff ff04 	bl	800635c <prvInsertTimerInActiveList>
					break;
 8006554:	e017      	b.n	8006586 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006558:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800655c:	f003 0302 	and.w	r3, r3, #2
 8006560:	2b00      	cmp	r3, #0
 8006562:	d103      	bne.n	800656c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006564:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006566:	f000 fbe7 	bl	8006d38 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800656a:	e00c      	b.n	8006586 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800656c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800656e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006572:	f023 0301 	bic.w	r3, r3, #1
 8006576:	b2da      	uxtb	r2, r3
 8006578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800657a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800657e:	e002      	b.n	8006586 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006580:	bf00      	nop
 8006582:	e000      	b.n	8006586 <prvProcessReceivedCommands+0x1a6>
					break;
 8006584:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006586:	4b08      	ldr	r3, [pc, #32]	@ (80065a8 <prvProcessReceivedCommands+0x1c8>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	1d39      	adds	r1, r7, #4
 800658c:	2200      	movs	r2, #0
 800658e:	4618      	mov	r0, r3
 8006590:	f7fe fbce 	bl	8004d30 <xQueueReceive>
 8006594:	4603      	mov	r3, r0
 8006596:	2b00      	cmp	r3, #0
 8006598:	f47f af26 	bne.w	80063e8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800659c:	bf00      	nop
 800659e:	bf00      	nop
 80065a0:	3730      	adds	r7, #48	@ 0x30
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop
 80065a8:	20000f0c 	.word	0x20000f0c

080065ac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b088      	sub	sp, #32
 80065b0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80065b2:	e049      	b.n	8006648 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80065b4:	4b2e      	ldr	r3, [pc, #184]	@ (8006670 <prvSwitchTimerLists+0xc4>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065be:	4b2c      	ldr	r3, [pc, #176]	@ (8006670 <prvSwitchTimerLists+0xc4>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	68db      	ldr	r3, [r3, #12]
 80065c6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	3304      	adds	r3, #4
 80065cc:	4618      	mov	r0, r3
 80065ce:	f7fe f8db 	bl	8004788 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6a1b      	ldr	r3, [r3, #32]
 80065d6:	68f8      	ldr	r0, [r7, #12]
 80065d8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065e0:	f003 0304 	and.w	r3, r3, #4
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d02f      	beq.n	8006648 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	699b      	ldr	r3, [r3, #24]
 80065ec:	693a      	ldr	r2, [r7, #16]
 80065ee:	4413      	add	r3, r2
 80065f0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80065f2:	68ba      	ldr	r2, [r7, #8]
 80065f4:	693b      	ldr	r3, [r7, #16]
 80065f6:	429a      	cmp	r2, r3
 80065f8:	d90e      	bls.n	8006618 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	68ba      	ldr	r2, [r7, #8]
 80065fe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	68fa      	ldr	r2, [r7, #12]
 8006604:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006606:	4b1a      	ldr	r3, [pc, #104]	@ (8006670 <prvSwitchTimerLists+0xc4>)
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	3304      	adds	r3, #4
 800660e:	4619      	mov	r1, r3
 8006610:	4610      	mov	r0, r2
 8006612:	f7fe f880 	bl	8004716 <vListInsert>
 8006616:	e017      	b.n	8006648 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006618:	2300      	movs	r3, #0
 800661a:	9300      	str	r3, [sp, #0]
 800661c:	2300      	movs	r3, #0
 800661e:	693a      	ldr	r2, [r7, #16]
 8006620:	2100      	movs	r1, #0
 8006622:	68f8      	ldr	r0, [r7, #12]
 8006624:	f7ff fd58 	bl	80060d8 <xTimerGenericCommand>
 8006628:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d10b      	bne.n	8006648 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006634:	f383 8811 	msr	BASEPRI, r3
 8006638:	f3bf 8f6f 	isb	sy
 800663c:	f3bf 8f4f 	dsb	sy
 8006640:	603b      	str	r3, [r7, #0]
}
 8006642:	bf00      	nop
 8006644:	bf00      	nop
 8006646:	e7fd      	b.n	8006644 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006648:	4b09      	ldr	r3, [pc, #36]	@ (8006670 <prvSwitchTimerLists+0xc4>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1b0      	bne.n	80065b4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006652:	4b07      	ldr	r3, [pc, #28]	@ (8006670 <prvSwitchTimerLists+0xc4>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006658:	4b06      	ldr	r3, [pc, #24]	@ (8006674 <prvSwitchTimerLists+0xc8>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a04      	ldr	r2, [pc, #16]	@ (8006670 <prvSwitchTimerLists+0xc4>)
 800665e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006660:	4a04      	ldr	r2, [pc, #16]	@ (8006674 <prvSwitchTimerLists+0xc8>)
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	6013      	str	r3, [r2, #0]
}
 8006666:	bf00      	nop
 8006668:	3718      	adds	r7, #24
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
 800666e:	bf00      	nop
 8006670:	20000f04 	.word	0x20000f04
 8006674:	20000f08 	.word	0x20000f08

08006678 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b082      	sub	sp, #8
 800667c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800667e:	f000 f96b 	bl	8006958 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006682:	4b15      	ldr	r3, [pc, #84]	@ (80066d8 <prvCheckForValidListAndQueue+0x60>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d120      	bne.n	80066cc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800668a:	4814      	ldr	r0, [pc, #80]	@ (80066dc <prvCheckForValidListAndQueue+0x64>)
 800668c:	f7fd fff2 	bl	8004674 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006690:	4813      	ldr	r0, [pc, #76]	@ (80066e0 <prvCheckForValidListAndQueue+0x68>)
 8006692:	f7fd ffef 	bl	8004674 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006696:	4b13      	ldr	r3, [pc, #76]	@ (80066e4 <prvCheckForValidListAndQueue+0x6c>)
 8006698:	4a10      	ldr	r2, [pc, #64]	@ (80066dc <prvCheckForValidListAndQueue+0x64>)
 800669a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800669c:	4b12      	ldr	r3, [pc, #72]	@ (80066e8 <prvCheckForValidListAndQueue+0x70>)
 800669e:	4a10      	ldr	r2, [pc, #64]	@ (80066e0 <prvCheckForValidListAndQueue+0x68>)
 80066a0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80066a2:	2300      	movs	r3, #0
 80066a4:	9300      	str	r3, [sp, #0]
 80066a6:	4b11      	ldr	r3, [pc, #68]	@ (80066ec <prvCheckForValidListAndQueue+0x74>)
 80066a8:	4a11      	ldr	r2, [pc, #68]	@ (80066f0 <prvCheckForValidListAndQueue+0x78>)
 80066aa:	2110      	movs	r1, #16
 80066ac:	200a      	movs	r0, #10
 80066ae:	f7fe f8ff 	bl	80048b0 <xQueueGenericCreateStatic>
 80066b2:	4603      	mov	r3, r0
 80066b4:	4a08      	ldr	r2, [pc, #32]	@ (80066d8 <prvCheckForValidListAndQueue+0x60>)
 80066b6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80066b8:	4b07      	ldr	r3, [pc, #28]	@ (80066d8 <prvCheckForValidListAndQueue+0x60>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d005      	beq.n	80066cc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80066c0:	4b05      	ldr	r3, [pc, #20]	@ (80066d8 <prvCheckForValidListAndQueue+0x60>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	490b      	ldr	r1, [pc, #44]	@ (80066f4 <prvCheckForValidListAndQueue+0x7c>)
 80066c6:	4618      	mov	r0, r3
 80066c8:	f7fe fd24 	bl	8005114 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80066cc:	f000 f976 	bl	80069bc <vPortExitCritical>
}
 80066d0:	bf00      	nop
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	bf00      	nop
 80066d8:	20000f0c 	.word	0x20000f0c
 80066dc:	20000edc 	.word	0x20000edc
 80066e0:	20000ef0 	.word	0x20000ef0
 80066e4:	20000f04 	.word	0x20000f04
 80066e8:	20000f08 	.word	0x20000f08
 80066ec:	20000fb8 	.word	0x20000fb8
 80066f0:	20000f18 	.word	0x20000f18
 80066f4:	080071f0 	.word	0x080071f0

080066f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80066f8:	b480      	push	{r7}
 80066fa:	b085      	sub	sp, #20
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	60f8      	str	r0, [r7, #12]
 8006700:	60b9      	str	r1, [r7, #8]
 8006702:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	3b04      	subs	r3, #4
 8006708:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006710:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	3b04      	subs	r3, #4
 8006716:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	f023 0201 	bic.w	r2, r3, #1
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	3b04      	subs	r3, #4
 8006726:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006728:	4a0c      	ldr	r2, [pc, #48]	@ (800675c <pxPortInitialiseStack+0x64>)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	3b14      	subs	r3, #20
 8006732:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	3b04      	subs	r3, #4
 800673e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f06f 0202 	mvn.w	r2, #2
 8006746:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	3b20      	subs	r3, #32
 800674c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800674e:	68fb      	ldr	r3, [r7, #12]
}
 8006750:	4618      	mov	r0, r3
 8006752:	3714      	adds	r7, #20
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr
 800675c:	08006761 	.word	0x08006761

08006760 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006760:	b480      	push	{r7}
 8006762:	b085      	sub	sp, #20
 8006764:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006766:	2300      	movs	r3, #0
 8006768:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800676a:	4b13      	ldr	r3, [pc, #76]	@ (80067b8 <prvTaskExitError+0x58>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006772:	d00b      	beq.n	800678c <prvTaskExitError+0x2c>
	__asm volatile
 8006774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006778:	f383 8811 	msr	BASEPRI, r3
 800677c:	f3bf 8f6f 	isb	sy
 8006780:	f3bf 8f4f 	dsb	sy
 8006784:	60fb      	str	r3, [r7, #12]
}
 8006786:	bf00      	nop
 8006788:	bf00      	nop
 800678a:	e7fd      	b.n	8006788 <prvTaskExitError+0x28>
	__asm volatile
 800678c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006790:	f383 8811 	msr	BASEPRI, r3
 8006794:	f3bf 8f6f 	isb	sy
 8006798:	f3bf 8f4f 	dsb	sy
 800679c:	60bb      	str	r3, [r7, #8]
}
 800679e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80067a0:	bf00      	nop
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d0fc      	beq.n	80067a2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80067a8:	bf00      	nop
 80067aa:	bf00      	nop
 80067ac:	3714      	adds	r7, #20
 80067ae:	46bd      	mov	sp, r7
 80067b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b4:	4770      	bx	lr
 80067b6:	bf00      	nop
 80067b8:	2000002c 	.word	0x2000002c
 80067bc:	00000000 	.word	0x00000000

080067c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80067c0:	4b07      	ldr	r3, [pc, #28]	@ (80067e0 <pxCurrentTCBConst2>)
 80067c2:	6819      	ldr	r1, [r3, #0]
 80067c4:	6808      	ldr	r0, [r1, #0]
 80067c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ca:	f380 8809 	msr	PSP, r0
 80067ce:	f3bf 8f6f 	isb	sy
 80067d2:	f04f 0000 	mov.w	r0, #0
 80067d6:	f380 8811 	msr	BASEPRI, r0
 80067da:	4770      	bx	lr
 80067dc:	f3af 8000 	nop.w

080067e0 <pxCurrentTCBConst2>:
 80067e0:	200009dc 	.word	0x200009dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80067e4:	bf00      	nop
 80067e6:	bf00      	nop

080067e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80067e8:	4808      	ldr	r0, [pc, #32]	@ (800680c <prvPortStartFirstTask+0x24>)
 80067ea:	6800      	ldr	r0, [r0, #0]
 80067ec:	6800      	ldr	r0, [r0, #0]
 80067ee:	f380 8808 	msr	MSP, r0
 80067f2:	f04f 0000 	mov.w	r0, #0
 80067f6:	f380 8814 	msr	CONTROL, r0
 80067fa:	b662      	cpsie	i
 80067fc:	b661      	cpsie	f
 80067fe:	f3bf 8f4f 	dsb	sy
 8006802:	f3bf 8f6f 	isb	sy
 8006806:	df00      	svc	0
 8006808:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800680a:	bf00      	nop
 800680c:	e000ed08 	.word	0xe000ed08

08006810 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b086      	sub	sp, #24
 8006814:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006816:	4b47      	ldr	r3, [pc, #284]	@ (8006934 <xPortStartScheduler+0x124>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a47      	ldr	r2, [pc, #284]	@ (8006938 <xPortStartScheduler+0x128>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d10b      	bne.n	8006838 <xPortStartScheduler+0x28>
	__asm volatile
 8006820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006824:	f383 8811 	msr	BASEPRI, r3
 8006828:	f3bf 8f6f 	isb	sy
 800682c:	f3bf 8f4f 	dsb	sy
 8006830:	613b      	str	r3, [r7, #16]
}
 8006832:	bf00      	nop
 8006834:	bf00      	nop
 8006836:	e7fd      	b.n	8006834 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006838:	4b3e      	ldr	r3, [pc, #248]	@ (8006934 <xPortStartScheduler+0x124>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a3f      	ldr	r2, [pc, #252]	@ (800693c <xPortStartScheduler+0x12c>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d10b      	bne.n	800685a <xPortStartScheduler+0x4a>
	__asm volatile
 8006842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006846:	f383 8811 	msr	BASEPRI, r3
 800684a:	f3bf 8f6f 	isb	sy
 800684e:	f3bf 8f4f 	dsb	sy
 8006852:	60fb      	str	r3, [r7, #12]
}
 8006854:	bf00      	nop
 8006856:	bf00      	nop
 8006858:	e7fd      	b.n	8006856 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800685a:	4b39      	ldr	r3, [pc, #228]	@ (8006940 <xPortStartScheduler+0x130>)
 800685c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	b2db      	uxtb	r3, r3
 8006864:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	22ff      	movs	r2, #255	@ 0xff
 800686a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	781b      	ldrb	r3, [r3, #0]
 8006870:	b2db      	uxtb	r3, r3
 8006872:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006874:	78fb      	ldrb	r3, [r7, #3]
 8006876:	b2db      	uxtb	r3, r3
 8006878:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800687c:	b2da      	uxtb	r2, r3
 800687e:	4b31      	ldr	r3, [pc, #196]	@ (8006944 <xPortStartScheduler+0x134>)
 8006880:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006882:	4b31      	ldr	r3, [pc, #196]	@ (8006948 <xPortStartScheduler+0x138>)
 8006884:	2207      	movs	r2, #7
 8006886:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006888:	e009      	b.n	800689e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800688a:	4b2f      	ldr	r3, [pc, #188]	@ (8006948 <xPortStartScheduler+0x138>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	3b01      	subs	r3, #1
 8006890:	4a2d      	ldr	r2, [pc, #180]	@ (8006948 <xPortStartScheduler+0x138>)
 8006892:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006894:	78fb      	ldrb	r3, [r7, #3]
 8006896:	b2db      	uxtb	r3, r3
 8006898:	005b      	lsls	r3, r3, #1
 800689a:	b2db      	uxtb	r3, r3
 800689c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800689e:	78fb      	ldrb	r3, [r7, #3]
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068a6:	2b80      	cmp	r3, #128	@ 0x80
 80068a8:	d0ef      	beq.n	800688a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80068aa:	4b27      	ldr	r3, [pc, #156]	@ (8006948 <xPortStartScheduler+0x138>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f1c3 0307 	rsb	r3, r3, #7
 80068b2:	2b04      	cmp	r3, #4
 80068b4:	d00b      	beq.n	80068ce <xPortStartScheduler+0xbe>
	__asm volatile
 80068b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ba:	f383 8811 	msr	BASEPRI, r3
 80068be:	f3bf 8f6f 	isb	sy
 80068c2:	f3bf 8f4f 	dsb	sy
 80068c6:	60bb      	str	r3, [r7, #8]
}
 80068c8:	bf00      	nop
 80068ca:	bf00      	nop
 80068cc:	e7fd      	b.n	80068ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80068ce:	4b1e      	ldr	r3, [pc, #120]	@ (8006948 <xPortStartScheduler+0x138>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	021b      	lsls	r3, r3, #8
 80068d4:	4a1c      	ldr	r2, [pc, #112]	@ (8006948 <xPortStartScheduler+0x138>)
 80068d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80068d8:	4b1b      	ldr	r3, [pc, #108]	@ (8006948 <xPortStartScheduler+0x138>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80068e0:	4a19      	ldr	r2, [pc, #100]	@ (8006948 <xPortStartScheduler+0x138>)
 80068e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	b2da      	uxtb	r2, r3
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80068ec:	4b17      	ldr	r3, [pc, #92]	@ (800694c <xPortStartScheduler+0x13c>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4a16      	ldr	r2, [pc, #88]	@ (800694c <xPortStartScheduler+0x13c>)
 80068f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80068f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80068f8:	4b14      	ldr	r3, [pc, #80]	@ (800694c <xPortStartScheduler+0x13c>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a13      	ldr	r2, [pc, #76]	@ (800694c <xPortStartScheduler+0x13c>)
 80068fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006902:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006904:	f000 f8da 	bl	8006abc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006908:	4b11      	ldr	r3, [pc, #68]	@ (8006950 <xPortStartScheduler+0x140>)
 800690a:	2200      	movs	r2, #0
 800690c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800690e:	f000 f8f9 	bl	8006b04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006912:	4b10      	ldr	r3, [pc, #64]	@ (8006954 <xPortStartScheduler+0x144>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a0f      	ldr	r2, [pc, #60]	@ (8006954 <xPortStartScheduler+0x144>)
 8006918:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800691c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800691e:	f7ff ff63 	bl	80067e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006922:	f7ff f82f 	bl	8005984 <vTaskSwitchContext>
	prvTaskExitError();
 8006926:	f7ff ff1b 	bl	8006760 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800692a:	2300      	movs	r3, #0
}
 800692c:	4618      	mov	r0, r3
 800692e:	3718      	adds	r7, #24
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}
 8006934:	e000ed00 	.word	0xe000ed00
 8006938:	410fc271 	.word	0x410fc271
 800693c:	410fc270 	.word	0x410fc270
 8006940:	e000e400 	.word	0xe000e400
 8006944:	20001008 	.word	0x20001008
 8006948:	2000100c 	.word	0x2000100c
 800694c:	e000ed20 	.word	0xe000ed20
 8006950:	2000002c 	.word	0x2000002c
 8006954:	e000ef34 	.word	0xe000ef34

08006958 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
	__asm volatile
 800695e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006962:	f383 8811 	msr	BASEPRI, r3
 8006966:	f3bf 8f6f 	isb	sy
 800696a:	f3bf 8f4f 	dsb	sy
 800696e:	607b      	str	r3, [r7, #4]
}
 8006970:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006972:	4b10      	ldr	r3, [pc, #64]	@ (80069b4 <vPortEnterCritical+0x5c>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	3301      	adds	r3, #1
 8006978:	4a0e      	ldr	r2, [pc, #56]	@ (80069b4 <vPortEnterCritical+0x5c>)
 800697a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800697c:	4b0d      	ldr	r3, [pc, #52]	@ (80069b4 <vPortEnterCritical+0x5c>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2b01      	cmp	r3, #1
 8006982:	d110      	bne.n	80069a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006984:	4b0c      	ldr	r3, [pc, #48]	@ (80069b8 <vPortEnterCritical+0x60>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	b2db      	uxtb	r3, r3
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00b      	beq.n	80069a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800698e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006992:	f383 8811 	msr	BASEPRI, r3
 8006996:	f3bf 8f6f 	isb	sy
 800699a:	f3bf 8f4f 	dsb	sy
 800699e:	603b      	str	r3, [r7, #0]
}
 80069a0:	bf00      	nop
 80069a2:	bf00      	nop
 80069a4:	e7fd      	b.n	80069a2 <vPortEnterCritical+0x4a>
	}
}
 80069a6:	bf00      	nop
 80069a8:	370c      	adds	r7, #12
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr
 80069b2:	bf00      	nop
 80069b4:	2000002c 	.word	0x2000002c
 80069b8:	e000ed04 	.word	0xe000ed04

080069bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80069bc:	b480      	push	{r7}
 80069be:	b083      	sub	sp, #12
 80069c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80069c2:	4b12      	ldr	r3, [pc, #72]	@ (8006a0c <vPortExitCritical+0x50>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d10b      	bne.n	80069e2 <vPortExitCritical+0x26>
	__asm volatile
 80069ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ce:	f383 8811 	msr	BASEPRI, r3
 80069d2:	f3bf 8f6f 	isb	sy
 80069d6:	f3bf 8f4f 	dsb	sy
 80069da:	607b      	str	r3, [r7, #4]
}
 80069dc:	bf00      	nop
 80069de:	bf00      	nop
 80069e0:	e7fd      	b.n	80069de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80069e2:	4b0a      	ldr	r3, [pc, #40]	@ (8006a0c <vPortExitCritical+0x50>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	3b01      	subs	r3, #1
 80069e8:	4a08      	ldr	r2, [pc, #32]	@ (8006a0c <vPortExitCritical+0x50>)
 80069ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80069ec:	4b07      	ldr	r3, [pc, #28]	@ (8006a0c <vPortExitCritical+0x50>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d105      	bne.n	8006a00 <vPortExitCritical+0x44>
 80069f4:	2300      	movs	r3, #0
 80069f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	f383 8811 	msr	BASEPRI, r3
}
 80069fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006a00:	bf00      	nop
 8006a02:	370c      	adds	r7, #12
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr
 8006a0c:	2000002c 	.word	0x2000002c

08006a10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006a10:	f3ef 8009 	mrs	r0, PSP
 8006a14:	f3bf 8f6f 	isb	sy
 8006a18:	4b15      	ldr	r3, [pc, #84]	@ (8006a70 <pxCurrentTCBConst>)
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	f01e 0f10 	tst.w	lr, #16
 8006a20:	bf08      	it	eq
 8006a22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006a26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a2a:	6010      	str	r0, [r2, #0]
 8006a2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006a30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006a34:	f380 8811 	msr	BASEPRI, r0
 8006a38:	f3bf 8f4f 	dsb	sy
 8006a3c:	f3bf 8f6f 	isb	sy
 8006a40:	f7fe ffa0 	bl	8005984 <vTaskSwitchContext>
 8006a44:	f04f 0000 	mov.w	r0, #0
 8006a48:	f380 8811 	msr	BASEPRI, r0
 8006a4c:	bc09      	pop	{r0, r3}
 8006a4e:	6819      	ldr	r1, [r3, #0]
 8006a50:	6808      	ldr	r0, [r1, #0]
 8006a52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a56:	f01e 0f10 	tst.w	lr, #16
 8006a5a:	bf08      	it	eq
 8006a5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006a60:	f380 8809 	msr	PSP, r0
 8006a64:	f3bf 8f6f 	isb	sy
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	f3af 8000 	nop.w

08006a70 <pxCurrentTCBConst>:
 8006a70:	200009dc 	.word	0x200009dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006a74:	bf00      	nop
 8006a76:	bf00      	nop

08006a78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b082      	sub	sp, #8
 8006a7c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a82:	f383 8811 	msr	BASEPRI, r3
 8006a86:	f3bf 8f6f 	isb	sy
 8006a8a:	f3bf 8f4f 	dsb	sy
 8006a8e:	607b      	str	r3, [r7, #4]
}
 8006a90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006a92:	f7fe febd 	bl	8005810 <xTaskIncrementTick>
 8006a96:	4603      	mov	r3, r0
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d003      	beq.n	8006aa4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006a9c:	4b06      	ldr	r3, [pc, #24]	@ (8006ab8 <xPortSysTickHandler+0x40>)
 8006a9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006aa2:	601a      	str	r2, [r3, #0]
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	f383 8811 	msr	BASEPRI, r3
}
 8006aae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006ab0:	bf00      	nop
 8006ab2:	3708      	adds	r7, #8
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}
 8006ab8:	e000ed04 	.word	0xe000ed04

08006abc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006abc:	b480      	push	{r7}
 8006abe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8006af0 <vPortSetupTimerInterrupt+0x34>)
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8006af4 <vPortSetupTimerInterrupt+0x38>)
 8006ac8:	2200      	movs	r2, #0
 8006aca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006acc:	4b0a      	ldr	r3, [pc, #40]	@ (8006af8 <vPortSetupTimerInterrupt+0x3c>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a0a      	ldr	r2, [pc, #40]	@ (8006afc <vPortSetupTimerInterrupt+0x40>)
 8006ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ad6:	099b      	lsrs	r3, r3, #6
 8006ad8:	4a09      	ldr	r2, [pc, #36]	@ (8006b00 <vPortSetupTimerInterrupt+0x44>)
 8006ada:	3b01      	subs	r3, #1
 8006adc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006ade:	4b04      	ldr	r3, [pc, #16]	@ (8006af0 <vPortSetupTimerInterrupt+0x34>)
 8006ae0:	2207      	movs	r2, #7
 8006ae2:	601a      	str	r2, [r3, #0]
}
 8006ae4:	bf00      	nop
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop
 8006af0:	e000e010 	.word	0xe000e010
 8006af4:	e000e018 	.word	0xe000e018
 8006af8:	20000020 	.word	0x20000020
 8006afc:	10624dd3 	.word	0x10624dd3
 8006b00:	e000e014 	.word	0xe000e014

08006b04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006b04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006b14 <vPortEnableVFP+0x10>
 8006b08:	6801      	ldr	r1, [r0, #0]
 8006b0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006b0e:	6001      	str	r1, [r0, #0]
 8006b10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006b12:	bf00      	nop
 8006b14:	e000ed88 	.word	0xe000ed88

08006b18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006b18:	b480      	push	{r7}
 8006b1a:	b085      	sub	sp, #20
 8006b1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006b1e:	f3ef 8305 	mrs	r3, IPSR
 8006b22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	2b0f      	cmp	r3, #15
 8006b28:	d915      	bls.n	8006b56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006b2a:	4a18      	ldr	r2, [pc, #96]	@ (8006b8c <vPortValidateInterruptPriority+0x74>)
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	4413      	add	r3, r2
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006b34:	4b16      	ldr	r3, [pc, #88]	@ (8006b90 <vPortValidateInterruptPriority+0x78>)
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	7afa      	ldrb	r2, [r7, #11]
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d20b      	bcs.n	8006b56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b42:	f383 8811 	msr	BASEPRI, r3
 8006b46:	f3bf 8f6f 	isb	sy
 8006b4a:	f3bf 8f4f 	dsb	sy
 8006b4e:	607b      	str	r3, [r7, #4]
}
 8006b50:	bf00      	nop
 8006b52:	bf00      	nop
 8006b54:	e7fd      	b.n	8006b52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006b56:	4b0f      	ldr	r3, [pc, #60]	@ (8006b94 <vPortValidateInterruptPriority+0x7c>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006b5e:	4b0e      	ldr	r3, [pc, #56]	@ (8006b98 <vPortValidateInterruptPriority+0x80>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	429a      	cmp	r2, r3
 8006b64:	d90b      	bls.n	8006b7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b6a:	f383 8811 	msr	BASEPRI, r3
 8006b6e:	f3bf 8f6f 	isb	sy
 8006b72:	f3bf 8f4f 	dsb	sy
 8006b76:	603b      	str	r3, [r7, #0]
}
 8006b78:	bf00      	nop
 8006b7a:	bf00      	nop
 8006b7c:	e7fd      	b.n	8006b7a <vPortValidateInterruptPriority+0x62>
	}
 8006b7e:	bf00      	nop
 8006b80:	3714      	adds	r7, #20
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr
 8006b8a:	bf00      	nop
 8006b8c:	e000e3f0 	.word	0xe000e3f0
 8006b90:	20001008 	.word	0x20001008
 8006b94:	e000ed0c 	.word	0xe000ed0c
 8006b98:	2000100c 	.word	0x2000100c

08006b9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b08a      	sub	sp, #40	@ 0x28
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006ba8:	f7fe fd76 	bl	8005698 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006bac:	4b5c      	ldr	r3, [pc, #368]	@ (8006d20 <pvPortMalloc+0x184>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d101      	bne.n	8006bb8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006bb4:	f000 f924 	bl	8006e00 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006bb8:	4b5a      	ldr	r3, [pc, #360]	@ (8006d24 <pvPortMalloc+0x188>)
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	4013      	ands	r3, r2
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	f040 8095 	bne.w	8006cf0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d01e      	beq.n	8006c0a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006bcc:	2208      	movs	r2, #8
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4413      	add	r3, r2
 8006bd2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f003 0307 	and.w	r3, r3, #7
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d015      	beq.n	8006c0a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f023 0307 	bic.w	r3, r3, #7
 8006be4:	3308      	adds	r3, #8
 8006be6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f003 0307 	and.w	r3, r3, #7
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d00b      	beq.n	8006c0a <pvPortMalloc+0x6e>
	__asm volatile
 8006bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bf6:	f383 8811 	msr	BASEPRI, r3
 8006bfa:	f3bf 8f6f 	isb	sy
 8006bfe:	f3bf 8f4f 	dsb	sy
 8006c02:	617b      	str	r3, [r7, #20]
}
 8006c04:	bf00      	nop
 8006c06:	bf00      	nop
 8006c08:	e7fd      	b.n	8006c06 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d06f      	beq.n	8006cf0 <pvPortMalloc+0x154>
 8006c10:	4b45      	ldr	r3, [pc, #276]	@ (8006d28 <pvPortMalloc+0x18c>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	687a      	ldr	r2, [r7, #4]
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d86a      	bhi.n	8006cf0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006c1a:	4b44      	ldr	r3, [pc, #272]	@ (8006d2c <pvPortMalloc+0x190>)
 8006c1c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006c1e:	4b43      	ldr	r3, [pc, #268]	@ (8006d2c <pvPortMalloc+0x190>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c24:	e004      	b.n	8006c30 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c28:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	687a      	ldr	r2, [r7, #4]
 8006c36:	429a      	cmp	r2, r3
 8006c38:	d903      	bls.n	8006c42 <pvPortMalloc+0xa6>
 8006c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d1f1      	bne.n	8006c26 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006c42:	4b37      	ldr	r3, [pc, #220]	@ (8006d20 <pvPortMalloc+0x184>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d051      	beq.n	8006cf0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006c4c:	6a3b      	ldr	r3, [r7, #32]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	2208      	movs	r2, #8
 8006c52:	4413      	add	r3, r2
 8006c54:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	6a3b      	ldr	r3, [r7, #32]
 8006c5c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c60:	685a      	ldr	r2, [r3, #4]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	1ad2      	subs	r2, r2, r3
 8006c66:	2308      	movs	r3, #8
 8006c68:	005b      	lsls	r3, r3, #1
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d920      	bls.n	8006cb0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006c6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	4413      	add	r3, r2
 8006c74:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c76:	69bb      	ldr	r3, [r7, #24]
 8006c78:	f003 0307 	and.w	r3, r3, #7
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d00b      	beq.n	8006c98 <pvPortMalloc+0xfc>
	__asm volatile
 8006c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c84:	f383 8811 	msr	BASEPRI, r3
 8006c88:	f3bf 8f6f 	isb	sy
 8006c8c:	f3bf 8f4f 	dsb	sy
 8006c90:	613b      	str	r3, [r7, #16]
}
 8006c92:	bf00      	nop
 8006c94:	bf00      	nop
 8006c96:	e7fd      	b.n	8006c94 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9a:	685a      	ldr	r2, [r3, #4]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	1ad2      	subs	r2, r2, r3
 8006ca0:	69bb      	ldr	r3, [r7, #24]
 8006ca2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006caa:	69b8      	ldr	r0, [r7, #24]
 8006cac:	f000 f90a 	bl	8006ec4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006cb0:	4b1d      	ldr	r3, [pc, #116]	@ (8006d28 <pvPortMalloc+0x18c>)
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	1ad3      	subs	r3, r2, r3
 8006cba:	4a1b      	ldr	r2, [pc, #108]	@ (8006d28 <pvPortMalloc+0x18c>)
 8006cbc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006cbe:	4b1a      	ldr	r3, [pc, #104]	@ (8006d28 <pvPortMalloc+0x18c>)
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	4b1b      	ldr	r3, [pc, #108]	@ (8006d30 <pvPortMalloc+0x194>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d203      	bcs.n	8006cd2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006cca:	4b17      	ldr	r3, [pc, #92]	@ (8006d28 <pvPortMalloc+0x18c>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a18      	ldr	r2, [pc, #96]	@ (8006d30 <pvPortMalloc+0x194>)
 8006cd0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd4:	685a      	ldr	r2, [r3, #4]
 8006cd6:	4b13      	ldr	r3, [pc, #76]	@ (8006d24 <pvPortMalloc+0x188>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	431a      	orrs	r2, r3
 8006cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cde:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006ce6:	4b13      	ldr	r3, [pc, #76]	@ (8006d34 <pvPortMalloc+0x198>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	3301      	adds	r3, #1
 8006cec:	4a11      	ldr	r2, [pc, #68]	@ (8006d34 <pvPortMalloc+0x198>)
 8006cee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006cf0:	f7fe fce0 	bl	80056b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006cf4:	69fb      	ldr	r3, [r7, #28]
 8006cf6:	f003 0307 	and.w	r3, r3, #7
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00b      	beq.n	8006d16 <pvPortMalloc+0x17a>
	__asm volatile
 8006cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d02:	f383 8811 	msr	BASEPRI, r3
 8006d06:	f3bf 8f6f 	isb	sy
 8006d0a:	f3bf 8f4f 	dsb	sy
 8006d0e:	60fb      	str	r3, [r7, #12]
}
 8006d10:	bf00      	nop
 8006d12:	bf00      	nop
 8006d14:	e7fd      	b.n	8006d12 <pvPortMalloc+0x176>
	return pvReturn;
 8006d16:	69fb      	ldr	r3, [r7, #28]
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3728      	adds	r7, #40	@ 0x28
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	20004c18 	.word	0x20004c18
 8006d24:	20004c2c 	.word	0x20004c2c
 8006d28:	20004c1c 	.word	0x20004c1c
 8006d2c:	20004c10 	.word	0x20004c10
 8006d30:	20004c20 	.word	0x20004c20
 8006d34:	20004c24 	.word	0x20004c24

08006d38 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b086      	sub	sp, #24
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d04f      	beq.n	8006dea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006d4a:	2308      	movs	r3, #8
 8006d4c:	425b      	negs	r3, r3
 8006d4e:	697a      	ldr	r2, [r7, #20]
 8006d50:	4413      	add	r3, r2
 8006d52:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	685a      	ldr	r2, [r3, #4]
 8006d5c:	4b25      	ldr	r3, [pc, #148]	@ (8006df4 <vPortFree+0xbc>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4013      	ands	r3, r2
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d10b      	bne.n	8006d7e <vPortFree+0x46>
	__asm volatile
 8006d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d6a:	f383 8811 	msr	BASEPRI, r3
 8006d6e:	f3bf 8f6f 	isb	sy
 8006d72:	f3bf 8f4f 	dsb	sy
 8006d76:	60fb      	str	r3, [r7, #12]
}
 8006d78:	bf00      	nop
 8006d7a:	bf00      	nop
 8006d7c:	e7fd      	b.n	8006d7a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d00b      	beq.n	8006d9e <vPortFree+0x66>
	__asm volatile
 8006d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d8a:	f383 8811 	msr	BASEPRI, r3
 8006d8e:	f3bf 8f6f 	isb	sy
 8006d92:	f3bf 8f4f 	dsb	sy
 8006d96:	60bb      	str	r3, [r7, #8]
}
 8006d98:	bf00      	nop
 8006d9a:	bf00      	nop
 8006d9c:	e7fd      	b.n	8006d9a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	685a      	ldr	r2, [r3, #4]
 8006da2:	4b14      	ldr	r3, [pc, #80]	@ (8006df4 <vPortFree+0xbc>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4013      	ands	r3, r2
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d01e      	beq.n	8006dea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d11a      	bne.n	8006dea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	685a      	ldr	r2, [r3, #4]
 8006db8:	4b0e      	ldr	r3, [pc, #56]	@ (8006df4 <vPortFree+0xbc>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	43db      	mvns	r3, r3
 8006dbe:	401a      	ands	r2, r3
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006dc4:	f7fe fc68 	bl	8005698 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	685a      	ldr	r2, [r3, #4]
 8006dcc:	4b0a      	ldr	r3, [pc, #40]	@ (8006df8 <vPortFree+0xc0>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4413      	add	r3, r2
 8006dd2:	4a09      	ldr	r2, [pc, #36]	@ (8006df8 <vPortFree+0xc0>)
 8006dd4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006dd6:	6938      	ldr	r0, [r7, #16]
 8006dd8:	f000 f874 	bl	8006ec4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006ddc:	4b07      	ldr	r3, [pc, #28]	@ (8006dfc <vPortFree+0xc4>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	3301      	adds	r3, #1
 8006de2:	4a06      	ldr	r2, [pc, #24]	@ (8006dfc <vPortFree+0xc4>)
 8006de4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006de6:	f7fe fc65 	bl	80056b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006dea:	bf00      	nop
 8006dec:	3718      	adds	r7, #24
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bd80      	pop	{r7, pc}
 8006df2:	bf00      	nop
 8006df4:	20004c2c 	.word	0x20004c2c
 8006df8:	20004c1c 	.word	0x20004c1c
 8006dfc:	20004c28 	.word	0x20004c28

08006e00 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006e00:	b480      	push	{r7}
 8006e02:	b085      	sub	sp, #20
 8006e04:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006e06:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006e0a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006e0c:	4b27      	ldr	r3, [pc, #156]	@ (8006eac <prvHeapInit+0xac>)
 8006e0e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	f003 0307 	and.w	r3, r3, #7
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d00c      	beq.n	8006e34 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	3307      	adds	r3, #7
 8006e1e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f023 0307 	bic.w	r3, r3, #7
 8006e26:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006e28:	68ba      	ldr	r2, [r7, #8]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	1ad3      	subs	r3, r2, r3
 8006e2e:	4a1f      	ldr	r2, [pc, #124]	@ (8006eac <prvHeapInit+0xac>)
 8006e30:	4413      	add	r3, r2
 8006e32:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006e38:	4a1d      	ldr	r2, [pc, #116]	@ (8006eb0 <prvHeapInit+0xb0>)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006e3e:	4b1c      	ldr	r3, [pc, #112]	@ (8006eb0 <prvHeapInit+0xb0>)
 8006e40:	2200      	movs	r2, #0
 8006e42:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	68ba      	ldr	r2, [r7, #8]
 8006e48:	4413      	add	r3, r2
 8006e4a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006e4c:	2208      	movs	r2, #8
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	1a9b      	subs	r3, r3, r2
 8006e52:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f023 0307 	bic.w	r3, r3, #7
 8006e5a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	4a15      	ldr	r2, [pc, #84]	@ (8006eb4 <prvHeapInit+0xb4>)
 8006e60:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006e62:	4b14      	ldr	r3, [pc, #80]	@ (8006eb4 <prvHeapInit+0xb4>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	2200      	movs	r2, #0
 8006e68:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006e6a:	4b12      	ldr	r3, [pc, #72]	@ (8006eb4 <prvHeapInit+0xb4>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	68fa      	ldr	r2, [r7, #12]
 8006e7a:	1ad2      	subs	r2, r2, r3
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006e80:	4b0c      	ldr	r3, [pc, #48]	@ (8006eb4 <prvHeapInit+0xb4>)
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	685b      	ldr	r3, [r3, #4]
 8006e8c:	4a0a      	ldr	r2, [pc, #40]	@ (8006eb8 <prvHeapInit+0xb8>)
 8006e8e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	4a09      	ldr	r2, [pc, #36]	@ (8006ebc <prvHeapInit+0xbc>)
 8006e96:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006e98:	4b09      	ldr	r3, [pc, #36]	@ (8006ec0 <prvHeapInit+0xc0>)
 8006e9a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006e9e:	601a      	str	r2, [r3, #0]
}
 8006ea0:	bf00      	nop
 8006ea2:	3714      	adds	r7, #20
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eaa:	4770      	bx	lr
 8006eac:	20001010 	.word	0x20001010
 8006eb0:	20004c10 	.word	0x20004c10
 8006eb4:	20004c18 	.word	0x20004c18
 8006eb8:	20004c20 	.word	0x20004c20
 8006ebc:	20004c1c 	.word	0x20004c1c
 8006ec0:	20004c2c 	.word	0x20004c2c

08006ec4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b085      	sub	sp, #20
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006ecc:	4b28      	ldr	r3, [pc, #160]	@ (8006f70 <prvInsertBlockIntoFreeList+0xac>)
 8006ece:	60fb      	str	r3, [r7, #12]
 8006ed0:	e002      	b.n	8006ed8 <prvInsertBlockIntoFreeList+0x14>
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	60fb      	str	r3, [r7, #12]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	687a      	ldr	r2, [r7, #4]
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d8f7      	bhi.n	8006ed2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	68ba      	ldr	r2, [r7, #8]
 8006eec:	4413      	add	r3, r2
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d108      	bne.n	8006f06 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	685a      	ldr	r2, [r3, #4]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	685b      	ldr	r3, [r3, #4]
 8006efc:	441a      	add	r2, r3
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	68ba      	ldr	r2, [r7, #8]
 8006f10:	441a      	add	r2, r3
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d118      	bne.n	8006f4c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	4b15      	ldr	r3, [pc, #84]	@ (8006f74 <prvInsertBlockIntoFreeList+0xb0>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d00d      	beq.n	8006f42 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	685a      	ldr	r2, [r3, #4]
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	441a      	add	r2, r3
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	601a      	str	r2, [r3, #0]
 8006f40:	e008      	b.n	8006f54 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006f42:	4b0c      	ldr	r3, [pc, #48]	@ (8006f74 <prvInsertBlockIntoFreeList+0xb0>)
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	601a      	str	r2, [r3, #0]
 8006f4a:	e003      	b.n	8006f54 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006f54:	68fa      	ldr	r2, [r7, #12]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d002      	beq.n	8006f62 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	687a      	ldr	r2, [r7, #4]
 8006f60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f62:	bf00      	nop
 8006f64:	3714      	adds	r7, #20
 8006f66:	46bd      	mov	sp, r7
 8006f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6c:	4770      	bx	lr
 8006f6e:	bf00      	nop
 8006f70:	20004c10 	.word	0x20004c10
 8006f74:	20004c18 	.word	0x20004c18

08006f78 <__malloc_lock>:
 8006f78:	4801      	ldr	r0, [pc, #4]	@ (8006f80 <__malloc_lock+0x8>)
 8006f7a:	f000 b88b 	b.w	8007094 <__retarget_lock_acquire_recursive>
 8006f7e:	bf00      	nop
 8006f80:	20004d6c 	.word	0x20004d6c

08006f84 <__malloc_unlock>:
 8006f84:	4801      	ldr	r0, [pc, #4]	@ (8006f8c <__malloc_unlock+0x8>)
 8006f86:	f000 b886 	b.w	8007096 <__retarget_lock_release_recursive>
 8006f8a:	bf00      	nop
 8006f8c:	20004d6c 	.word	0x20004d6c

08006f90 <memset>:
 8006f90:	4402      	add	r2, r0
 8006f92:	4603      	mov	r3, r0
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d100      	bne.n	8006f9a <memset+0xa>
 8006f98:	4770      	bx	lr
 8006f9a:	f803 1b01 	strb.w	r1, [r3], #1
 8006f9e:	e7f9      	b.n	8006f94 <memset+0x4>

08006fa0 <_reclaim_reent>:
 8006fa0:	4b29      	ldr	r3, [pc, #164]	@ (8007048 <_reclaim_reent+0xa8>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4283      	cmp	r3, r0
 8006fa6:	b570      	push	{r4, r5, r6, lr}
 8006fa8:	4604      	mov	r4, r0
 8006faa:	d04b      	beq.n	8007044 <_reclaim_reent+0xa4>
 8006fac:	69c3      	ldr	r3, [r0, #28]
 8006fae:	b1ab      	cbz	r3, 8006fdc <_reclaim_reent+0x3c>
 8006fb0:	68db      	ldr	r3, [r3, #12]
 8006fb2:	b16b      	cbz	r3, 8006fd0 <_reclaim_reent+0x30>
 8006fb4:	2500      	movs	r5, #0
 8006fb6:	69e3      	ldr	r3, [r4, #28]
 8006fb8:	68db      	ldr	r3, [r3, #12]
 8006fba:	5959      	ldr	r1, [r3, r5]
 8006fbc:	2900      	cmp	r1, #0
 8006fbe:	d13b      	bne.n	8007038 <_reclaim_reent+0x98>
 8006fc0:	3504      	adds	r5, #4
 8006fc2:	2d80      	cmp	r5, #128	@ 0x80
 8006fc4:	d1f7      	bne.n	8006fb6 <_reclaim_reent+0x16>
 8006fc6:	69e3      	ldr	r3, [r4, #28]
 8006fc8:	4620      	mov	r0, r4
 8006fca:	68d9      	ldr	r1, [r3, #12]
 8006fcc:	f000 f872 	bl	80070b4 <_free_r>
 8006fd0:	69e3      	ldr	r3, [r4, #28]
 8006fd2:	6819      	ldr	r1, [r3, #0]
 8006fd4:	b111      	cbz	r1, 8006fdc <_reclaim_reent+0x3c>
 8006fd6:	4620      	mov	r0, r4
 8006fd8:	f000 f86c 	bl	80070b4 <_free_r>
 8006fdc:	6961      	ldr	r1, [r4, #20]
 8006fde:	b111      	cbz	r1, 8006fe6 <_reclaim_reent+0x46>
 8006fe0:	4620      	mov	r0, r4
 8006fe2:	f000 f867 	bl	80070b4 <_free_r>
 8006fe6:	69e1      	ldr	r1, [r4, #28]
 8006fe8:	b111      	cbz	r1, 8006ff0 <_reclaim_reent+0x50>
 8006fea:	4620      	mov	r0, r4
 8006fec:	f000 f862 	bl	80070b4 <_free_r>
 8006ff0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006ff2:	b111      	cbz	r1, 8006ffa <_reclaim_reent+0x5a>
 8006ff4:	4620      	mov	r0, r4
 8006ff6:	f000 f85d 	bl	80070b4 <_free_r>
 8006ffa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ffc:	b111      	cbz	r1, 8007004 <_reclaim_reent+0x64>
 8006ffe:	4620      	mov	r0, r4
 8007000:	f000 f858 	bl	80070b4 <_free_r>
 8007004:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007006:	b111      	cbz	r1, 800700e <_reclaim_reent+0x6e>
 8007008:	4620      	mov	r0, r4
 800700a:	f000 f853 	bl	80070b4 <_free_r>
 800700e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007010:	b111      	cbz	r1, 8007018 <_reclaim_reent+0x78>
 8007012:	4620      	mov	r0, r4
 8007014:	f000 f84e 	bl	80070b4 <_free_r>
 8007018:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800701a:	b111      	cbz	r1, 8007022 <_reclaim_reent+0x82>
 800701c:	4620      	mov	r0, r4
 800701e:	f000 f849 	bl	80070b4 <_free_r>
 8007022:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007024:	b111      	cbz	r1, 800702c <_reclaim_reent+0x8c>
 8007026:	4620      	mov	r0, r4
 8007028:	f000 f844 	bl	80070b4 <_free_r>
 800702c:	6a23      	ldr	r3, [r4, #32]
 800702e:	b14b      	cbz	r3, 8007044 <_reclaim_reent+0xa4>
 8007030:	4620      	mov	r0, r4
 8007032:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007036:	4718      	bx	r3
 8007038:	680e      	ldr	r6, [r1, #0]
 800703a:	4620      	mov	r0, r4
 800703c:	f000 f83a 	bl	80070b4 <_free_r>
 8007040:	4631      	mov	r1, r6
 8007042:	e7bb      	b.n	8006fbc <_reclaim_reent+0x1c>
 8007044:	bd70      	pop	{r4, r5, r6, pc}
 8007046:	bf00      	nop
 8007048:	20000030 	.word	0x20000030

0800704c <__libc_init_array>:
 800704c:	b570      	push	{r4, r5, r6, lr}
 800704e:	4d0d      	ldr	r5, [pc, #52]	@ (8007084 <__libc_init_array+0x38>)
 8007050:	4c0d      	ldr	r4, [pc, #52]	@ (8007088 <__libc_init_array+0x3c>)
 8007052:	1b64      	subs	r4, r4, r5
 8007054:	10a4      	asrs	r4, r4, #2
 8007056:	2600      	movs	r6, #0
 8007058:	42a6      	cmp	r6, r4
 800705a:	d109      	bne.n	8007070 <__libc_init_array+0x24>
 800705c:	4d0b      	ldr	r5, [pc, #44]	@ (800708c <__libc_init_array+0x40>)
 800705e:	4c0c      	ldr	r4, [pc, #48]	@ (8007090 <__libc_init_array+0x44>)
 8007060:	f000 f872 	bl	8007148 <_init>
 8007064:	1b64      	subs	r4, r4, r5
 8007066:	10a4      	asrs	r4, r4, #2
 8007068:	2600      	movs	r6, #0
 800706a:	42a6      	cmp	r6, r4
 800706c:	d105      	bne.n	800707a <__libc_init_array+0x2e>
 800706e:	bd70      	pop	{r4, r5, r6, pc}
 8007070:	f855 3b04 	ldr.w	r3, [r5], #4
 8007074:	4798      	blx	r3
 8007076:	3601      	adds	r6, #1
 8007078:	e7ee      	b.n	8007058 <__libc_init_array+0xc>
 800707a:	f855 3b04 	ldr.w	r3, [r5], #4
 800707e:	4798      	blx	r3
 8007080:	3601      	adds	r6, #1
 8007082:	e7f2      	b.n	800706a <__libc_init_array+0x1e>
 8007084:	0800d870 	.word	0x0800d870
 8007088:	0800d870 	.word	0x0800d870
 800708c:	0800d870 	.word	0x0800d870
 8007090:	0800d874 	.word	0x0800d874

08007094 <__retarget_lock_acquire_recursive>:
 8007094:	4770      	bx	lr

08007096 <__retarget_lock_release_recursive>:
 8007096:	4770      	bx	lr

08007098 <memcpy>:
 8007098:	440a      	add	r2, r1
 800709a:	4291      	cmp	r1, r2
 800709c:	f100 33ff 	add.w	r3, r0, #4294967295
 80070a0:	d100      	bne.n	80070a4 <memcpy+0xc>
 80070a2:	4770      	bx	lr
 80070a4:	b510      	push	{r4, lr}
 80070a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070ae:	4291      	cmp	r1, r2
 80070b0:	d1f9      	bne.n	80070a6 <memcpy+0xe>
 80070b2:	bd10      	pop	{r4, pc}

080070b4 <_free_r>:
 80070b4:	b538      	push	{r3, r4, r5, lr}
 80070b6:	4605      	mov	r5, r0
 80070b8:	2900      	cmp	r1, #0
 80070ba:	d041      	beq.n	8007140 <_free_r+0x8c>
 80070bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070c0:	1f0c      	subs	r4, r1, #4
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	bfb8      	it	lt
 80070c6:	18e4      	addlt	r4, r4, r3
 80070c8:	f7ff ff56 	bl	8006f78 <__malloc_lock>
 80070cc:	4a1d      	ldr	r2, [pc, #116]	@ (8007144 <_free_r+0x90>)
 80070ce:	6813      	ldr	r3, [r2, #0]
 80070d0:	b933      	cbnz	r3, 80070e0 <_free_r+0x2c>
 80070d2:	6063      	str	r3, [r4, #4]
 80070d4:	6014      	str	r4, [r2, #0]
 80070d6:	4628      	mov	r0, r5
 80070d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070dc:	f7ff bf52 	b.w	8006f84 <__malloc_unlock>
 80070e0:	42a3      	cmp	r3, r4
 80070e2:	d908      	bls.n	80070f6 <_free_r+0x42>
 80070e4:	6820      	ldr	r0, [r4, #0]
 80070e6:	1821      	adds	r1, r4, r0
 80070e8:	428b      	cmp	r3, r1
 80070ea:	bf01      	itttt	eq
 80070ec:	6819      	ldreq	r1, [r3, #0]
 80070ee:	685b      	ldreq	r3, [r3, #4]
 80070f0:	1809      	addeq	r1, r1, r0
 80070f2:	6021      	streq	r1, [r4, #0]
 80070f4:	e7ed      	b.n	80070d2 <_free_r+0x1e>
 80070f6:	461a      	mov	r2, r3
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	b10b      	cbz	r3, 8007100 <_free_r+0x4c>
 80070fc:	42a3      	cmp	r3, r4
 80070fe:	d9fa      	bls.n	80070f6 <_free_r+0x42>
 8007100:	6811      	ldr	r1, [r2, #0]
 8007102:	1850      	adds	r0, r2, r1
 8007104:	42a0      	cmp	r0, r4
 8007106:	d10b      	bne.n	8007120 <_free_r+0x6c>
 8007108:	6820      	ldr	r0, [r4, #0]
 800710a:	4401      	add	r1, r0
 800710c:	1850      	adds	r0, r2, r1
 800710e:	4283      	cmp	r3, r0
 8007110:	6011      	str	r1, [r2, #0]
 8007112:	d1e0      	bne.n	80070d6 <_free_r+0x22>
 8007114:	6818      	ldr	r0, [r3, #0]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	6053      	str	r3, [r2, #4]
 800711a:	4408      	add	r0, r1
 800711c:	6010      	str	r0, [r2, #0]
 800711e:	e7da      	b.n	80070d6 <_free_r+0x22>
 8007120:	d902      	bls.n	8007128 <_free_r+0x74>
 8007122:	230c      	movs	r3, #12
 8007124:	602b      	str	r3, [r5, #0]
 8007126:	e7d6      	b.n	80070d6 <_free_r+0x22>
 8007128:	6820      	ldr	r0, [r4, #0]
 800712a:	1821      	adds	r1, r4, r0
 800712c:	428b      	cmp	r3, r1
 800712e:	bf04      	itt	eq
 8007130:	6819      	ldreq	r1, [r3, #0]
 8007132:	685b      	ldreq	r3, [r3, #4]
 8007134:	6063      	str	r3, [r4, #4]
 8007136:	bf04      	itt	eq
 8007138:	1809      	addeq	r1, r1, r0
 800713a:	6021      	streq	r1, [r4, #0]
 800713c:	6054      	str	r4, [r2, #4]
 800713e:	e7ca      	b.n	80070d6 <_free_r+0x22>
 8007140:	bd38      	pop	{r3, r4, r5, pc}
 8007142:	bf00      	nop
 8007144:	20004c30 	.word	0x20004c30

08007148 <_init>:
 8007148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800714a:	bf00      	nop
 800714c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800714e:	bc08      	pop	{r3}
 8007150:	469e      	mov	lr, r3
 8007152:	4770      	bx	lr

08007154 <_fini>:
 8007154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007156:	bf00      	nop
 8007158:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800715a:	bc08      	pop	{r3}
 800715c:	469e      	mov	lr, r3
 800715e:	4770      	bx	lr
