#
# Counter interrupt test program
#

CONST INT_VEC_1 0xFD00
CONST INT_VEC_2 0xFD01

# Timer 0 rollover interrupt is tied to bit 1
# of the interrupt controller
CONST T0_INT_MASK 0x0002

# The interrupt controller has 3 memory mapped regs
# All are bitwise based on interrupt pins 15..0
# STATUS reflects captured state
# MASK bits are 1 when int is enabled
# CLEAR write 1 then 0 to clear the interrupt
CONST INT_STATUS_ADDR 0xF010
CONST INT_MASK_ADDR 0xF011
CONST INT_CLEAR_ADDR 0xF012

INT_HANDLER:
	0x0017 0x0019 0x001A 
	HALT


PATCH_VECTORS:
	# Patch a BRANCH instruction at the interrupt vector 
	0x0004 INT_VEC_1 STORE
	INT_HANDLER INT_VEC_2 STORE
	RET

	
MAIN:
	JSR PATCH_VECTORS
	
	# Enable the interrupt controller to capture
	# timer rollover
	T0_INT_MASK INT_MASK_ADDR STORE
	
	EI
	
	# Spin until interrupt occurs
L1:
	BRA L1
	