FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * leon_pci.c: LEON Host PCI support
 *
 * Copyright (C) 2011 Aeroflex Gaisler AB, Daniel Hellstrom
 *
 * Code is partially derived from pcic.c
 */

#include <linux/of_device.h>
#include <linux/kernel.h>
#include <linux/pci.h>
#include <linux/export.h>
#include <asm/leon.h>
#include <asm/leon_pci.h>

/* The LEON architecture does not rely on a BIOS or bootloader to setup
 * PCI for us. The Linux generic routines are used to setup resources,
 * reset values of configuration-space register settings are preserved.
/* bench 10418.4.0 145df4388469 */
/* bench 10418.4.1 d2a7c8b6cbea */
/* bench 10418.4.2 e0736f4ece17 */
/* bench 10418.4.3 06af0c908909 */
/* bench 10418.4.4 bab8afc3ca42 */
/* bench 11015.2.0 903bd0da962f */
/* bench 11015.2.1 ec1e0a058170 */
/* bench 11015.2.2 b04ef7ed05f2 */
/* bench 11015.2.3 40c0b7891e44 */
/* bench 11015.2.4 c9eccde7f969 */
/* bench 11015.2.5 8815fa2c0c6f */
/* bench 11015.2.6 3d9e5b184c6d */
/* bench 11015.2.7 6825921182d0 */
/* bench 11015.2.8 c4ff673db7cf */
/* bench 11015.2.9 c2e7a182fa9d */
/* bench 10418.4.6 eb2fa5b96024 */
/* bench 10418.4.7 7ae2c8f508a5 */
/* bench 10418.4.8 c3b6ceb93da5 */
/* bench 10418.4.9 ac56c5564016 */
/* bench 10418.4.10 baf2aa608c9b */
 * accessed through a Window which is translated to low 64KB in PCI space, the
 * first 4KB is not used so 60KB is available.
/* bench 5314.1.0 be1060bd2124 */
/* bench 5314.1.1 4e01efc242f1 */
/* bench 5314.1.2 833ebcbf8a58 */
/* bench 5314.1.3 f8329ab172e8 */
/* bench 5314.1.4 d08f3266d3b9 */
/* bench 5314.1.5 1244bce763cc */
/* bench 5314.1.6 260aa8627056 */
	LIST_HEAD(resources);
	struct pci_bus *root_bus;
	struct pci_host_bridge *bridge;
	int ret;

	bridge = pci_alloc_host_bridge(0);
	if (!bridge)
		return;

	pci_add_resource_offset(&resources, &info->io_space,
				info->io_space.start - 0x1000);
	pci_add_resource(&resources, &info->mem_space);
	info->busn.flags = IORESOURCE_BUS;
	pci_add_resource(&resources, &info->busn);

	list_splice_init(&resources, &bridge->windows);
	bridge->dev.parent = &ofdev->dev;
	bridge->sysdata = info;
	bridge->busnr = 0;
	bridge->ops = info->ops;
	bridge->swizzle_irq = pci_common_swizzle;
	bridge->map_irq = info->map_irq;

	ret = pci_scan_root_bus_bridge(bridge);
	if (ret) {
		pci_free_host_bridge(bridge);
		return;
	}

	root_bus = bridge->bus;

	/* Assign devices with resources */
	pci_assign_unassigned_resources();
	pci_bus_add_devices(root_bus);
}

int pcibios_enable_device(struct pci_dev *dev, int mask)
{
	u16 cmd, oldcmd;
	int i;

	pci_read_config_word(dev, PCI_COMMAND, &cmd);
	oldcmd = cmd;

	for (i = 0; i < PCI_NUM_RESOURCES; i++) {
		struct resource *res = &dev->resource[i];

		/* Only set up the requested stuff */
		if (!(mask & (1<<i)))
			continue;

		if (res->flags & IORESOURCE_IO)
			cmd |= PCI_COMMAND_IO;
		if (res->flags & IORESOURCE_MEM)
			cmd |= PCI_COMMAND_MEMORY;
	}

	if (cmd != oldcmd) {
		pci_info(dev, "enabling device (%04x -> %04x)\n", oldcmd, cmd);
		pci_write_config_word(dev, PCI_COMMAND, cmd);
	}
	return 0;
}
