{"vcs1":{"timestamp_begin":1747293214.753307549, "rt":9.45, "ut":9.56, "st":0.61}}
{"vcselab":{"timestamp_begin":1747293224.283143001, "rt":0.37, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747293224.710920455, "rt":0.43, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747293214.086124193}
{"VCS_COMP_START_TIME": 1747293214.086124193}
{"VCS_COMP_END_TIME": 1747293225.293189545}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487032}}
{"vcselab": {"peak_mem": 183888}}
