m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_3/simulation/questa
T_opt
!s110 1724036230
VYYaa:fbLM]oRhS:J^58aT3
04 10 4 work tb_latch_3 fast 0
=1-002b674aeb7f-66c2b485-377-4124
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vlatch_3
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/RTL/latch_3.v
!s110 1724036228
!i10b 1
!s100 [8@m3??LMlj_@@m9Y7FAm1
IV_6_0=ZH[F:j92XMhjbDe2
R1
w1724036112
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/RTL/latch_3.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/RTL/latch_3.v
!i122 0
L0 1 31
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2023.3;77
r1
!s85 0
31
Z5 !s108 1724036228.000000
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/RTL/latch_3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/RTL|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/RTL/latch_3.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_latch_3
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_3/../../Sim/tb_latch_3.v
!s110 1724036229
!i10b 1
!s100 ?IEi977=_<0nc1Z8N3>e@2
Ii`LeMJS`bADEIGF`Q`F583
R1
w1724036061
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_3/../../Sim/tb_latch_3.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_3/../../Sim/tb_latch_3.v
!i122 1
L0 3 41
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_3/../../Sim/tb_latch_3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_3/../../Sim|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_3/../../Sim/tb_latch_3.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab2/2_Avoid_Latch/Quartus_prj/latch_3/../../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
