// Seed: 1019151653
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    output wor id_2,
    output wor id_3,
    input supply0 id_4,
    output wor id_5,
    input wor id_6,
    output supply1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input tri id_10,
    output tri1 id_11,
    input tri1 id_12,
    output supply1 id_13,
    input uwire id_14,
    input tri1 id_15,
    input supply1 id_16
);
  wire id_18;
  wire id_19;
  wire id_20;
  wire id_21 = 1;
  assign id_2 = 1'b0;
  wire id_22;
  assign id_5 = (1);
  wire id_23;
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1
);
  assign id_0 = id_1;
  module_0(
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
